Analysis & Synthesis report for proj0
Tue Nov 23 17:32:49 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_controller:U2
 18. Parameter Settings for User Entity Instance: hw_image_generator:U3|single_port_ram:U2
 19. Parameter Settings for User Entity Instance: speed:U4|ADXL345_controller:U0|gsensor:U0
 20. Parameter Settings for User Entity Instance: speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0
 21. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P1
 22. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P2
 23. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P3
 24. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P4
 25. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P5
 26. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P6
 27. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P7
 28. Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P8
 29. Parameter Settings for User Entity Instance: Clock_Divider:U6
 30. Parameter Settings for User Entity Instance: Clock_Divider:U7
 31. Parameter Settings for User Entity Instance: Clock_Divider:U8
 32. Parameter Settings for User Entity Instance: debouncer:U11
 33. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult15
 34. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult16
 35. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult14
 36. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult13
 37. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult18
 38. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult19
 39. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult17
 40. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult21
 41. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult20
 43. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U1|lpm_divide:Mod3
 44. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0
 46. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod3
 47. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1
 48. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1
 49. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2
 50. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod2
 51. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3
 52. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult3
 53. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult0
 54. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult1
 55. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult2
 56. altpll Parameter Settings by Entity Instance
 57. lpm_mult Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "debouncer:U11"
 59. Port Connectivity Checks: "Clock_Divider:U8"
 60. Port Connectivity Checks: "Clock_Divider:U7"
 61. Port Connectivity Checks: "Clock_Divider:U6"
 62. Port Connectivity Checks: "lfsrP:U5|lfsr:P8"
 63. Port Connectivity Checks: "lfsrP:U5|lfsr:P7"
 64. Port Connectivity Checks: "lfsrP:U5|lfsr:P6"
 65. Port Connectivity Checks: "lfsrP:U5|lfsr:P5"
 66. Port Connectivity Checks: "lfsrP:U5|lfsr:P4"
 67. Port Connectivity Checks: "lfsrP:U5|lfsr:P3"
 68. Port Connectivity Checks: "lfsrP:U5|lfsr:P2"
 69. Port Connectivity Checks: "lfsrP:U5|lfsr:P1"
 70. Port Connectivity Checks: "lfsrP:U5"
 71. Port Connectivity Checks: "speed:U4|ADXL345_controller:U0"
 72. Port Connectivity Checks: "hw_image_generator:U3|single_port_ram:U2"
 73. Port Connectivity Checks: "hw_image_generator:U3|scoreDisp:U1"
 74. Port Connectivity Checks: "hw_image_generator:U3"
 75. Port Connectivity Checks: "vga_controller:U2"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 23 17:32:49 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; proj0                                       ;
; Top-level Entity Name              ; proj0                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 41,861                                      ;
;     Total combinational functions  ; 41,706                                      ;
;     Dedicated logic registers      ; 1,072                                       ;
; Total registers                    ; 1072                                        ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; proj0              ; proj0              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; Components/ram_infer.vhd            ; yes             ; User VHDL File               ; X:/test8/test6/Components/ram_infer.vhd                                        ;         ;
; Components/score.vhd                ; yes             ; User VHDL File               ; X:/test8/test6/Components/score.vhd                                            ;         ;
; data_etc.vhd                        ; yes             ; User VHDL File               ; X:/test8/test6/data_etc.vhd                                                    ;         ;
; vga_pll_25_175.vhd                  ; yes             ; User Wizard-Generated File   ; X:/test8/test6/vga_pll_25_175.vhd                                              ;         ;
; vga_controller.vhd                  ; yes             ; User VHDL File               ; X:/test8/test6/vga_controller.vhd                                              ;         ;
; proj0.vhd                           ; yes             ; User VHDL File               ; X:/test8/test6/proj0.vhd                                                       ;         ;
; hw_image_generator.vhd              ; yes             ; User VHDL File               ; X:/test8/test6/hw_image_generator.vhd                                          ;         ;
; ADXL345_controller.vhd              ; yes             ; User VHDL File               ; X:/test8/test6/ADXL345_controller.vhd                                          ;         ;
; Components/speed.vhd                ; yes             ; User VHDL File               ; X:/test8/test6/Components/speed.vhd                                            ;         ;
; Components/Accelerometer/gsensor.sv ; yes             ; User SystemVerilog HDL File  ; X:/test8/test6/Components/Accelerometer/gsensor.sv                             ;         ;
; Components/Accelerometer/spi.sv     ; yes             ; User SystemVerilog HDL File  ; X:/test8/test6/Components/Accelerometer/spi.sv                                 ;         ;
; Components/lfsrP.vhd                ; yes             ; User VHDL File               ; X:/test8/test6/Components/lfsrP.vhd                                            ;         ;
; Components/ttu.vhd                  ; yes             ; User VHDL File               ; X:/test8/test6/Components/ttu.vhd                                              ;         ;
; altpll.tdf                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal201.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/vga_pll_25_175_altpll.v          ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/vga_pll_25_175_altpll.v                                      ;         ;
; lpm_mult.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_dfs.tdf                     ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/mult_dfs.tdf                                                 ;         ;
; db/mult_9fs.tdf                     ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/mult_9fs.tdf                                                 ;         ;
; multcore.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_9kg.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/add_sub_9kg.tdf                                              ;         ;
; db/add_sub_7vg.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/add_sub_7vg.tdf                                              ;         ;
; altshift.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_1vg.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/add_sub_1vg.tdf                                              ;         ;
; db/add_sub_7kg.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/add_sub_7kg.tdf                                              ;         ;
; db/add_sub_5vg.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/add_sub_5vg.tdf                                              ;         ;
; lpm_divide.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_anl.tdf               ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/lpm_divide_anl.tdf                                           ;         ;
; db/sign_div_unsign_9nh.tdf          ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/sign_div_unsign_9nh.tdf                                      ;         ;
; db/alt_u_div_ske.tdf                ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/alt_u_div_ske.tdf                                            ;         ;
; db/add_sub_t3c.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/add_sub_t3c.tdf                                              ;         ;
; db/add_sub_u3c.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/add_sub_u3c.tdf                                              ;         ;
; db/lpm_divide_3vl.tdf               ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/lpm_divide_3vl.tdf                                           ;         ;
; db/sign_div_unsign_5nh.tdf          ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/sign_div_unsign_5nh.tdf                                      ;         ;
; db/alt_u_div_kke.tdf                ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/alt_u_div_kke.tdf                                            ;         ;
; db/lpm_divide_ptl.tdf               ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/lpm_divide_ptl.tdf                                           ;         ;
; db/sign_div_unsign_rlh.tdf          ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/sign_div_unsign_rlh.tdf                                      ;         ;
; db/alt_u_div_0ie.tdf                ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/alt_u_div_0ie.tdf                                            ;         ;
; db/lpm_divide_mtl.tdf               ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/lpm_divide_mtl.tdf                                           ;         ;
; db/sign_div_unsign_olh.tdf          ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/sign_div_unsign_olh.tdf                                      ;         ;
; db/alt_u_div_qhe.tdf                ; yes             ; Auto-Generated Megafunction  ; X:/test8/test6/db/alt_u_div_qhe.tdf                                            ;         ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                        ;
+---------------------------------------------+------------------------------------------------------+
; Resource                                    ; Usage                                                ;
+---------------------------------------------+------------------------------------------------------+
; Estimated Total logic elements              ; 41,861                                               ;
;                                             ;                                                      ;
; Total combinational functions               ; 41706                                                ;
; Logic element usage by number of LUT inputs ;                                                      ;
;     -- 4 input functions                    ; 32197                                                ;
;     -- 3 input functions                    ; 5824                                                 ;
;     -- <=2 input functions                  ; 3685                                                 ;
;                                             ;                                                      ;
; Logic elements by mode                      ;                                                      ;
;     -- normal mode                          ; 37195                                                ;
;     -- arithmetic mode                      ; 4511                                                 ;
;                                             ;                                                      ;
; Total registers                             ; 1072                                                 ;
;     -- Dedicated logic registers            ; 1072                                                 ;
;     -- I/O registers                        ; 0                                                    ;
;                                             ;                                                      ;
; I/O pins                                    ; 21                                                   ;
;                                             ;                                                      ;
; Embedded Multiplier 9-bit elements          ; 16                                                   ;
;                                             ;                                                      ;
; Total PLLs                                  ; 1                                                    ;
;     -- PLLs                                 ; 1                                                    ;
;                                             ;                                                      ;
; Maximum fan-out node                        ; hw_image_generator:U3|single_port_ram:U2|addr_reg[1] ;
; Maximum fan-out                             ; 9412                                                 ;
; Total fan-out                               ; 156567                                               ;
; Average fan-out                             ; 3.65                                                 ;
+---------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                  ; Entity Name           ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |proj0                                            ; 41706 (3942)        ; 1072 (698)                ; 0           ; 0          ; 16           ; 0       ; 8         ; 21   ; 0            ; 0          ; |proj0                                                                                                                                               ; proj0                 ; work         ;
;    |Clock_Divider:U6|                             ; 52 (52)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|Clock_Divider:U6                                                                                                                              ; Clock_Divider         ; work         ;
;    |Clock_Divider:U7|                             ; 58 (58)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|Clock_Divider:U7                                                                                                                              ; Clock_Divider         ; work         ;
;    |Clock_Divider:U8|                             ; 55 (55)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|Clock_Divider:U8                                                                                                                              ; Clock_Divider         ; work         ;
;    |debouncer:U11|                                ; 39 (39)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|debouncer:U11                                                                                                                                 ; debouncer             ; work         ;
;    |hw_image_generator:U3|                        ; 37304 (8028)        ; 16 (0)                    ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3                                                                                                                         ; hw_image_generator    ; work         ;
;       |lpm_mult:Mult0|                            ; 39 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0                                                                                                          ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 39 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core                                                                                       ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub           ; work         ;
;                   |add_sub_9kg:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9kg:auto_generated                       ; add_sub_9kg           ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add              ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub           ; work         ;
;                      |add_sub_7vg:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7vg:auto_generated  ; add_sub_7vg           ; work         ;
;       |lpm_mult:Mult13|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult13                                                                                                         ; lpm_mult              ; work         ;
;          |mult_dfs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult13|mult_dfs:auto_generated                                                                                 ; mult_dfs              ; work         ;
;       |lpm_mult:Mult14|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult14                                                                                                         ; lpm_mult              ; work         ;
;          |mult_dfs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult14|mult_dfs:auto_generated                                                                                 ; mult_dfs              ; work         ;
;       |lpm_mult:Mult15|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult15                                                                                                         ; lpm_mult              ; work         ;
;          |mult_dfs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult15|mult_dfs:auto_generated                                                                                 ; mult_dfs              ; work         ;
;       |lpm_mult:Mult16|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult16                                                                                                         ; lpm_mult              ; work         ;
;          |mult_dfs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult16|mult_dfs:auto_generated                                                                                 ; mult_dfs              ; work         ;
;       |lpm_mult:Mult17|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult17                                                                                                         ; lpm_mult              ; work         ;
;          |mult_dfs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult17|mult_dfs:auto_generated                                                                                 ; mult_dfs              ; work         ;
;       |lpm_mult:Mult18|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult18                                                                                                         ; lpm_mult              ; work         ;
;          |mult_dfs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult18|mult_dfs:auto_generated                                                                                 ; mult_dfs              ; work         ;
;       |lpm_mult:Mult19|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult19                                                                                                         ; lpm_mult              ; work         ;
;          |mult_dfs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult19|mult_dfs:auto_generated                                                                                 ; mult_dfs              ; work         ;
;       |lpm_mult:Mult20|                           ; 27 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20                                                                                                         ; lpm_mult              ; work         ;
;          |multcore:mult_core|                     ; 27 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core                                                                                      ; multcore              ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub           ; work         ;
;                   |add_sub_7kg:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7kg:auto_generated                      ; add_sub_7kg           ; work         ;
;                |lpm_add_sub:adder[1]|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub           ; work         ;
;                   |add_sub_1vg:auto_generated|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1vg:auto_generated                      ; add_sub_1vg           ; work         ;
;                |mpar_add:sub_par_add|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add              ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub           ; work         ;
;                      |add_sub_5vg:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated ; add_sub_5vg           ; work         ;
;       |lpm_mult:Mult21|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult21                                                                                                         ; lpm_mult              ; work         ;
;          |mult_9fs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|lpm_mult:Mult21|mult_9fs:auto_generated                                                                                 ; mult_9fs              ; work         ;
;       |scoreDisp:U0|                              ; 1125 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0                                                                                                            ; scoreDisp             ; work         ;
;          |lpm_divide:Div0|                        ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0                                                                                            ; lpm_divide            ; work         ;
;             |lpm_divide_3vl:auto_generated|       ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0|lpm_divide_3vl:auto_generated                                                              ; lpm_divide_3vl        ; work         ;
;                |sign_div_unsign_5nh:divider|      ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider                                  ; sign_div_unsign_5nh   ; work         ;
;                   |alt_u_div_kke:divider|         ; 123 (123)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider            ; alt_u_div_kke         ; work         ;
;          |lpm_divide:Div1|                        ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1                                                                                            ; lpm_divide            ; work         ;
;             |lpm_divide_ptl:auto_generated|       ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1|lpm_divide_ptl:auto_generated                                                              ; lpm_divide_ptl        ; work         ;
;                |sign_div_unsign_rlh:divider|      ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                  ; sign_div_unsign_rlh   ; work         ;
;                   |alt_u_div_0ie:divider|         ; 157 (157)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider            ; alt_u_div_0ie         ; work         ;
;          |lpm_divide:Div2|                        ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2                                                                                            ; lpm_divide            ; work         ;
;             |lpm_divide_mtl:auto_generated|       ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2|lpm_divide_mtl:auto_generated                                                              ; lpm_divide_mtl        ; work         ;
;                |sign_div_unsign_olh:divider|      ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                  ; sign_div_unsign_olh   ; work         ;
;                   |alt_u_div_qhe:divider|         ; 134 (134)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider            ; alt_u_div_qhe         ; work         ;
;          |lpm_divide:Mod0|                        ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0                                                                                            ; lpm_divide            ; work         ;
;             |lpm_divide_anl:auto_generated|       ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0|lpm_divide_anl:auto_generated                                                              ; lpm_divide_anl        ; work         ;
;                |sign_div_unsign_9nh:divider|      ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                  ; sign_div_unsign_9nh   ; work         ;
;                   |alt_u_div_ske:divider|         ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider            ; alt_u_div_ske         ; work         ;
;          |lpm_divide:Mod1|                        ; 150 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1                                                                                            ; lpm_divide            ; work         ;
;             |lpm_divide_anl:auto_generated|       ; 150 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated                                                              ; lpm_divide_anl        ; work         ;
;                |sign_div_unsign_9nh:divider|      ; 150 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                  ; sign_div_unsign_9nh   ; work         ;
;                   |alt_u_div_ske:divider|         ; 150 (150)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider            ; alt_u_div_ske         ; work         ;
;          |lpm_divide:Mod2|                        ; 224 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod2                                                                                            ; lpm_divide            ; work         ;
;             |lpm_divide_anl:auto_generated|       ; 224 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod2|lpm_divide_anl:auto_generated                                                              ; lpm_divide_anl        ; work         ;
;                |sign_div_unsign_9nh:divider|      ; 224 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod2|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                  ; sign_div_unsign_9nh   ; work         ;
;                   |alt_u_div_ske:divider|         ; 224 (224)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod2|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider            ; alt_u_div_ske         ; work         ;
;          |lpm_divide:Mod3|                        ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod3                                                                                            ; lpm_divide            ; work         ;
;             |lpm_divide_anl:auto_generated|       ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod3|lpm_divide_anl:auto_generated                                                              ; lpm_divide_anl        ; work         ;
;                |sign_div_unsign_9nh:divider|      ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod3|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                                  ; sign_div_unsign_9nh   ; work         ;
;                   |alt_u_div_ske:divider|         ; 272 (272)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod3|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider            ; alt_u_div_ske         ; work         ;
;          |lpm_mult:Mult0|                         ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult0                                                                                             ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult0|multcore:mult_core                                                                          ; multcore              ; work         ;
;          |lpm_mult:Mult1|                         ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult1                                                                                             ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult1|multcore:mult_core                                                                          ; multcore              ; work         ;
;          |lpm_mult:Mult2|                         ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult2                                                                                             ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult2|multcore:mult_core                                                                          ; multcore              ; work         ;
;          |lpm_mult:Mult3|                         ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult3                                                                                             ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult3|multcore:mult_core                                                                          ; multcore              ; work         ;
;       |scoreDisp:U1|                              ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U1                                                                                                            ; scoreDisp             ; work         ;
;          |lpm_mult:Mult3|                         ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3                                                                                             ; lpm_mult              ; work         ;
;             |multcore:mult_core|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3|multcore:mult_core                                                                          ; multcore              ; work         ;
;       |single_port_ram:U2|                        ; 28082 (28082)       ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3|single_port_ram:U2                                                                                                      ; single_port_ram       ; work         ;
;    |lfsrP:U5|                                     ; 14 (0)              ; 97 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5                                                                                                                                      ; lfsrP                 ; work         ;
;       |lfsr:P1|                                   ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P1                                                                                                                              ; lfsr                  ; work         ;
;       |lfsr:P2|                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P2                                                                                                                              ; lfsr                  ; work         ;
;       |lfsr:P3|                                   ; 1 (1)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P3                                                                                                                              ; lfsr                  ; work         ;
;       |lfsr:P4|                                   ; 2 (2)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P4                                                                                                                              ; lfsr                  ; work         ;
;       |lfsr:P5|                                   ; 3 (3)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P5                                                                                                                              ; lfsr                  ; work         ;
;       |lfsr:P6|                                   ; 1 (1)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P6                                                                                                                              ; lfsr                  ; work         ;
;       |lfsr:P7|                                   ; 3 (3)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P7                                                                                                                              ; lfsr                  ; work         ;
;       |lfsr:P8|                                   ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|lfsrP:U5|lfsr:P8                                                                                                                              ; lfsr                  ; work         ;
;    |speed:U4|                                     ; 187 (46)            ; 111 (10)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|speed:U4                                                                                                                                      ; speed                 ; work         ;
;       |ADXL345_controller:U0|                     ; 141 (0)             ; 101 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|speed:U4|ADXL345_controller:U0                                                                                                                ; ADXL345_controller    ; work         ;
;          |gsensor:U0|                             ; 141 (98)            ; 101 (63)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0                                                                                                     ; gsensor               ; work         ;
;             |spi:u0|                              ; 43 (43)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0                                                                                              ; spi                   ; work         ;
;    |vga_controller:U2|                            ; 55 (55)             ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_controller:U2                                                                                                                             ; vga_controller        ; work         ;
;    |vga_pll_25_175:U1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_pll_25_175:U1                                                                                                                             ; vga_pll_25_175        ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_pll_25_175:U1|altpll:altpll_component                                                                                                     ; altpll                ; work         ;
;          |vga_pll_25_175_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                                                                ; vga_pll_25_175_altpll ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|state ;
+-----------------+---------------+--------------+-----------------+------------+
; Name            ; state.TO_IDLE ; state.ACTIVE ; state.TO_ACTIVE ; state.IDLE ;
+-----------------+---------------+--------------+-----------------+------------+
; state.IDLE      ; 0             ; 0            ; 0               ; 0          ;
; state.TO_ACTIVE ; 0             ; 0            ; 1               ; 1          ;
; state.ACTIVE    ; 0             ; 1            ; 0               ; 1          ;
; state.TO_IDLE   ; 1             ; 0            ; 0               ; 1          ;
+-----------------+---------------+--------------+-----------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; hw_image_generator:U3|address[15]                   ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[7]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[1]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[2]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[6]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[8]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[5]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[3]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[0]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[9]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[4]                    ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[10]                   ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[12]                   ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[11]                   ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[14]                   ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|address[13]                   ; hw_image_generator:U3|address[15] ; yes                    ;
; hw_image_generator:U3|game_clk                      ; GND                               ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+----------------------------------------------------------+---------------------------------------------+
; Register name                                            ; Reason for Removal                          ;
+----------------------------------------------------------+---------------------------------------------+
; vga_controller:U2|column[10..30]                         ; Stuck at GND due to stuck port data_in      ;
; vga_controller:U2|row[10..30]                            ; Stuck at GND due to stuck port data_in      ;
; e[1].height[0,3,6..31]                                   ; Stuck at GND due to stuck port data_in      ;
; e[1].len[0,2,6..31]                                      ; Stuck at GND due to stuck port data_in      ;
; e[1].entity_type[0]                                      ; Stuck at VCC due to stuck port data_in      ;
; speed:U4|speedY[4..30]                                   ; Merged with speed:U4|speedY[3]              ;
; speed:U4|speedX[4..30]                                   ; Merged with speed:U4|speedX[3]              ;
; e[0].imageID[16..31]                                     ; Lost fanout                                 ;
; e[2].imageID[16..31]                                     ; Lost fanout                                 ;
; e[3].imageID[16..31]                                     ; Lost fanout                                 ;
; e[4].imageID[16..31]                                     ; Lost fanout                                 ;
; e[5].imageID[16..31]                                     ; Lost fanout                                 ;
; e[6].imageID[16..31]                                     ; Lost fanout                                 ;
; e[7].imageID[16..31]                                     ; Lost fanout                                 ;
; e[8].imageID[16..31]                                     ; Lost fanout                                 ;
; e[8].posy[9,11..31]                                      ; Merged with e[8].posy[10]                   ;
; e[8].height[6..31]                                       ; Merged with e[8].height[0]                  ;
; e[8].imageID[0,1,15]                                     ; Merged with e[8].height[0]                  ;
; e[8].len[0,6,8..31]                                      ; Merged with e[8].height[0]                  ;
; e[8].len[7]                                              ; Merged with e[8].imageID[7]                 ;
; e[8].len[5]                                              ; Merged with e[8].height[4]                  ;
; e[8].len[4]                                              ; Merged with e[8].height[5]                  ;
; e[8].len[3]                                              ; Merged with e[8].height[2]                  ;
; e[8].imageID[3,14]                                       ; Merged with e[8].height[3]                  ;
; e[7].posy[9,11..31]                                      ; Merged with e[7].posy[10]                   ;
; e[7].height[6..31]                                       ; Merged with e[7].height[0]                  ;
; e[7].imageID[0,1,15]                                     ; Merged with e[7].height[0]                  ;
; e[7].len[0,6,8..31]                                      ; Merged with e[7].height[0]                  ;
; e[7].len[7]                                              ; Merged with e[7].imageID[7]                 ;
; e[7].len[5]                                              ; Merged with e[7].height[4]                  ;
; e[7].len[4]                                              ; Merged with e[7].height[5]                  ;
; e[7].len[3]                                              ; Merged with e[7].height[2]                  ;
; e[7].imageID[3,14]                                       ; Merged with e[7].height[3]                  ;
; e[6].posy[9,11..31]                                      ; Merged with e[6].posy[10]                   ;
; e[6].height[6..31]                                       ; Merged with e[6].height[0]                  ;
; e[6].imageID[0,1,15]                                     ; Merged with e[6].height[0]                  ;
; e[6].len[0,6,8..31]                                      ; Merged with e[6].height[0]                  ;
; e[6].len[7]                                              ; Merged with e[6].imageID[7]                 ;
; e[6].len[5]                                              ; Merged with e[6].height[4]                  ;
; e[6].len[4]                                              ; Merged with e[6].height[5]                  ;
; e[6].len[3]                                              ; Merged with e[6].height[2]                  ;
; e[6].imageID[3,14]                                       ; Merged with e[6].height[3]                  ;
; e[5].posy[9,11..31]                                      ; Merged with e[5].posy[10]                   ;
; e[5].height[6..31]                                       ; Merged with e[5].height[0]                  ;
; e[5].imageID[0,1,15]                                     ; Merged with e[5].height[0]                  ;
; e[5].len[0,6,8..31]                                      ; Merged with e[5].height[0]                  ;
; e[5].len[7]                                              ; Merged with e[5].imageID[7]                 ;
; e[5].len[5]                                              ; Merged with e[5].height[4]                  ;
; e[5].len[4]                                              ; Merged with e[5].height[5]                  ;
; e[5].len[3]                                              ; Merged with e[5].height[2]                  ;
; e[5].imageID[3,14]                                       ; Merged with e[5].height[3]                  ;
; e[4].posy[9,11..31]                                      ; Merged with e[4].posy[10]                   ;
; e[4].height[6..31]                                       ; Merged with e[4].height[0]                  ;
; e[4].imageID[0,1,15]                                     ; Merged with e[4].height[0]                  ;
; e[4].len[0,6,8..31]                                      ; Merged with e[4].height[0]                  ;
; e[4].len[7]                                              ; Merged with e[4].imageID[7]                 ;
; e[4].len[5]                                              ; Merged with e[4].height[4]                  ;
; e[4].len[4]                                              ; Merged with e[4].height[5]                  ;
; e[4].len[3]                                              ; Merged with e[4].height[2]                  ;
; e[4].imageID[3,14]                                       ; Merged with e[4].height[3]                  ;
; e[3].posy[9,11..31]                                      ; Merged with e[3].posy[10]                   ;
; e[3].height[6..31]                                       ; Merged with e[3].height[0]                  ;
; e[3].imageID[0,1,15]                                     ; Merged with e[3].height[0]                  ;
; e[3].len[0,6,8..31]                                      ; Merged with e[3].height[0]                  ;
; e[3].len[7]                                              ; Merged with e[3].imageID[7]                 ;
; e[3].len[5]                                              ; Merged with e[3].height[4]                  ;
; e[3].len[4]                                              ; Merged with e[3].height[5]                  ;
; e[3].len[3]                                              ; Merged with e[3].height[2]                  ;
; e[3].imageID[3,14]                                       ; Merged with e[3].height[3]                  ;
; e[2].posy[9,11..31]                                      ; Merged with e[2].posy[10]                   ;
; e[2].height[6..31]                                       ; Merged with e[2].height[0]                  ;
; e[2].imageID[0,1,15]                                     ; Merged with e[2].height[0]                  ;
; e[2].len[0,6,8..31]                                      ; Merged with e[2].height[0]                  ;
; e[2].len[7]                                              ; Merged with e[2].imageID[7]                 ;
; e[2].len[5]                                              ; Merged with e[2].height[4]                  ;
; e[2].len[4]                                              ; Merged with e[2].height[5]                  ;
; e[2].len[3]                                              ; Merged with e[2].height[2]                  ;
; e[2].imageID[3,14]                                       ; Merged with e[2].height[3]                  ;
; e[1].len[5]                                              ; Merged with e[1].height[4]                  ;
; e[1].len[3]                                              ; Merged with e[1].height[2]                  ;
; e[1].imageID[1,2,4,14..31]                               ; Merged with e[1].imageID[0]                 ;
; e[1].imageID[3,7]                                        ; Merged with e[1].imageID[13]                ;
; e[1].imageID[6]                                          ; Merged with e[1].imageID[12]                ;
; e[1].imageID[8]                                          ; Merged with e[1].imageID[10]                ;
; e[1].entity_type[2]                                      ; Merged with e[1].entity_type[1]             ;
; e[0].height[2,3,6..31]                                   ; Merged with e[0].height[0]                  ;
; e[0].imageID[0..2,4,5,7,14,15]                           ; Merged with e[0].height[0]                  ;
; e[0].len[0,2,3,6..31]                                    ; Merged with e[0].height[0]                  ;
; e[0].height[4,5]                                         ; Merged with e[0].height[1]                  ;
; e[0].imageID[8,11,12]                                    ; Merged with e[0].height[1]                  ;
; e[0].len[1,4,5]                                          ; Merged with e[0].height[1]                  ;
; e[0].imageID[3]                                          ; Merged with e[0].imageID[13]                ;
; e[0].imageID[6,9]                                        ; Merged with e[0].imageID[10]                ;
; e[0].entity_type[1,2]                                    ; Merged with e[0].entity_type[0]             ;
; rowValue[9,11..31]                                       ; Merged with rowValue[10]                    ;
; e[1].height[5]                                           ; Merged with e[1].height[1]                  ;
; e[1].len[1,4]                                            ; Merged with e[1].height[1]                  ;
; rowValue[10]                                             ; Stuck at GND due to stuck port data_in      ;
; e[0].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; e[1].toDelete                                            ; Stuck at GND due to stuck port data_in      ;
; e[1].imageID[0]                                          ; Stuck at GND due to stuck port data_in      ;
; e[5].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; e[6].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; e[7].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; e[8].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; speed:U4|speedY[3]                                       ; Stuck at GND due to stuck port data_in      ;
; speed:U4|speedX[3]                                       ; Stuck at GND due to stuck port data_in      ;
; e[1].expCount[0,1]                                       ; Stuck at GND due to stuck port clock_enable ;
; e[1].expCount[2]                                         ; Stuck at VCC due to stuck port clock_enable ;
; e[1].expCount[3,4]                                       ; Stuck at GND due to stuck port clock_enable ;
; e[1].expCount[5,6]                                       ; Stuck at VCC due to stuck port clock_enable ;
; e[1].expCount[7,8]                                       ; Stuck at GND due to stuck port clock_enable ;
; e[1].height[1]                                           ; Stuck at GND due to stuck port clock_enable ;
; e[1].height[2,4]                                         ; Stuck at VCC due to stuck port clock_enable ;
; e[1].entity_type[1]                                      ; Stuck at GND due to stuck port clock_enable ;
; e[1].imageID[11]                                         ; Stuck at GND due to stuck port data_in      ;
; e[2].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; e[3].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; e[4].height[0]                                           ; Stuck at GND due to stuck port data_in      ;
; e[2].posy[10]                                            ; Stuck at GND due to stuck port data_in      ;
; e[3].posy[10]                                            ; Stuck at GND due to stuck port data_in      ;
; e[4].posy[10]                                            ; Stuck at GND due to stuck port data_in      ;
; e[5].posy[10]                                            ; Stuck at GND due to stuck port data_in      ;
; e[6].posy[10]                                            ; Stuck at GND due to stuck port data_in      ;
; e[7].posy[10]                                            ; Stuck at GND due to stuck port data_in      ;
; e[8].posy[10]                                            ; Stuck at GND due to stuck port data_in      ;
; e[1].imageID[12,13]                                      ; Stuck at VCC due to stuck port data_in      ;
; vga_controller:U2|row[9]                                 ; Stuck at GND due to stuck port data_in      ;
; speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|state~2 ; Lost fanout                                 ;
; speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|state~3 ; Lost fanout                                 ;
; e[0].imageID[13]                                         ; Merged with e[0].entity_type[0]             ;
; e[1].imageID[5]                                          ; Merged with e[1].imageID[10]                ;
; Clock_Divider:U6|count[0]                                ; Merged with Clock_Divider:U7|count[0]       ;
; Clock_Divider:U8|count[0]                                ; Merged with Clock_Divider:U7|count[0]       ;
; Clock_Divider:U8|count[1]                                ; Merged with Clock_Divider:U7|count[1]       ;
; Clock_Divider:U6|count[1]                                ; Merged with Clock_Divider:U7|count[1]       ;
; Clock_Divider:U8|count[2]                                ; Merged with Clock_Divider:U6|count[2]       ;
; Clock_Divider:U6|count[2]                                ; Merged with Clock_Divider:U7|count[2]       ;
; Clock_Divider:U8|count[3]                                ; Merged with Clock_Divider:U6|count[3]       ;
; Clock_Divider:U6|count[3]                                ; Merged with Clock_Divider:U7|count[3]       ;
; Clock_Divider:U6|count[4]                                ; Merged with Clock_Divider:U7|count[4]       ;
; Total Number of Removed Registers = 1043                 ;                                             ;
+----------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; vga_controller:U2|column[30] ; Stuck at GND              ; e[1].height[0], e[1].height[3], e[1].height[6], e[1].height[7], e[1].height[8],           ;
;                              ; due to stuck port data_in ; e[1].height[9], e[1].height[10], e[1].height[11], e[1].height[12], e[1].height[13],       ;
;                              ;                           ; e[1].height[14], e[1].height[15], e[1].height[16], e[1].height[17], e[1].height[18],      ;
;                              ;                           ; e[1].height[19], e[1].height[20], e[1].height[21], e[1].height[22], e[1].height[23],      ;
;                              ;                           ; e[1].height[24], e[1].height[25], e[1].height[26], e[1].height[27], e[1].height[28],      ;
;                              ;                           ; e[1].height[29], e[1].height[30], e[1].height[31], e[1].len[0], e[1].len[2], e[1].len[6], ;
;                              ;                           ; e[1].len[7], e[1].len[8], e[1].len[9], e[1].len[10], e[1].len[11], e[1].len[12],          ;
;                              ;                           ; e[1].len[13], e[1].len[14], e[1].len[15], e[1].len[16], e[1].len[17], e[1].len[18],       ;
;                              ;                           ; e[1].len[19], e[1].len[20], e[1].len[21], e[1].len[22], e[1].len[23], e[1].len[24],       ;
;                              ;                           ; e[1].len[25], e[1].len[26], e[1].len[27], e[1].len[28], e[1].len[29], e[1].len[30],       ;
;                              ;                           ; e[1].len[31], e[0].imageID[28], e[0].imageID[29], e[0].imageID[30], e[0].imageID[31],     ;
;                              ;                           ; e[2].imageID[28], e[2].imageID[29], e[2].imageID[30], e[2].imageID[31], e[3].imageID[28], ;
;                              ;                           ; e[3].imageID[29], e[3].imageID[30], e[3].imageID[31], e[4].imageID[28], e[4].imageID[29], ;
;                              ;                           ; e[4].imageID[30], e[4].imageID[31], e[6].imageID[28], e[6].imageID[29], e[6].imageID[30], ;
;                              ;                           ; e[6].imageID[31], e[8].imageID[28], e[8].imageID[29], e[8].imageID[30], e[8].imageID[31], ;
;                              ;                           ; rowValue[10], e[0].height[0], e[1].toDelete, e[1].imageID[0], e[5].height[0],             ;
;                              ;                           ; e[6].height[0], e[7].height[0], e[8].height[0], e[1].expCount[0], e[1].expCount[1],       ;
;                              ;                           ; e[1].expCount[2], e[1].expCount[3], e[1].expCount[4], e[1].expCount[5], e[1].expCount[6], ;
;                              ;                           ; e[1].expCount[7], e[1].expCount[8], e[1].height[1], e[1].height[2], e[1].height[4],       ;
;                              ;                           ; e[1].imageID[11], e[2].height[0], e[3].height[0], e[4].height[0], e[2].posy[10],          ;
;                              ;                           ; e[3].posy[10], e[4].posy[10], e[5].posy[10], e[6].posy[10], e[7].posy[10], e[8].posy[10], ;
;                              ;                           ; e[1].imageID[13], e[1].imageID[12]                                                        ;
; vga_controller:U2|row[30]    ; Stuck at GND              ; e[1].entity_type[0], e[5].imageID[30], e[5].imageID[31], e[1].entity_type[1]              ;
;                              ; due to stuck port data_in ;                                                                                           ;
+------------------------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1072  ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 764   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; vga_controller:U2|row[31]                 ; 7       ;
; vga_controller:U2|row[0]                  ; 42      ;
; vga_controller:U2|column[0]               ; 28      ;
; vga_controller:U2|column[31]              ; 32      ;
; e[0].enable                               ; 2       ;
; e[0].posy[6]                              ; 13      ;
; e[0].posy[5]                              ; 13      ;
; e[0].posy[2]                              ; 13      ;
; e[0].height[1]                            ; 12      ;
; e[1].posx[4]                              ; 12      ;
; e[1].posx[3]                              ; 13      ;
; e[1].posx[2]                              ; 19      ;
; e[1].posy[2]                              ; 11      ;
; e[1].posy[3]                              ; 10      ;
; e[2].posx[6]                              ; 10      ;
; e[2].posx[2]                              ; 10      ;
; e[2].posy[7]                              ; 5       ;
; e[2].posy[6]                              ; 5       ;
; e[2].posy[3]                              ; 5       ;
; e[2].posx[9]                              ; 10      ;
; e[2].entity_type[1]                       ; 18      ;
; e[2].entity_type[2]                       ; 18      ;
; e[2].entity_type[0]                       ; 19      ;
; e[3].posx[9]                              ; 10      ;
; e[3].posx[6]                              ; 10      ;
; e[3].posx[2]                              ; 10      ;
; e[3].posy[7]                              ; 5       ;
; e[3].posy[6]                              ; 5       ;
; e[3].posy[3]                              ; 5       ;
; e[3].entity_type[0]                       ; 17      ;
; e[3].entity_type[1]                       ; 16      ;
; e[3].entity_type[2]                       ; 16      ;
; e[4].entity_type[1]                       ; 15      ;
; e[4].entity_type[2]                       ; 16      ;
; e[4].posx[2]                              ; 10      ;
; e[4].posx[6]                              ; 10      ;
; e[4].posx[9]                              ; 10      ;
; e[4].entity_type[0]                       ; 17      ;
; e[4].posy[7]                              ; 5       ;
; e[4].posy[6]                              ; 5       ;
; e[4].posy[3]                              ; 5       ;
; e[8].posx[6]                              ; 10      ;
; e[8].posx[2]                              ; 10      ;
; e[7].posx[6]                              ; 10      ;
; e[7].posx[2]                              ; 10      ;
; e[6].entity_type[1]                       ; 15      ;
; e[6].entity_type[2]                       ; 16      ;
; e[6].posx[9]                              ; 10      ;
; e[6].posx[6]                              ; 10      ;
; e[6].posx[2]                              ; 10      ;
; e[6].entity_type[0]                       ; 19      ;
; e[5].posx[9]                              ; 10      ;
; e[5].posx[6]                              ; 10      ;
; e[5].posx[2]                              ; 10      ;
; e[5].posy[7]                              ; 5       ;
; e[5].posy[6]                              ; 5       ;
; e[5].posy[3]                              ; 5       ;
; e[5].entity_type[1]                       ; 16      ;
; e[5].entity_type[2]                       ; 17      ;
; e[5].entity_type[0]                       ; 19      ;
; e[6].posy[7]                              ; 5       ;
; e[6].posy[6]                              ; 5       ;
; e[6].posy[3]                              ; 5       ;
; e[7].posx[9]                              ; 10      ;
; e[7].entity_type[1]                       ; 17      ;
; e[7].entity_type[2]                       ; 17      ;
; e[7].entity_type[0]                       ; 17      ;
; e[7].posy[7]                              ; 5       ;
; e[7].posy[6]                              ; 5       ;
; e[7].posy[3]                              ; 5       ;
; e[8].entity_type[1]                       ; 17      ;
; e[8].posx[9]                              ; 10      ;
; e[8].entity_type[2]                       ; 17      ;
; e[8].entity_type[0]                       ; 17      ;
; e[8].posy[7]                              ; 5       ;
; e[8].posy[6]                              ; 5       ;
; e[8].posy[3]                              ; 5       ;
; e[1].posx[31]                             ; 11      ;
; e[1].posx[30]                             ; 11      ;
; e[1].posx[29]                             ; 11      ;
; e[1].posx[28]                             ; 11      ;
; e[1].posx[27]                             ; 11      ;
; e[1].posx[26]                             ; 11      ;
; e[1].posx[25]                             ; 11      ;
; e[1].posx[24]                             ; 11      ;
; e[1].posx[23]                             ; 11      ;
; e[1].posx[22]                             ; 11      ;
; e[1].posx[21]                             ; 11      ;
; e[1].posx[20]                             ; 11      ;
; e[1].posx[19]                             ; 11      ;
; e[1].posx[18]                             ; 11      ;
; e[1].posx[17]                             ; 11      ;
; e[1].posx[16]                             ; 11      ;
; e[1].posx[15]                             ; 12      ;
; e[1].posx[14]                             ; 12      ;
; e[1].posx[13]                             ; 12      ;
; e[1].posx[12]                             ; 12      ;
; e[1].posx[11]                             ; 12      ;
; e[1].posx[10]                             ; 12      ;
; e[1].posx[9]                              ; 12      ;
; Total number of inverted registers = 283* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|clk_counter[1] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proj0|debouncer:U11|counter[15]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj0|e[8].imageID[13]                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[8].imageID[8]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[8].posy[4]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj0|e[7].height[3]                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[7].imageID[6]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[7].posy[2]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj0|e[6].imageID[4]                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[6].imageID[9]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[6].posy[8]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj0|e[5].imageID[4]                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[5].imageID[6]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[5].posy[1]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj0|e[4].height[3]                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[4].imageID[8]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[4].posy[0]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj0|e[3].imageID[13]                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[3].imageID[8]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[3].posy[1]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |proj0|e[2].height[3]                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[2].height[1]                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[2].posy[8]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj0|e[1].imageID[10]                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[0].posx[14]                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[0].expCount[8]                                                ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |proj0|e[0].posy[14]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|count[2]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[8].expCount[0]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[7].expCount[0]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[6].expCount[3]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[5].expCount[3]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[4].expCount[3]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[3].expCount[1]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[2].expCount[0]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|idlecount[3]   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |proj0|entitySelect[2]                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |proj0|rowValue[1]                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |proj0|speed:U4|speedX[2]                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |proj0|speed:U4|speedY[2]                                              ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; Yes        ; |proj0|e[8].posx[26]                                                   ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; Yes        ; |proj0|e[7].posx[18]                                                   ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; Yes        ; |proj0|e[6].posx[24]                                                   ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; Yes        ; |proj0|e[5].posx[5]                                                    ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; Yes        ; |proj0|e[4].posx[21]                                                   ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; Yes        ; |proj0|e[3].posx[10]                                                   ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; Yes        ; |proj0|e[2].posx[13]                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |proj0|e[1].posy[6]                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |proj0|e[1].posx[5]                                                    ;
; 33:1               ; 13 bits   ; 286 LEs       ; 26 LEs               ; 260 LEs                ; Yes        ; |proj0|score[9]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |proj0|playerLives[0]                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[8].entity_type[0]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[8].height[4]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[8].posy[3]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[7].imageID[7]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[7].height[4]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[7].posy[3]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[6].entity_type[2]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[6].len[1]                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[6].posy[6]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[5].entity_type[2]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[5].len[1]                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[5].posy[7]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[4].height[2]                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[4].height[4]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[4].posy[7]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[3].len[2]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[3].height[4]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[3].posy[6]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |proj0|e[2].entity_type[1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[2].height[4]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[2].posy[7]                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[1].imageID[12]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |proj0|e[0].expCount[2]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |proj0|e[0].posy[6]                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |proj0|e[8].expCount[6]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |proj0|e[7].expCount[8]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |proj0|e[6].expCount[4]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |proj0|e[5].expCount[5]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |proj0|e[4].expCount[5]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |proj0|e[3].expCount[2]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |proj0|e[2].expCount[7]                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |proj0|rowValue[2]                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |proj0|speed:U4|speedX[31]                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |proj0|speed:U4|speedY[31]                                             ;
; 10:1               ; 28 bits   ; 168 LEs       ; 28 LEs               ; 140 LEs                ; Yes        ; |proj0|e[1].posy[24]                                                   ;
; 11:1               ; 28 bits   ; 196 LEs       ; 56 LEs               ; 140 LEs                ; Yes        ; |proj0|e[1].posx[14]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |proj0|vga_controller:U2|v_count                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0|Selector1      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |proj0|speed:U4|ADXL345_controller:U0|gsensor:U0|Selector4             ;
; 18:1               ; 16 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; No         ; |proj0|hw_image_generator:U3|address[1]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_image_generator:U3|single_port_ram:U2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width     ; 12    ; Signed Integer                                               ;
; addr_width     ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speed:U4|ADXL345_controller:U0|gsensor:U0 ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLK_FREQUENCY    ; 50000000 ; Signed Integer                                           ;
; SPI_FREQUENCY    ; 2000000  ; Signed Integer                                           ;
; IDLE_NS          ; 200      ; Signed Integer                                           ;
; UPDATE_FREQUENCY ; 50       ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0 ;
+----------------+----------+-------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                              ;
+----------------+----------+-------------------------------------------------------------------+
; DATASIZE       ; 8        ; Signed Integer                                                    ;
; CLK_FREQUENCY  ; 50000000 ; Signed Integer                                                    ;
; SPI_FREQUENCY  ; 2000000  ; Signed Integer                                                    ;
; IDLE_NS        ; 200      ; Signed Integer                                                    ;
+----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; g_m            ; 2     ; Signed Integer                       ;
; g_poly         ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; g_m            ; 3     ; Signed Integer                       ;
; g_poly         ; 110   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; g_m            ; 5     ; Signed Integer                       ;
; g_poly         ; 10100 ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P4 ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; g_m            ; 7       ; Signed Integer                     ;
; g_poly         ; 1100000 ; Unsigned Binary                    ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P5 ;
+----------------+---------------+------------------------------+
; Parameter Name ; Value         ; Type                         ;
+----------------+---------------+------------------------------+
; g_m            ; 13            ; Signed Integer               ;
; g_poly         ; 1110010000000 ; Unsigned Binary              ;
+----------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P6 ;
+----------------+-------------------+--------------------------+
; Parameter Name ; Value             ; Type                     ;
+----------------+-------------------+--------------------------+
; g_m            ; 17                ; Signed Integer           ;
; g_poly         ; 10010000000000000 ; Unsigned Binary          ;
+----------------+-------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P7 ;
+----------------+---------------------+------------------------+
; Parameter Name ; Value               ; Type                   ;
+----------------+---------------------+------------------------+
; g_m            ; 19                  ; Signed Integer         ;
; g_poly         ; 1110010000000000000 ; Unsigned Binary        ;
+----------------+---------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsrP:U5|lfsr:P8      ;
+----------------+---------------------------------+-----------------+
; Parameter Name ; Value                           ; Type            ;
+----------------+---------------------------------+-----------------+
; g_m            ; 31                              ; Signed Integer  ;
; g_poly         ; 1001000000000000000000000000000 ; Unsigned Binary ;
+----------------+---------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:U6 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; counter        ; 90000000 ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:U7 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; counter        ; 62500000 ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:U8 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; counter        ; 31250000 ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:U11 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; timeout_cycles ; 50000 ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult15 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 9        ; Untyped                    ;
; LPM_WIDTHP                                     ; 25       ; Untyped                    ;
; LPM_WIDTHR                                     ; 25       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_dfs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult16 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 9        ; Untyped                    ;
; LPM_WIDTHP                                     ; 25       ; Untyped                    ;
; LPM_WIDTHR                                     ; 25       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_dfs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult14 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 9        ; Untyped                    ;
; LPM_WIDTHP                                     ; 25       ; Untyped                    ;
; LPM_WIDTHR                                     ; 25       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_dfs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult13 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 9        ; Untyped                    ;
; LPM_WIDTHP                                     ; 25       ; Untyped                    ;
; LPM_WIDTHR                                     ; 25       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_dfs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult18 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 9        ; Untyped                    ;
; LPM_WIDTHP                                     ; 25       ; Untyped                    ;
; LPM_WIDTHR                                     ; 25       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_dfs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult19 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 9        ; Untyped                    ;
; LPM_WIDTHP                                     ; 25       ; Untyped                    ;
; LPM_WIDTHR                                     ; 25       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_dfs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult17 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 9        ; Untyped                    ;
; LPM_WIDTHP                                     ; 25       ; Untyped                    ;
; LPM_WIDTHR                                     ; 25       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_dfs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult21 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16       ; Untyped                    ;
; LPM_WIDTHB                                     ; 7        ; Untyped                    ;
; LPM_WIDTHP                                     ; 23       ; Untyped                    ;
; LPM_WIDTHR                                     ; 23       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_9fs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult0 ;
+------------------------------------------------+---------+----------------------------+
; Parameter Name                                 ; Value   ; Type                       ;
+------------------------------------------------+---------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 10      ; Untyped                    ;
; LPM_WIDTHB                                     ; 9       ; Untyped                    ;
; LPM_WIDTHP                                     ; 19      ; Untyped                    ;
; LPM_WIDTHR                                     ; 19      ; Untyped                    ;
; LPM_WIDTHS                                     ; 1       ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                    ;
; LPM_PIPELINE                                   ; 0       ; Untyped                    ;
; LATENCY                                        ; 0       ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                    ;
; USE_EAB                                        ; OFF     ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                    ;
+------------------------------------------------+---------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_mult:Mult20 ;
+------------------------------------------------+---------+-----------------------------+
; Parameter Name                                 ; Value   ; Type                        ;
+------------------------------------------------+---------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 16      ; Untyped                     ;
; LPM_WIDTHB                                     ; 7       ; Untyped                     ;
; LPM_WIDTHP                                     ; 23      ; Untyped                     ;
; LPM_WIDTHR                                     ; 23      ; Untyped                     ;
; LPM_WIDTHS                                     ; 1       ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                     ;
; LPM_PIPELINE                                   ; 0       ; Untyped                     ;
; LATENCY                                        ; 0       ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                     ;
; USE_EAB                                        ; OFF     ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped                     ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                     ;
+------------------------------------------------+---------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U1|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_3vl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3 ;
+------------------------------------------------+----------+----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                   ;
+------------------------------------------------+----------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                ;
; LPM_WIDTHP                                     ; 14       ; Untyped                                ;
; LPM_WIDTHR                                     ; 14       ; Untyped                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                ;
; LATENCY                                        ; 0        ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                ;
; USE_EAB                                        ; OFF      ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                ;
+------------------------------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult3 ;
+------------------------------------------------+----------+----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                   ;
+------------------------------------------------+----------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                ;
; LPM_WIDTHP                                     ; 14       ; Untyped                                ;
; LPM_WIDTHR                                     ; 14       ; Untyped                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                ;
; LATENCY                                        ; 0        ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                ;
; USE_EAB                                        ; OFF      ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                ;
+------------------------------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                   ;
+------------------------------------------------+----------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                ;
; LPM_WIDTHP                                     ; 14       ; Untyped                                ;
; LPM_WIDTHR                                     ; 14       ; Untyped                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                ;
; LATENCY                                        ; 0        ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                ;
; USE_EAB                                        ; OFF      ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                ;
+------------------------------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                   ;
+------------------------------------------------+----------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                ;
; LPM_WIDTHP                                     ; 14       ; Untyped                                ;
; LPM_WIDTHR                                     ; 14       ; Untyped                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                ;
; LATENCY                                        ; 0        ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                ;
; USE_EAB                                        ; OFF      ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                ;
+------------------------------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult2 ;
+------------------------------------------------+----------+----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                   ;
+------------------------------------------------+----------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                ;
; LPM_WIDTHP                                     ; 14       ; Untyped                                ;
; LPM_WIDTHR                                     ; 14       ; Untyped                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                ;
; LATENCY                                        ; 0        ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                ;
; USE_EAB                                        ; OFF      ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                ;
+------------------------------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 15                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult15             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult16             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult14             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult13             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult18             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult19             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult17             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 25                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult21             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 7                                                 ;
;     -- LPM_WIDTHP                     ; 23                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 10                                                ;
;     -- LPM_WIDTHB                     ; 9                                                 ;
;     -- LPM_WIDTHP                     ; 19                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|lpm_mult:Mult20             ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 7                                                 ;
;     -- LPM_WIDTHP                     ; 23                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 4                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                ;
;     -- LPM_WIDTHP                     ; 14                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 4                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                ;
;     -- LPM_WIDTHP                     ; 14                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                ;
;     -- LPM_WIDTHP                     ; 14                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                ;
;     -- LPM_WIDTHP                     ; 14                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; hw_image_generator:U3|scoreDisp:U0|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 4                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                ;
;     -- LPM_WIDTHP                     ; 14                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                               ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "debouncer:U11" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; rst  ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+----------------------------------------------+
; Port Connectivity Checks: "Clock_Divider:U8" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Clock_Divider:U7" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Clock_Divider:U6" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P8"                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed[30..24] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[22..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[23]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lsfr[30..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P7"                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed[18..7] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[5..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lsfr[18..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P6"                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed[16..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[3..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lsfr[16..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P5"                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed[12..8] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[6..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lsfr[12..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P4"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed[6..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[3..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lsfr[6..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P3"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed[4..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_seed[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_lsfr[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P2"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_lsfr[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5|lfsr:P1"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_sync_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_seed       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_lsfr[1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "lfsrP:U5"     ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; reset  ; Input ; Info     ; Stuck at VCC ;
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speed:U4|ADXL345_controller:U0"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_x[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_x[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_y[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_y[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_z         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "hw_image_generator:U3|single_port_ram:U2" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                               ;
; we   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_image_generator:U3|scoreDisp:U1"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; offset3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; offset2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; offset1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "hw_image_generator:U3"      ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; disp_ena             ; Input ; Info     ; Stuck at VCC ;
; e[20].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[20].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[20].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[20].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[20].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[20].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[20].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[20].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[20].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[20].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[20].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[20].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[20].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[20].len            ; Input ; Info     ; Stuck at GND ;
; e[20].height         ; Input ; Info     ; Stuck at GND ;
; e[20].imageID        ; Input ; Info     ; Stuck at GND ;
; e[20].enable         ; Input ; Info     ; Stuck at GND ;
; e[20].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[20].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[20].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[20].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[20].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[19].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[19].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[19].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[19].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[19].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[19].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[19].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[19].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[19].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[19].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[19].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[19].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[19].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[19].len            ; Input ; Info     ; Stuck at GND ;
; e[19].height         ; Input ; Info     ; Stuck at GND ;
; e[19].imageID        ; Input ; Info     ; Stuck at GND ;
; e[19].enable         ; Input ; Info     ; Stuck at GND ;
; e[19].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[19].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[19].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[19].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[19].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[18].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[18].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[18].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[18].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[18].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[18].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[18].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[18].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[18].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[18].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[18].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[18].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[18].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[18].len            ; Input ; Info     ; Stuck at GND ;
; e[18].height         ; Input ; Info     ; Stuck at GND ;
; e[18].imageID        ; Input ; Info     ; Stuck at GND ;
; e[18].enable         ; Input ; Info     ; Stuck at GND ;
; e[18].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[18].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[18].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[18].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[18].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[17].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[17].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[17].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[17].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[17].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[17].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[17].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[17].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[17].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[17].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[17].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[17].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[17].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[17].len            ; Input ; Info     ; Stuck at GND ;
; e[17].height         ; Input ; Info     ; Stuck at GND ;
; e[17].imageID        ; Input ; Info     ; Stuck at GND ;
; e[17].enable         ; Input ; Info     ; Stuck at GND ;
; e[17].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[17].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[17].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[17].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[17].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[16].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[16].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[16].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[16].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[16].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[16].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[16].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[16].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[16].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[16].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[16].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[16].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[16].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[16].len            ; Input ; Info     ; Stuck at GND ;
; e[16].height         ; Input ; Info     ; Stuck at GND ;
; e[16].imageID        ; Input ; Info     ; Stuck at GND ;
; e[16].enable         ; Input ; Info     ; Stuck at GND ;
; e[16].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[16].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[16].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[16].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[16].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[15].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[15].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[15].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[15].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[15].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[15].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[15].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[15].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[15].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[15].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[15].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[15].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[15].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[15].len            ; Input ; Info     ; Stuck at GND ;
; e[15].height         ; Input ; Info     ; Stuck at GND ;
; e[15].imageID        ; Input ; Info     ; Stuck at GND ;
; e[15].enable         ; Input ; Info     ; Stuck at GND ;
; e[15].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[15].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[15].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[15].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[15].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[14].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[14].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[14].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[14].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[14].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[14].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[14].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[14].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[14].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[14].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[14].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[14].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[14].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[14].len            ; Input ; Info     ; Stuck at GND ;
; e[14].height         ; Input ; Info     ; Stuck at GND ;
; e[14].imageID        ; Input ; Info     ; Stuck at GND ;
; e[14].enable         ; Input ; Info     ; Stuck at GND ;
; e[14].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[14].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[14].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[14].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[14].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[13].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[13].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[13].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[13].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[13].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[13].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[13].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[13].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[13].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[13].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[13].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[13].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[13].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[13].len            ; Input ; Info     ; Stuck at GND ;
; e[13].height         ; Input ; Info     ; Stuck at GND ;
; e[13].imageID        ; Input ; Info     ; Stuck at GND ;
; e[13].enable         ; Input ; Info     ; Stuck at GND ;
; e[13].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[13].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[13].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[13].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[13].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[12].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[12].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[12].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[12].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[12].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[12].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[12].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[12].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[12].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[12].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[12].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[12].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[12].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[12].len            ; Input ; Info     ; Stuck at GND ;
; e[12].height         ; Input ; Info     ; Stuck at GND ;
; e[12].imageID        ; Input ; Info     ; Stuck at GND ;
; e[12].enable         ; Input ; Info     ; Stuck at GND ;
; e[12].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[12].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[12].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[12].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[12].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[11].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[11].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[11].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[11].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[11].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[11].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[11].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[11].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[11].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[11].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[11].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[11].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[11].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[11].len            ; Input ; Info     ; Stuck at GND ;
; e[11].height         ; Input ; Info     ; Stuck at GND ;
; e[11].imageID        ; Input ; Info     ; Stuck at GND ;
; e[11].enable         ; Input ; Info     ; Stuck at GND ;
; e[11].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[11].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[11].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[11].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[11].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[10].entity_type    ; Input ; Info     ; Stuck at VCC ;
; e[10].posx[31..10]   ; Input ; Info     ; Stuck at GND ;
; e[10].posx[8..7]     ; Input ; Info     ; Stuck at GND ;
; e[10].posx[5..3]     ; Input ; Info     ; Stuck at GND ;
; e[10].posx[1..0]     ; Input ; Info     ; Stuck at GND ;
; e[10].posx[9]        ; Input ; Info     ; Stuck at VCC ;
; e[10].posx[6]        ; Input ; Info     ; Stuck at VCC ;
; e[10].posx[2]        ; Input ; Info     ; Stuck at VCC ;
; e[10].posy[7..6]     ; Input ; Info     ; Stuck at VCC ;
; e[10].posy[31..8]    ; Input ; Info     ; Stuck at GND ;
; e[10].posy[5..4]     ; Input ; Info     ; Stuck at GND ;
; e[10].posy[2..0]     ; Input ; Info     ; Stuck at GND ;
; e[10].posy[3]        ; Input ; Info     ; Stuck at VCC ;
; e[10].len            ; Input ; Info     ; Stuck at GND ;
; e[10].height         ; Input ; Info     ; Stuck at GND ;
; e[10].imageID        ; Input ; Info     ; Stuck at GND ;
; e[10].enable         ; Input ; Info     ; Stuck at GND ;
; e[10].toDelete       ; Input ; Info     ; Stuck at GND ;
; e[10].expCount[8..4] ; Input ; Info     ; Stuck at VCC ;
; e[10].expCount[1..0] ; Input ; Info     ; Stuck at GND ;
; e[10].expCount[3]    ; Input ; Info     ; Stuck at GND ;
; e[10].expCount[2]    ; Input ; Info     ; Stuck at VCC ;
; e[9].entity_type     ; Input ; Info     ; Stuck at VCC ;
; e[9].posx[31..10]    ; Input ; Info     ; Stuck at GND ;
; e[9].posx[8..7]      ; Input ; Info     ; Stuck at GND ;
; e[9].posx[5..3]      ; Input ; Info     ; Stuck at GND ;
; e[9].posx[1..0]      ; Input ; Info     ; Stuck at GND ;
; e[9].posx[9]         ; Input ; Info     ; Stuck at VCC ;
; e[9].posx[6]         ; Input ; Info     ; Stuck at VCC ;
; e[9].posx[2]         ; Input ; Info     ; Stuck at VCC ;
; e[9].posy[7..6]      ; Input ; Info     ; Stuck at VCC ;
; e[9].posy[31..8]     ; Input ; Info     ; Stuck at GND ;
; e[9].posy[5..4]      ; Input ; Info     ; Stuck at GND ;
; e[9].posy[2..0]      ; Input ; Info     ; Stuck at GND ;
; e[9].posy[3]         ; Input ; Info     ; Stuck at VCC ;
; e[9].len             ; Input ; Info     ; Stuck at GND ;
; e[9].height          ; Input ; Info     ; Stuck at GND ;
; e[9].imageID         ; Input ; Info     ; Stuck at GND ;
; e[9].enable          ; Input ; Info     ; Stuck at GND ;
; e[9].toDelete        ; Input ; Info     ; Stuck at GND ;
; e[9].expCount[8..4]  ; Input ; Info     ; Stuck at VCC ;
; e[9].expCount[1..0]  ; Input ; Info     ; Stuck at GND ;
; e[9].expCount[3]     ; Input ; Info     ; Stuck at GND ;
; e[9].expCount[2]     ; Input ; Info     ; Stuck at VCC ;
; score[31..14]        ; Input ; Info     ; Stuck at GND ;
; lives[31..2]         ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; disp_ena ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_blank  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 1072                        ;
;     ENA               ; 723                         ;
;     ENA SCLR SLD      ; 7                           ;
;     ENA SLD           ; 34                          ;
;     plain             ; 308                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 41706                       ;
;     arith             ; 4511                        ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 1991                        ;
;         3 data inputs ; 2483                        ;
;     normal            ; 37195                       ;
;         0 data inputs ; 62                          ;
;         1 data inputs ; 116                         ;
;         2 data inputs ; 1479                        ;
;         3 data inputs ; 3341                        ;
;         4 data inputs ; 32197                       ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 39.40                       ;
; Average LUT depth     ; 12.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:09:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 23 17:23:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj0 -c proj0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/ram_infer.vhd
    Info (12022): Found design unit 1: single_port_ram-rtl File: X:/test8/test6/Components/ram_infer.vhd Line: 26
    Info (12023): Found entity 1: single_port_ram File: X:/test8/test6/Components/ram_infer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/score.vhd
    Info (12022): Found design unit 1: scoreDisp-scoreDisp_arch File: X:/test8/test6/Components/score.vhd Line: 13
    Info (12023): Found entity 1: scoreDisp File: X:/test8/test6/Components/score.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file data_etc.vhd
    Info (12022): Found design unit 1: data_etc File: X:/test8/test6/data_etc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: X:/test8/test6/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: X:/test8/test6/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: X:/test8/test6/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: X:/test8/test6/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file proj0.vhd
    Info (12022): Found design unit 1: proj0-proj0_arch File: X:/test8/test6/proj0.vhd Line: 27
    Info (12023): Found entity 1: proj0 File: X:/test8/test6/proj0.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: X:/test8/test6/hw_image_generator.vhd Line: 25
    Info (12023): Found entity 1: hw_image_generator File: X:/test8/test6/hw_image_generator.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file adxl345_controller.vhd
    Info (12022): Found design unit 1: ADXL345_controller-ADXL345_controller_structural File: X:/test8/test6/ADXL345_controller.vhd Line: 26
    Info (12023): Found entity 1: ADXL345_controller File: X:/test8/test6/ADXL345_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/speed.vhd
    Info (12022): Found design unit 1: speed-behavioral File: X:/test8/test6/Components/speed.vhd Line: 24
    Info (12023): Found entity 1: speed File: X:/test8/test6/Components/speed.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file components/accelerometer/gsensor.sv
    Info (12023): Found entity 1: gsensor File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/accelerometer/spi.sv
    Info (12023): Found entity 1: spi File: X:/test8/test6/Components/Accelerometer/spi.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file components/lfsrp.vhd
    Info (12022): Found design unit 1: lfsrP-dataflow File: X:/test8/test6/Components/lfsrP.vhd Line: 13
    Info (12023): Found entity 1: lfsrP File: X:/test8/test6/Components/lfsrP.vhd Line: 5
Warning (12018): Entity "OR2" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 144
Warning (12018): Entity "OR3" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 164
Warning (12018): Entity "OR4" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 185
Warning (12018): Entity "AND2" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 210
Warning (12018): Entity "AND3" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 230
Warning (12018): Entity "AND4" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 251
Warning (12090): Entity "XOR3" obtained from "Components/ttu.vhd" instead of from Quartus Prime megafunction library File: X:/test8/test6/Components/ttu.vhd Line: 296
Warning (12090): Entity "XOR4" obtained from "Components/ttu.vhd" instead of from Quartus Prime megafunction library File: X:/test8/test6/Components/ttu.vhd Line: 317
Warning (12018): Entity "NOR2" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 342
Warning (12018): Entity "NOR3" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 362
Warning (12018): Entity "NOR4" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 383
Warning (12018): Entity "NAND2" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 408
Warning (12018): Entity "NAND3" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 428
Warning (12018): Entity "NAND4" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 449
Warning (12090): Entity "XNOR3" obtained from "Components/ttu.vhd" instead of from Quartus Prime megafunction library File: X:/test8/test6/Components/ttu.vhd Line: 494
Warning (12090): Entity "XNOR4" obtained from "Components/ttu.vhd" instead of from Quartus Prime megafunction library File: X:/test8/test6/Components/ttu.vhd Line: 515
Warning (12018): Entity "SRFF" will be ignored because it conflicts with Quartus Prime primitive name File: X:/test8/test6/Components/ttu.vhd Line: 636
Info (12021): Found 66 design units, including 32 entities, in source file components/ttu.vhd
    Info (12022): Found design unit 1: TTU File: X:/test8/test6/Components/ttu.vhd Line: 56
    Info (12022): Found design unit 2: TTU-body File: X:/test8/test6/Components/ttu.vhd Line: 64
    Info (12022): Found design unit 3: EX_PACKAGE-A1 File: X:/test8/test6/Components/ttu.vhd Line: 110
    Info (12022): Found design unit 4: INV-RTL File: X:/test8/test6/Components/ttu.vhd Line: 127
    Info (12022): Found design unit 5: OR2-RTL File: X:/test8/test6/Components/ttu.vhd Line: 151
    Info (12022): Found design unit 6: or3-RTL File: X:/test8/test6/Components/ttu.vhd Line: 172
    Info (12022): Found design unit 7: OR4-RTL File: X:/test8/test6/Components/ttu.vhd Line: 194
    Info (12022): Found design unit 8: AND2-RTL File: X:/test8/test6/Components/ttu.vhd Line: 217
    Info (12022): Found design unit 9: AND3-RTL File: X:/test8/test6/Components/ttu.vhd Line: 238
    Info (12022): Found design unit 10: AND4-RTL File: X:/test8/test6/Components/ttu.vhd Line: 260
    Info (12022): Found design unit 11: XOR2-RTL File: X:/test8/test6/Components/ttu.vhd Line: 283
    Info (12022): Found design unit 12: XOR3-RTL File: X:/test8/test6/Components/ttu.vhd Line: 304
    Info (12022): Found design unit 13: XOR4-RTL File: X:/test8/test6/Components/ttu.vhd Line: 326
    Info (12022): Found design unit 14: NOR2-RTL File: X:/test8/test6/Components/ttu.vhd Line: 349
    Info (12022): Found design unit 15: NOR3-RTL File: X:/test8/test6/Components/ttu.vhd Line: 370
    Info (12022): Found design unit 16: NOR4-RTL File: X:/test8/test6/Components/ttu.vhd Line: 392
    Info (12022): Found design unit 17: NAND2-RTL File: X:/test8/test6/Components/ttu.vhd Line: 415
    Info (12022): Found design unit 18: NAND3-RTL File: X:/test8/test6/Components/ttu.vhd Line: 436
    Info (12022): Found design unit 19: NAND4-RTL File: X:/test8/test6/Components/ttu.vhd Line: 458
    Info (12022): Found design unit 20: XNOR2-RTL File: X:/test8/test6/Components/ttu.vhd Line: 481
    Info (12022): Found design unit 21: XNOR3-RTL File: X:/test8/test6/Components/ttu.vhd Line: 502
    Info (12022): Found design unit 22: XNOR4-RTL File: X:/test8/test6/Components/ttu.vhd Line: 524
    Info (12022): Found design unit 23: decoder_3to8-behavioral File: X:/test8/test6/Components/ttu.vhd Line: 545
    Info (12022): Found design unit 24: mux_2to1-behavioral File: X:/test8/test6/Components/ttu.vhd Line: 570
    Info (12022): Found design unit 25: mux_4to1-behavioral File: X:/test8/test6/Components/ttu.vhd Line: 594
    Info (12022): Found design unit 26: SR_LATCH-RTL File: X:/test8/test6/Components/ttu.vhd Line: 625
    Info (12022): Found design unit 27: SRFF-RTL File: X:/test8/test6/Components/ttu.vhd Line: 645
    Info (12022): Found design unit 28: DFF1-RTL File: X:/test8/test6/Components/ttu.vhd Line: 677
    Info (12022): Found design unit 29: bin2seg7-behavioral File: X:/test8/test6/Components/ttu.vhd Line: 711
    Info (12022): Found design unit 30: debouncer-rtl File: X:/test8/test6/Components/ttu.vhd Line: 789
    Info (12022): Found design unit 31: lfsr-rtl File: X:/test8/test6/Components/ttu.vhd Line: 840
    Info (12022): Found design unit 32: Clock_Divider-bhv File: X:/test8/test6/Components/ttu.vhd Line: 878
    Info (12022): Found design unit 33: ripple_counter-arch_rtl File: X:/test8/test6/Components/ttu.vhd Line: 917
    Info (12022): Found design unit 34: cnt_bindir-rtl File: X:/test8/test6/Components/ttu.vhd Line: 953
    Info (12023): Found entity 1: EX_PACKAGE File: X:/test8/test6/Components/ttu.vhd Line: 105
    Info (12023): Found entity 2: INV File: X:/test8/test6/Components/ttu.vhd Line: 121
    Info (12023): Found entity 3: XOR2 File: X:/test8/test6/Components/ttu.vhd Line: 276
    Info (12023): Found entity 4: XOR3 File: X:/test8/test6/Components/ttu.vhd Line: 296
    Info (12023): Found entity 5: XOR4 File: X:/test8/test6/Components/ttu.vhd Line: 317
    Info (12023): Found entity 6: XNOR2 File: X:/test8/test6/Components/ttu.vhd Line: 474
    Info (12023): Found entity 7: XNOR3 File: X:/test8/test6/Components/ttu.vhd Line: 494
    Info (12023): Found entity 8: XNOR4 File: X:/test8/test6/Components/ttu.vhd Line: 515
    Info (12023): Found entity 9: decoder_3to8 File: X:/test8/test6/Components/ttu.vhd Line: 540
    Info (12023): Found entity 10: mux_2to1 File: X:/test8/test6/Components/ttu.vhd Line: 564
    Info (12023): Found entity 11: mux_4to1 File: X:/test8/test6/Components/ttu.vhd Line: 588
    Info (12023): Found entity 12: SR_LATCH File: X:/test8/test6/Components/ttu.vhd Line: 618
    Info (12023): Found entity 13: DFF1 File: X:/test8/test6/Components/ttu.vhd Line: 669
    Info (12023): Found entity 14: bin2seg7 File: X:/test8/test6/Components/ttu.vhd Line: 696
    Info (12023): Found entity 15: debouncer File: X:/test8/test6/Components/ttu.vhd Line: 777
    Info (12023): Found entity 16: lfsr File: X:/test8/test6/Components/ttu.vhd Line: 827
    Info (12023): Found entity 17: Clock_Divider File: X:/test8/test6/Components/ttu.vhd Line: 872
    Info (12023): Found entity 18: ripple_counter File: X:/test8/test6/Components/ttu.vhd Line: 909
    Info (12023): Found entity 19: cnt_bindir File: X:/test8/test6/Components/ttu.vhd Line: 945
Info (12127): Elaborating entity "proj0" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(28): used explicit default value for signal "player" because signal was never assigned a value File: X:/test8/test6/proj0.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(29): used explicit default value for signal "projectile" because signal was never assigned a value File: X:/test8/test6/proj0.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(30): used explicit default value for signal "alien1" because signal was never assigned a value File: X:/test8/test6/proj0.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(31): used explicit default value for signal "alien2" because signal was never assigned a value File: X:/test8/test6/proj0.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(32): used explicit default value for signal "alien3" because signal was never assigned a value File: X:/test8/test6/proj0.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(33): used explicit default value for signal "asteroid" because signal was never assigned a value File: X:/test8/test6/proj0.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at proj0.vhd(154): object "dispEn" assigned a value but never read File: X:/test8/test6/proj0.vhd Line: 154
Warning (10492): VHDL Process Statement warning at proj0.vhd(192): signal "playerLives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/proj0.vhd Line: 192
Warning (10492): VHDL Process Statement warning at proj0.vhd(192): signal "gamePause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/proj0.vhd Line: 192
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: X:/test8/test6/proj0.vhd Line: 162
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: X:/test8/test6/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: X:/test8/test6/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: X:/test8/test6/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: X:/test8/test6/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: X:/test8/test6/proj0.vhd Line: 163
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:U3" File: X:/test8/test6/proj0.vhd Line: 164
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(67): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 67
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(67): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 67
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(70): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 70
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(70): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 70
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(75): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 75
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(77): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 77
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(77): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 77
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(78): signal "l0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 78
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(78): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 78
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(78): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 78
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(79): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 79
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(80): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 80
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(81): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 81
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(83): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 83
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(83): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 83
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(84): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 84
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(85): signal "d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 85
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(85): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 85
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(85): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 85
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(87): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 87
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(88): signal "d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 88
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(88): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 88
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(88): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 88
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(90): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 90
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(91): signal "d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 91
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(91): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 91
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(91): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 91
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(93): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 93
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(94): signal "d0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 94
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(94): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 94
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(94): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 94
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(97): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 97
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(98): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 98
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(99): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 99
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(101): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 101
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(102): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 102
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(102): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 102
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(103): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 103
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(104): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 104
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(105): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 105
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(112): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 112
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(119): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 119
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(120): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 120
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(120): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 120
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(120): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 120
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(121): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 121
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(122): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 122
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(122): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 122
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(122): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 122
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(123): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 123
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(123): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 123
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(123): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 123
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(126): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 126
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(127): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 127
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(127): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 127
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(127): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 127
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(128): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 128
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(128): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 128
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(128): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 128
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(131): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 131
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(132): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 132
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(132): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 132
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(132): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 132
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(133): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 133
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(133): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 133
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(133): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 133
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(136): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 136
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(137): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 137
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(137): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 137
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(137): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 137
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(138): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 138
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(138): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 138
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(138): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 138
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(141): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 141
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(142): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 142
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(142): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 142
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(142): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 142
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(146): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 146
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(148): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 148
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(148): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 148
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(148): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 148
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(152): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 152
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(152): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 152
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(152): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 152
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(158): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 158
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(159): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 159
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(160): signal "ramColor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/hw_image_generator.vhd Line: 160
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(64): inferring latch(es) for signal or variable "game_clk", which holds its previous value in one or more paths through the process File: X:/test8/test6/hw_image_generator.vhd Line: 64
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(64): inferring latch(es) for signal or variable "address", which holds its previous value in one or more paths through the process File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[0]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[1]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[2]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[3]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[4]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[5]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[6]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[7]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[8]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[9]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[10]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[11]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[12]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[13]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[14]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "address[15]" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (10041): Inferred latch for "game_clk" at hw_image_generator.vhd(64) File: X:/test8/test6/hw_image_generator.vhd Line: 64
Info (12128): Elaborating entity "scoreDisp" for hierarchy "hw_image_generator:U3|scoreDisp:U0" File: X:/test8/test6/hw_image_generator.vhd Line: 60
Info (12128): Elaborating entity "single_port_ram" for hierarchy "hw_image_generator:U3|single_port_ram:U2" File: X:/test8/test6/hw_image_generator.vhd Line: 62
Info (12128): Elaborating entity "speed" for hierarchy "speed:U4" File: X:/test8/test6/proj0.vhd Line: 165
Warning (10036): Verilog HDL or VHDL warning at speed.vhd(27): object "data_z" assigned a value but never read File: X:/test8/test6/Components/speed.vhd Line: 27
Info (12128): Elaborating entity "ADXL345_controller" for hierarchy "speed:U4|ADXL345_controller:U0" File: X:/test8/test6/Components/speed.vhd Line: 53
Info (12128): Elaborating entity "gsensor" for hierarchy "speed:U4|ADXL345_controller:U0|gsensor:U0" File: X:/test8/test6/ADXL345_controller.vhd Line: 47
Warning (10230): Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20) File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 28
Warning (10230): Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6) File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 266
Warning (10030): Net "spi_program.data_a.opcode" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 84
Warning (10030): Net "spi_program.data_a.immediate" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 84
Warning (10030): Net "spi_program.waddr_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 84
Warning (10030): Net "spi_program.we_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 84
Info (12128): Elaborating entity "spi" for hierarchy "speed:U4|ADXL345_controller:U0|gsensor:U0|spi:u0" File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 180
Warning (10230): Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4) File: X:/test8/test6/Components/Accelerometer/spi.sv Line: 47
Warning (10230): Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3) File: X:/test8/test6/Components/Accelerometer/spi.sv Line: 156
Warning (10230): Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4) File: X:/test8/test6/Components/Accelerometer/spi.sv Line: 204
Info (12128): Elaborating entity "lfsrP" for hierarchy "lfsrP:U5" File: X:/test8/test6/proj0.vhd Line: 166
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P1" File: X:/test8/test6/Components/lfsrP.vhd Line: 39
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P2" File: X:/test8/test6/Components/lfsrP.vhd Line: 51
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P3" File: X:/test8/test6/Components/lfsrP.vhd Line: 63
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P4" File: X:/test8/test6/Components/lfsrP.vhd Line: 75
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P5" File: X:/test8/test6/Components/lfsrP.vhd Line: 84
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P6" File: X:/test8/test6/Components/lfsrP.vhd Line: 96
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P7" File: X:/test8/test6/Components/lfsrP.vhd Line: 108
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsrP:U5|lfsr:P8" File: X:/test8/test6/Components/lfsrP.vhd Line: 120
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:U6" File: X:/test8/test6/proj0.vhd Line: 170
Warning (10492): VHDL Process Statement warning at ttu.vhd(897): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/Components/ttu.vhd Line: 897
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:U7" File: X:/test8/test6/proj0.vhd Line: 172
Warning (10492): VHDL Process Statement warning at ttu.vhd(897): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/Components/ttu.vhd Line: 897
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:U8" File: X:/test8/test6/proj0.vhd Line: 174
Warning (10492): VHDL Process Statement warning at ttu.vhd(897): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: X:/test8/test6/Components/ttu.vhd Line: 897
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:U11" File: X:/test8/test6/proj0.vhd Line: 176
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "speed:U4|ADXL345_controller:U0|gsensor:U0|spi_program" is uninferred due to inappropriate RAM size File: X:/test8/test6/Components/Accelerometer/gsensor.sv Line: 84
Warning (113028): 14636 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: X:/test8/test6/init.mif Line: 1
    Warning (113027): Addresses ranging from 50900 to 65535 are not initialized File: X:/test8/test6/init.mif Line: 1
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "X:/test8/test6/db/proj0.ram0_gsensor_889e66e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 23 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult15" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult16" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult14" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult13" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult18" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult19" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult17" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult21" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult0" File: X:/test8/test6/hw_image_generator.vhd Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|Mult20" File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U1|Mod3" File: X:/test8/test6/Components/score.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Div0" File: X:/test8/test6/Components/score.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mod0" File: X:/test8/test6/Components/score.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mod3" File: X:/test8/test6/Components/score.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Div1" File: X:/test8/test6/Components/score.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mod1" File: X:/test8/test6/Components/score.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Div2" File: X:/test8/test6/Components/score.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mod2" File: X:/test8/test6/Components/score.vhd Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|scoreDisp:U1|Mult3" File: X:/test8/test6/Components/score.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mult3" File: X:/test8/test6/Components/score.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mult0" File: X:/test8/test6/Components/score.vhd Line: 22
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mult1" File: X:/test8/test6/Components/score.vhd Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hw_image_generator:U3|scoreDisp:U0|Mult2" File: X:/test8/test6/Components/score.vhd Line: 24
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult15" File: X:/test8/test6/hw_image_generator.vhd Line: 152
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_mult:Mult15" with the following parameter: File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dfs.tdf
    Info (12023): Found entity 1: mult_dfs File: X:/test8/test6/db/mult_dfs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult21" File: X:/test8/test6/hw_image_generator.vhd Line: 152
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_mult:Mult21" with the following parameter: File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9fs.tdf
    Info (12023): Found entity 1: mult_9fs File: X:/test8/test6/db/mult_9fs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0" File: X:/test8/test6/hw_image_generator.vhd Line: 102
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_mult:Mult0" with the following parameter: File: X:/test8/test6/hw_image_generator.vhd Line: 102
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf
    Info (12023): Found entity 1: add_sub_9kg File: X:/test8/test6/db/add_sub_9kg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf
    Info (12023): Found entity 1: add_sub_7vg File: X:/test8/test6/db/add_sub_7vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: X:/test8/test6/hw_image_generator.vhd Line: 152
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_mult:Mult20" with the following parameter: File: X:/test8/test6/hw_image_generator.vhd Line: 152
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1vg.tdf
    Info (12023): Found entity 1: add_sub_1vg File: X:/test8/test6/db/add_sub_1vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf
    Info (12023): Found entity 1: add_sub_7kg File: X:/test8/test6/db/add_sub_7kg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: X:/test8/test6/db/add_sub_5vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20|altshift:external_latency_ffs", which is child of megafunction instantiation "hw_image_generator:U3|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_divide:Mod3" File: X:/test8/test6/Components/score.vhd Line: 21
Info (12133): Instantiated megafunction "hw_image_generator:U3|scoreDisp:U1|lpm_divide:Mod3" with the following parameter: File: X:/test8/test6/Components/score.vhd Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf
    Info (12023): Found entity 1: lpm_divide_anl File: X:/test8/test6/db/lpm_divide_anl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: X:/test8/test6/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: X:/test8/test6/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: X:/test8/test6/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: X:/test8/test6/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0" File: X:/test8/test6/Components/score.vhd Line: 18
Info (12133): Instantiated megafunction "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div0" with the following parameter: File: X:/test8/test6/Components/score.vhd Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf
    Info (12023): Found entity 1: lpm_divide_3vl File: X:/test8/test6/db/lpm_divide_3vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: X:/test8/test6/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: X:/test8/test6/db/alt_u_div_kke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0" File: X:/test8/test6/Components/score.vhd Line: 18
Info (12133): Instantiated megafunction "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0" with the following parameter: File: X:/test8/test6/Components/score.vhd Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1" File: X:/test8/test6/Components/score.vhd Line: 19
Info (12133): Instantiated megafunction "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div1" with the following parameter: File: X:/test8/test6/Components/score.vhd Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf
    Info (12023): Found entity 1: lpm_divide_ptl File: X:/test8/test6/db/lpm_divide_ptl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: X:/test8/test6/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info (12023): Found entity 1: alt_u_div_0ie File: X:/test8/test6/db/alt_u_div_0ie.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2" File: X:/test8/test6/Components/score.vhd Line: 20
Info (12133): Instantiated megafunction "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Div2" with the following parameter: File: X:/test8/test6/Components/score.vhd Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: X:/test8/test6/db/lpm_divide_mtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: X:/test8/test6/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: X:/test8/test6/db/alt_u_div_qhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3" File: X:/test8/test6/Components/score.vhd Line: 25
Info (12133): Instantiated megafunction "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3" with the following parameter: File: X:/test8/test6/Components/score.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "hw_image_generator:U3|scoreDisp:U1|lpm_mult:Mult3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: X:/test8/test6/proj0.vhd Line: 14
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: X:/test8/test6/proj0.vhd Line: 15
Warning (13012): Latch hw_image_generator:U3|address[15] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[7] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[1] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[2] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[6] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[8] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[5] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[3] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[0] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[9] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[4] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[10] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[12] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[11] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[14] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|address[13] has unsafe behavior File: X:/test8/test6/hw_image_generator.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: X:/test8/test6/vga_controller.vhd Line: 65
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: X:/test8/test6/proj0.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 130 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~18"
    Info (17048): Logic cell "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~20"
    Info (17048): Logic cell "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_12~18"
    Info (17048): Logic cell "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_10_result_int[0]~22" File: X:/test8/test6/db/alt_u_div_ske.tdf Line: 37
    Info (17048): Logic cell "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_11_result_int[0]~24" File: X:/test8/test6/db/alt_u_div_ske.tdf Line: 42
    Info (17048): Logic cell "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_12_result_int[0]~26" File: X:/test8/test6/db/alt_u_div_ske.tdf Line: 47
    Info (17048): Logic cell "hw_image_generator:U3|scoreDisp:U0|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_13_result_int[0]~28" File: X:/test8/test6/db/alt_u_div_ske.tdf Line: 52
Info (144001): Generated suppressed messages file X:/test8/test6/output_files/proj0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 41977 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 41939 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 5134 megabytes
    Info: Processing ended: Tue Nov 23 17:32:49 2021
    Info: Elapsed time: 00:09:37
    Info: Total CPU time (on all processors): 00:09:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in X:/test8/test6/output_files/proj0.map.smsg.


