arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	0.33	vpr	58.26 MiB		-1	-1	0.06	17124	1	0.02	-1	-1	29960	-1	-1	1	2	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	59656	2	1	3	4	1	3	4	3	3	9	-1	auto	19.5 MiB	0.00	6	6	9	6	3	0	58.3 MiB	0.00	0.00	0.631526	0.55447	-0.91031	-0.55447	0.55447	0.00	9.096e-06	5.714e-06	7.2854e-05	5.3361e-05	-1	-1	-1	-1	-1	2	4	18000	18000	14049.7	1561.07	0.00	0.00119026	0.00111378	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	0.35	vpr	57.88 MiB		-1	-1	0.06	17120	1	0.02	-1	-1	29900	-1	-1	1	2	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	59272	2	1	3	4	1	3	4	3	3	9	-1	auto	19.5 MiB	0.00	9	9	9	5	2	2	57.9 MiB	0.00	0.00	0.50194	0.48631	-0.91031	-0.48631	0.48631	0.00	1.0552e-05	6.177e-06	7.7442e-05	5.6208e-05	-1	-1	-1	-1	-1	4	1	18000	18000	15707.9	1745.32	0.00	0.00124162	0.00117322	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_ideal_--route_chan_width_60	18.39	parmys	207.19 MiB		-1	-1	15.30	212160	2	0.89	-1	-1	56412	-1	-1	155	5	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	61752	5	156	191	347	1	163	316	15	15	225	clb	auto	20.3 MiB	0.02	93	31	86316	62044	3278	20994	60.3 MiB	0.08	0.00	1.75726	1.49664	-15.0848	-1.49664	1.49664	0.00	0.000224295	0.000210617	0.0190742	0.0179017	-1	-1	-1	-1	-1	46	7	3.042e+06	2.79e+06	863192.	3836.41	0.01	0.0245095	0.0229368	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	154	9	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_route_--route_chan_width_60	18.49	parmys	207.43 MiB		-1	-1	15.24	212412	2	0.90	-1	-1	56416	-1	-1	155	5	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	61372	5	156	191	347	1	163	316	15	15	225	clb	auto	20.6 MiB	0.02	102	33	86316	61971	3553	20792	59.9 MiB	0.07	0.00	1.51873	1.47673	-14.6018	-1.47673	1.47673	0.00	0.000227964	0.000214063	0.0189836	0.0177643	-1	-1	-1	-1	-1	49	5	3.042e+06	2.79e+06	892591.	3967.07	0.01	0.0236295	0.02208	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	153	10	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	0.38	vpr	63.18 MiB		-1	-1	0.06	17272	1	0.02	-1	-1	29964	-1	-1	1	2	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	64696	2	1	3	4	1	3	4	3	3	9	-1	auto	24.5 MiB	0.00	6	6	9	6	2	1	63.2 MiB	0.00	0.00	0.629525	0.55247	-0.90831	-0.55247	0.55247	0.00	9.944e-06	6.35e-06	7.7389e-05	5.7155e-05	-1	-1	-1	-1	-1	2	2	53894	53894	12370.0	1374.45	0.00	0.00103762	0.000966446	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	0.36	vpr	63.41 MiB		-1	-1	0.06	17128	1	0.02	-1	-1	29980	-1	-1	1	2	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	64932	2	1	3	4	1	3	4	3	3	9	-1	auto	24.8 MiB	0.00	9	9	9	5	2	2	63.4 MiB	0.00	0.00	0.49994	0.48631	-0.90831	-0.48631	0.48631	0.00	1.0823e-05	6.339e-06	7.8471e-05	5.6828e-05	-1	-1	-1	-1	-1	8	1	53894	53894	14028.3	1558.70	0.00	0.000951333	0.000890977	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_ideal_--route_chan_width_60	2.92	vpr	70.77 MiB		-1	-1	0.75	26116	2	0.09	-1	-1	33620	-1	-1	43	311	15	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	72472	311	156	972	1128	1	953	525	28	28	784	memory	auto	31.7 MiB	0.27	18876	8963	212225	78866	122905	10454	70.8 MiB	0.61	0.01	4.92557	4.25856	-4308.38	-4.25856	4.25856	0.00	0.00268505	0.00240057	0.286887	0.256005	-1	-1	-1	-1	-1	12922	12	4.25198e+07	1.05374e+07	2.96205e+06	3778.13	0.19	0.383503	0.345483	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	15	938	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_route_--route_chan_width_60	2.96	vpr	71.48 MiB		-1	-1	0.73	26120	2	0.09	-1	-1	33580	-1	-1	43	311	15	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	73192	311	156	972	1128	1	953	525	28	28	784	memory	auto	32.0 MiB	0.27	19048	9147	216459	76243	126716	13500	71.5 MiB	0.65	0.01	5.19493	4.54954	-3411.74	-4.54954	4.54954	0.00	0.00270574	0.0024254	0.30082	0.26586	-1	-1	-1	-1	-1	13132	15	4.25198e+07	1.05374e+07	3.02951e+06	3864.17	0.22	0.424559	0.380762	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	14	939	
