<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 392</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:8px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page392-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a392.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">17-4&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL® MEMORY&#160;PROTECTION&#160;EXTENSIONS</p>
<p style="position:absolute;top:288px;left:68px;white-space:nowrap" class="ft02">The BNDSTATUS&#160;register provides two fields to&#160;communicate the status&#160;of&#160;Intel MPX&#160;operations:</p>
<p style="position:absolute;top:309px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:310px;left:93px;white-space:nowrap" class="ft08">EC&#160;(bits&#160;1:0):&#160;The&#160;error code&#160;field communicates status&#160;information of a&#160;bound range exception&#160;#BR&#160;or&#160;<br/>operation involving bound&#160;directory.&#160;</p>
<p style="position:absolute;top:348px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:349px;left:93px;white-space:nowrap" class="ft08">ABD: (bits 63:2):The&#160;address field of&#160;a&#160;bound&#160;directory entry can&#160;provide&#160;information when operation on the&#160;<br/>bound directory caused a&#160;#BR.</p>
<p style="position:absolute;top:388px;left:68px;white-space:nowrap" class="ft02">The valid&#160;er<a href="o_7281d5ea06a5b67a-392.html">ror codes are defined in&#160;Table&#160;17-1.</a></p>
<p style="position:absolute;top:686px;left:68px;white-space:nowrap" class="ft02">RESET or&#160;INIT# will set BNDCFGx and BNDSTATUS&#160;registers to&#160;zero.</p>
<p style="position:absolute;top:737px;left:68px;white-space:nowrap" class="ft04">17.3.4&#160;</p>
<p style="position:absolute;top:737px;left:148px;white-space:nowrap" class="ft04">Read and Write of&#160;IA32_BNDCFGS</p>
<p style="position:absolute;top:766px;left:68px;white-space:nowrap" class="ft08">The RDMSR and&#160;WRMSR instructions can&#160;be&#160;used&#160;to read&#160;and&#160;write&#160;the&#160;IA32_BNDCFGS&#160;MSR.&#160;(The&#160;XSAVE state&#160;<br/>does&#160;not&#160;include IA32_BNDCFGS,&#160;and&#160;instructions&#160;in the XSAVE feature&#160;set do&#160;not&#160;access that register). Attempts&#160;<br/>to write to IA32_BNDCFGS&#160;check for canonicality of the&#160;addresses being&#160;loaded into IA32_BNDCFGS (regardless&#160;of&#160;<br/>mode at&#160;the time&#160;of&#160;execution) and will #GP&#160;if&#160;the address&#160;is not&#160;canonical&#160;or if reserved bits would be set.<br/>Software can use RDMSR and WRMSR to read and write IA32_BNDCFGS&#160;as&#160;long&#160;as the processor implements Intel&#160;<br/>MPX, i.e.&#160;CPUID.(EAX=07H, ECX=0H).EBX.MPX = 1. The&#160;states of CR4&#160;and&#160;XCR0 have&#160;no impact on the&#160;ability&#160;to&#160;<br/>access IA32_BNDCFGS.</p>
<p style="position:absolute;top:926px;left:68px;white-space:nowrap" class="ft05">17.4&#160;</p>
<p style="position:absolute;top:926px;left:147px;white-space:nowrap" class="ft05">INTEL MPX INSTRUCTION SUMMARY</p>
<p style="position:absolute;top:961px;left:68px;white-space:nowrap" class="ft08">When Intel MPX is&#160;not enabled or&#160;not present, all Intel MPX instructions behave as NOP.&#160;There are eight Intel MPX&#160;<br/><a href="o_7281d5ea06a5b67a-393.html">instructions, Table 17-2&#160;</a>provides&#160;a summary.<br/>A C/C++&#160;compiler&#160;can implement&#160;intrinsic support for Intel MPX instructions to facilitate&#160;pointer operation with&#160;<br/>capability of checking for valid&#160;bounds on pointers.&#160;Typically, Intel&#160;MPX intrinsics are&#160;implemented by compiler&#160;via&#160;<br/>inline code generation&#160;where&#160;bounds&#160;register&#160;allocations are&#160;handled by the&#160;compiler&#160;without&#160;requiring&#160;the&#160;</p>
<p style="position:absolute;top:233px;left:238px;white-space:nowrap" class="ft06">Figure&#160;17-3. &#160;Layout&#160;of&#160;the Bound Status&#160;Registers&#160;BNDSTATUS</p>
<p style="position:absolute;top:426px;left:287px;white-space:nowrap" class="ft06">Table&#160;17-1. &#160;&#160;Error Code&#160;Definition of&#160;BNDSTATUS</p>
<p style="position:absolute;top:451px;left:92px;white-space:nowrap" class="ft02">EC</p>
<p style="position:absolute;top:451px;left:171px;white-space:nowrap" class="ft02">Description</p>
<p style="position:absolute;top:451px;left:533px;white-space:nowrap" class="ft02">Meaning</p>
<p style="position:absolute;top:478px;left:85px;white-space:nowrap" class="ft02">00b</p>
<p style="position:absolute;top:476px;left:107px;white-space:nowrap" class="ft07">1</p>
<p style="position:absolute;top:610px;left:67px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:629px;left:66px;white-space:nowrap" class="ft02">1. When legacy&#160;BOUND instruction cause a #BR with Intel&#160;MPX enabled (see<a href="o_7281d5ea06a5b67a-399.html">&#160;Section 17.5.4), EC is written with</a></p>
<p style="position:absolute;top:646px;left:81px;white-space:nowrap" class="ft02">Zero.</p>
<p style="position:absolute;top:477px;left:139px;white-space:nowrap" class="ft02">No&#160;Intel&#160;MPX&#160;exception&#160;No&#160;exception&#160;caused by Intel MPX operations.</p>
<p style="position:absolute;top:511px;left:88px;white-space:nowrap" class="ft02">01b</p>
<p style="position:absolute;top:511px;left:158px;white-space:nowrap" class="ft02">Bounds violation</p>
<p style="position:absolute;top:502px;left:285px;white-space:nowrap" class="ft02">#BR caused by BNDCL,&#160;BNDCU or BNDCN instructions;&#160;</p>
<p style="position:absolute;top:519px;left:285px;white-space:nowrap" class="ft02">ABD is&#160;0.</p>
<p style="position:absolute;top:551px;left:88px;white-space:nowrap" class="ft02">10b</p>
<p style="position:absolute;top:551px;left:161px;white-space:nowrap" class="ft02">Invalid&#160;BD&#160;entry</p>
<p style="position:absolute;top:543px;left:285px;white-space:nowrap" class="ft02">#BR caused by BNDLDX&#160;or BNDSTX&#160;instructions, ABD will be set&#160;to&#160;the linear&#160;address of&#160;the&#160;</p>
<p style="position:absolute;top:559px;left:285px;white-space:nowrap" class="ft02">invalid bound-directory entry</p>
<p style="position:absolute;top:583px;left:88px;white-space:nowrap" class="ft02">11b</p>
<p style="position:absolute;top:583px;left:179px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:583px;left:285px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:148px;left:735px;white-space:nowrap" class="ft00">2&#160;1&#160;0</p>
<p style="position:absolute;top:151px;left:172px;white-space:nowrap" class="ft00">63</p>
<p style="position:absolute;top:171px;left:256px;white-space:nowrap" class="ft00">ABD: Address Bound Directory Entry -&#160;Linear Address</p>
<p style="position:absolute;top:206px;left:422px;white-space:nowrap" class="ft00">EC:&#160;Error&#160;Code</p>
</div>
</body>
</html>
