module uart_top(clk,rst_n,rs232_rx,rs232_tx);
 input clk;    //æ—¶é’Ÿä¿¡å·50M
 input rst_n;   //å¤ä½ä¿¡å·,ä½æœ‰æ•?
 input rs232_rx;  //æ•°æ®è¾“å…¥ä¿¡å·
 output rs232_tx;  //æ•°æ®è¾“å‡ºä¿¡å·
 
 wire bps_start1,bps_start2;//
 wire clk_bps1,clk_bps2;
 wire [7:0] rx_data;   //æ¥æ”¶æ•°æ®å­˜å‚¨å™?,ç”¨æ¥å­˜å‚¨æ¥æ”¶åˆ°çš„æ•°æ®,ç›´åˆ°ä¸‹ä¸€ä¸ªæ•°æ®æ¥æ”?
 wire rx_int;     //æ¥æ”¶æ•°æ®ä¸­æ–­ä¿¡å·,æ¥æ”¶è¿‡ç¨‹ä¸­ä¸€ç›´ä¸ºé«?,
 
///////////////////////////////////////////////////////////////////////////////////
//////////////////////////////////å­æ¨¡å—ç«¯å£ç”³æ˜?///////////////////////////////////
speed_select_rx     speed_rx(   //æ•°æ®æ¥æ”¶æ³¢ç‰¹ç‡é?‰æ‹©æ¨¡å—
         .clk(clk),
         .rst_n(rst_n),
         .bps_start(bps_start1),
         .clk_bps(clk_bps1)
         );
        
uart_rx    uart_rx(    //æ•°æ®æ¥æ”¶æ¨¡å—
         .clk(clk),
         .rst_n(rst_n),
         .bps_start(bps_start1),
         .clk_bps(clk_bps1),
         .rs232_rx(rs232_rx),
         .rx_data(rx_data),
         .rx_int(rx_int)
        );
speed_select_tx  speed_tx(   //æ•°æ®å‘é?æ³¢ç‰¹ç‡æ§åˆ¶æ¨¡å—
         .clk(clk),
         .rst_n(rst_n),
         .bps_start(bps_start2),
         .clk_bps(clk_bps2)         
         );
         
uart_tx    uart_tx(
         .clk(clk),
         .rst_n(rst_n),
         .bps_start(bps_start2),
         .clk_bps(clk_bps2),
         .rs232_tx(rs232_tx),
         .rx_data(rx_data),
         .rx_int(rx_int)        
        );
endmodule

 

//æ¥æ”¶ç«¯æ—¶é’Ÿæ¨¡å—ï¼š

module speed_select_rx(clk,rst_n,bps_start,clk_bps);//æ³¢ç‰¹ç‡è®¾å®?
 input clk;   //50Mæ—¶é’Ÿ
 input rst_n;  //å¤ä½ä¿¡å·
 input bps_start; //æ¥æ”¶åˆ°ä¿¡å·ä»¥å?,æ³¢ç‰¹ç‡æ—¶é’Ÿä¿¡å·ç½®ä½?,å½“æ¥æ”¶åˆ°uart_rxä¼ æ¥çš„ä¿¡å·ä»¥å?,æ¨¡å—å¼?å§‹è¿è¡?
 output clk_bps; //æ¥æ”¶æ•°æ®ä¸­é—´é‡‡æ ·ç‚?,
 
// `define BPS_PARA 5207;//9600æ³¢ç‰¹ç‡åˆ†é¢‘è®¡æ•°å??
// `define BPS_PARA_2 2603;//è®¡æ•°ä¸?åŠæ—¶é‡‡æ ·
 
 reg[12:0] cnt;//åˆ†é¢‘è®¡æ•°å™?
 reg clk_bps_r;//æ³¢ç‰¹ç‡æ—¶é’Ÿå¯„å­˜å™¨
 
 reg[2:0] uart_ctrl;//æ³¢ç‰¹ç‡é?‰æ‹©å¯„å­˜å™?
 
 always @(posedge clk or negedge rst_n)
  if(!rst_n)
   cnt<=13'd0;
  else if((cnt==512)|| !bps_start)//åˆ¤æ–­è®¡æ•°æ˜¯å¦è¾¾åˆ°1ä¸ªè„‰å®?
   cnt<=13'd0;
  else
   cnt<=cnt+1'b1;//æ³¢ç‰¹ç‡æ—¶é’Ÿå¯åŠ?
   
 always @(posedge clk or negedge rst_n) begin
  if(!rst_n)
   clk_bps_r<=1'b0;
  else if(cnt== 205)//å½“æ³¢ç‰¹ç‡è®¡æ•°åˆ°ä¸€åŠæ—¶,è¿›è¡Œé‡‡æ ·å­˜å‚¨
   clk_bps_r<=1'b1;
  else
   clk_bps_r<=1'b0;
 end
 assign clk_bps = clk_bps_r;//å°†é‡‡æ ·æ•°æ®è¾“å‡ºç»™uart_rxæ¨¡å—
endmodule

//å‘é?ç«¯æ—¶é’Ÿæ¨¡å—ï¼?

 

module speed_select_tx(clk,rst_n,bps_start,clk_bps);//æ³¢ç‰¹ç‡è®¾å®?
 input clk;   //50Mæ—¶é’Ÿ
 input rst_n;  //å¤ä½ä¿¡å·
 input bps_start; //æ¥æ”¶åˆ°ä¿¡å·ä»¥å?,æ³¢ç‰¹ç‡æ—¶é’Ÿä¿¡å·ç½®ä½?,å½“æ¥æ”¶åˆ°uart_rxä¼ æ¥çš„ä¿¡å·ä»¥å?,æ¨¡å—å¼?å§‹è¿è¡?
 output clk_bps; //æ¥æ”¶æ•°æ®ä¸­é—´é‡‡æ ·ç‚?,
 
// `define BPS_PARA 5207;//9600æ³¢ç‰¹ç‡åˆ†é¢‘è®¡æ•°å??
// `define BPS_PARA_2 2603;//è®¡æ•°ä¸?åŠæ—¶é‡‡æ ·
 
 reg[12:0] cnt;//åˆ†é¢‘è®¡æ•°å™?
 reg clk_bps_r;//æ³¢ç‰¹ç‡æ—¶é’Ÿå¯„å­˜å™¨
 
 reg[2:0] uart_ctrl;//æ³¢ç‰¹ç‡é?‰æ‹©å¯„å­˜å™?
 
 always @(posedge clk or negedge rst_n)
  if(!rst_n)
   cnt<=13'd0;
  else if((cnt==512)|| !bps_start)//åˆ¤æ–­è®¡æ•°æ˜¯å¦è¾¾åˆ°1ä¸ªè„‰å®?
   cnt<=13'd0;
  else
   cnt<=cnt+1'b1;//æ³¢ç‰¹ç‡æ—¶é’Ÿå¯åŠ?
   
 always @(posedge clk or negedge rst_n) begin
  if(!rst_n)
   clk_bps_r<=1'b0;
  else if(cnt== 205)//å½“æ³¢ç‰¹ç‡è®¡æ•°åˆ°ä¸€åŠæ—¶,è¿›è¡Œé‡‡æ ·å­˜å‚¨
   clk_bps_r<=1'b1;
  else
   clk_bps_r<=1'b0;
 end
 assign clk_bps = clk_bps_r;//å°†é‡‡æ ·æ•°æ®è¾“å‡ºç»™uart_rxæ¨¡å—
endmodule

 

//æ¥æ”¶æ¨¡å—ï¼?

 

module uart_rx(
     clk,
     rst_n,
     bps_start,
     clk_bps,
     rs232_rx,
     rx_data,
     rx_int
     );
 input clk;   //æ—¶é’Ÿ
 input rst_n;  //å¤ä½
 input rs232_rx; //æ¥æ”¶æ•°æ®ä¿¡å·
 input clk_bps;  //é«˜ç”µå¹³æ—¶ä¸ºæ¥æ”¶ä¿¡å·ä¸­é—´é‡‡æ ·ç‚¹
 output bps_start; //æ¥æ”¶ä¿¡å·æ—?,æ³¢ç‰¹ç‡æ—¶é’Ÿä¿¡å·ç½®ä½?
 output [7:0] rx_data;//æ¥æ”¶æ•°æ®å¯„å­˜å™?
 output rx_int;  //æ¥æ”¶æ•°æ®ä¸­æ–­ä¿¡å·,æ¥æ”¶è¿‡ç¨‹ä¸­ä¸ºé«?
 reg rs232_rx0,rs232_rx1,rs232_rx2,rs232_rx3;//æ¥æ”¶æ•°æ®å¯„å­˜å™?
 wire neg_rs232_rx;//è¡¨ç¤ºæ•°æ®çº¿æ¥æ”¶åˆ°ä¸‹æ²¿
 
 always @(posedge clk or negedge rst_n)begin
  if(!rst_n) begin
   rs232_rx0 <= 1'b0;
   rs232_rx1 <= 1'b0;
   rs232_rx2 <= 1'b0;
   rs232_rx3 <= 1'b0;
  end
  
  else begin
   rs232_rx0 <= rs232_rx;
   rs232_rx1 <= rs232_rx0;
   rs232_rx2 <= rs232_rx1;
   rs232_rx3 <= rs232_rx2;
  end
 end 
 assign neg_rs232_rx = rs232_rx3 & rs232_rx2 & ~rs232_rx1 & ~rs232_rx0;//ä¸²å£ä¼ è¾“çº¿çš„ä¸‹æ²¿æ ‡å¿—
 reg bps_start_r;
 reg [3:0] num;//ç§»ä½æ¬¡æ•°
 reg rx_int;  //æ¥æ”¶ä¸­æ–­ä¿¡å·
 
 always @(posedge clk or negedge rst_n)
  if(!rst_n) begin
   bps_start_r <=1'bz;
   rx_int <= 1'b0;
  end
  else if(neg_rs232_rx) begin//
  bps_start_r <= 1'b1;  //å¯åŠ¨ä¸²å£,å‡†å¤‡æ¥æ”¶æ•°æ®
   rx_int <= 1'b1;   //æ¥æ”¶æ•°æ®ä¸­æ–­ä½¿èƒ½
  end
  else if(num==4'd12) begin //æ¥æ”¶å®Œæœ‰ç”¨çš„ä¿¡å·,
   bps_start_r <=1'b0;  //æ¥æ”¶å®Œæ¯•,æ”¹å˜æ³¢ç‰¹ç‡ç½®ä½?,æ–¹ä¾¿ä¸‹æ¬¡æ¥æ”¶
   rx_int <= 1'b0;   //æ¥æ”¶ä¿¡å·å…³é—­
  end
  
  assign bps_start = bps_start_r;
  
  reg [7:0] rx_data_r;//ä¸²å£æ•°æ®å¯„å­˜å™?
  reg [7:0] rx_temp_data;//å½“å‰æ•°æ®å¯„å­˜å™?
  
  always @(posedge clk or negedge rst_n)
   if(!rst_n) begin
     rx_temp_data <= 8'd0;
     num <= 4'd0;
     rx_data_r <= 8'd0;
   end
   else if(rx_int) begin //æ¥æ”¶æ•°æ®å¤„ç†
    if(clk_bps) begin
     num <= num+1'b1;
     case(num)
       4'd1: rx_temp_data[0] <= rs232_rx;
       4'd2: rx_temp_data[1] <= rs232_rx;
       4'd3: rx_temp_data[2] <= rs232_rx;
       4'd4: rx_temp_data[3] <= rs232_rx;
       4'd5: rx_temp_data[4] <= rs232_rx;
       4'd6: rx_temp_data[5] <= rs232_rx;
       4'd7: rx_temp_data[6] <= rs232_rx;
       4'd8: rx_temp_data[7] <= rs232_rx;
       default: ;
     endcase
    end
    else if(num==4'd12) begin
     num <= 4'd0;   //æ•°æ®æ¥æ”¶å®Œæ¯•
     rx_data_r <= rx_temp_data;
    end          
   end
  assign rx_data = rx_data_r;
endmodule

 

//å‘é?æ¨¡å—ï¼š

module uart_tx(
     clk,
     rst_n,
     bps_start,
     clk_bps,
     rs232_tx,
     rx_data,
     rx_int 
    );

 input clk;
 input rst_n;
 input clk_bps;//ä¸­é—´é‡‡æ ·ç‚?
 input [7:0] rx_data;//æ¥æ”¶æ•°æ®å¯„å­˜å™?
 input rx_int;//æ•°æ®æ¥æ”¶ä¸­æ–­ä¿¡å·
 output rs232_tx;//å‘é?æ•°æ®ä¿¡å?
 output bps_start;//å‘é?ä¿¡å·ç½®ä½?
 
 reg rx_int0,rx_int1,rx_int2;//ä¿¡å·å¯„å­˜å™?,æ•æ‰ä¸‹é™æ²?
 wire neg_rx_int;    //ä¸‹é™æ²¿æ ‡å¿?
 
 always @(posedge clk or negedge rst_n) begin
  if(!rst_n) begin
   rx_int0 <= 1'b0;
   rx_int1 <= 1'b0;
   rx_int2 <= 1'b0;
  end
  else begin
    rx_int0 <= rx_int;
    rx_int1 <= rx_int0;
    rx_int2 <= rx_int1;
  end
 end
 
  assign neg_rx_int = ~rx_int1 & rx_int2;//æ•æ‰ä¸‹æ²¿
  
  reg [7:0] tx_data;//å¾…å‘é€æ•°æ?
  reg bps_start_r;
  reg tx_en;//å‘é?ä¿¡å·ä½¿èƒ?,é«˜æœ‰æ•?
  reg [3:0] num;
 
 always @(posedge clk or negedge rst_n) begin
  if(!rst_n) begin
   bps_start_r <= 1'bz;
   tx_en <= 1'b0;
   tx_data <= 8'd0;
  end
  else if(neg_rx_int) begin//å½“æ£€æµ‹åˆ°ä¸‹æ²¿çš„æ—¶å€?,æ•°æ®å¼?å§‹ä¼ é€?
   bps_start_r <= 1'b1;
   tx_data <= rx_data;
   tx_en <= 1'b1;
  end
  else if(num==4'd11) begin
   bps_start_r <= 1'b0;
   tx_en <= 1'b0;
  end 
 end
 
 assign bps_start = bps_start_r;
 
 reg rs232_tx_r;
 always @(posedge clk or negedge rst_n) begin
  if(!rst_n) begin
   num<=4'd0;
   rs232_tx_r <= 1'b1;
  end
  else if(tx_en) begin
   if(clk_bps) begin
    num<=num+1'b1;
    case(num)
      4'd0: rs232_tx_r <= 1'b0;//èµ·å§‹ä½?
      4'd1: rs232_tx_r <= tx_data[0];//æ•°æ®ä½? å¼?å§?
      4'd2: rs232_tx_r <= tx_data[1];
      4'd3: rs232_tx_r <= tx_data[2];
      4'd4: rs232_tx_r <= tx_data[3];
      4'd5: rs232_tx_r <= tx_data[4];
      4'd6: rs232_tx_r <= tx_data[5];
      4'd7: rs232_tx_r <= tx_data[6];
      4'd8: rs232_tx_r <= tx_data[7];
      4'd9: rs232_tx_r <= 1'b1;//æ•°æ®ç»“æŸä½?,1ä½?
      default: rs232_tx_r <= 1'b1;
    endcase
   end
   else if(num==4'd11)
    num<=4'd0;//å‘é?å®Œæˆ?,å¤ä½
  end
 end
 assign rs232_tx =rs232_tx_r;
endmodule