{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695336930695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695336930695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 18:55:30 2023 " "Processing started: Thu Sep 21 18:55:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695336930695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336930695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336930695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695336931024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695336931024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.bdf" "" { Schematic "C:/ECE473/lab3/statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336937460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336937460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336937460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336937460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "hexdecoder.v" "" { Text "C:/ECE473/lab3/hexdecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336937460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336937460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "statemachine " "Elaborating entity \"statemachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst8 " "Elaborating entity \"control\" for hierarchy \"control:inst8\"" {  } { { "statemachine.bdf" "inst8" { Schematic "C:/ECE473/lab3/statemachine.bdf" { { -48 232 368 64 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "current control.v(12) " "Verilog HDL warning at control.v(12): object current used but never assigned" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next control.v(12) " "Verilog HDL or VHDL warning at control.v(12): object \"next\" assigned a value but never read" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current control.v(26) " "Verilog HDL Always Construct warning at control.v(26): variable \"current\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset control.v(30) " "Verilog HDL Always Construct warning at control.v(30): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one control.v(32) " "Verilog HDL Always Construct warning at control.v(32): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(36) " "Verilog HDL assignment warning at control.v(36): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x0 control.v(38) " "Verilog HDL Always Construct warning at control.v(38): variable \"x0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(42) " "Verilog HDL assignment warning at control.v(42): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(48) " "Verilog HDL assignment warning at control.v(48): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset control.v(62) " "Verilog HDL Always Construct warning at control.v(62): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(63) " "Verilog HDL assignment warning at control.v(63): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(65) " "Verilog HDL assignment warning at control.v(65): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(76) " "Verilog HDL assignment warning at control.v(76): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(85) " "Verilog HDL assignment warning at control.v(85): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one control.v(92) " "Verilog HDL Always Construct warning at control.v(92): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(96) " "Verilog HDL assignment warning at control.v(96): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x0 control.v(98) " "Verilog HDL Always Construct warning at control.v(98): variable \"x0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(102) " "Verilog HDL assignment warning at control.v(102): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(108) " "Verilog HDL assignment warning at control.v(108): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(112) " "Verilog HDL assignment warning at control.v(112): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fs1 control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"fs1\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fs0 control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"fs0\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wen control.v(22) " "Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"wen\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 "|statemachine|control:inst8"}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "current_next control.v(123) " "Verilog HDL error at control.v(123): can't resolve reference to object \"current_next\"" {  } { { "control.v" "" { Text "C:/ECE473/lab3/control.v" 123 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control:inst8 " "Can't elaborate user hierarchy \"control:inst8\"" {  } { { "statemachine.bdf" "inst8" { Schematic "C:/ECE473/lab3/statemachine.bdf" { { -48 232 368 64 "inst8" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336937491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695336937538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 21 18:55:37 2023 " "Processing ended: Thu Sep 21 18:55:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695336937538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695336937538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695336937538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336937538 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336938116 ""}
