# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Mar 14 11:42:47 2011
# 
# Allegro PCB Router V16.0 made 2008/03/25 at 11:23:09
# Running on: newton1, OS Version: WindowsNT 5.1.2600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/Projet_S8/Typon/allegro\carte.dsn
# Batch File Name: pasde.do
# Did File Name: H:/Projet_S8/Typon/allegro/specctra.did
# Current time = Mon Mar 14 11:42:48 2011
# PCB H:/Projet_S8/Typon/allegro
# Master Unit set up as: MIL 10
# PCB Limits xlo=871.0000 ylo=2382.0000 xhi=7229.0000 yhi=9029.0000
# Total 17 Images Consolidated.
# Via VIA75_28 z=1, 2 xlo=-37.5000 ylo=-37.5000 xhi= 37.5000 yhi= 37.5000
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 27, Images Processed 37, Padstacks Processed 24
# Nets Processed 41, Net Terminals 102
# PCB Area=33408400.000  EIC=8  Area/EIC=4176050.000  SMDs=0
# Total Pin Count: 124
# Signal Connections Created 61
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 61
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 103900.0000 Horizontal 49287.5000 Vertical 54612.5000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 103900.0000 Horizontal 48500.0000 Vertical 55400.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File H:/Projet_S8/Typon/allegro\carte_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaab02528.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 1.000000 (direction x) (offset 0.000000)
grid wire 1.000000 (direction y) (offset 0.000000)
grid via 1.000000 (direction x) (offset 0.000000)
grid via 1.000000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Mar 14 11:42:55 2011
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 61
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 103900.0000 Horizontal 49287.5000 Vertical 54612.5000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 103900.0000 Horizontal 48500.0000 Vertical 55400.0000
# Start Route Pass 1 of 25
# Routing 61 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 28 (Cross: 28, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 61 Successes 58 Failures 3 Vias 9
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 73 wires.
# Total Conflicts: 30 (Cross: 22, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 62 Successes 62 Failures 0 Vias 15
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction -0.0714
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 81 wires.
# Total Conflicts: 20 (Cross: 19, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 68 Successes 68 Failures 0 Vias 15
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Conflict Reduction  0.3334
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 84 wires.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 68 Successes 68 Failures 0 Vias 13
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.7000
# End Pass 4 of 25
# 3 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 5 of 25
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 18
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# End Pass 5 of 25
# Cpu Time = 0:00:25  Elapsed Time = 0:00:25
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    28|     0|   3|    3|    9|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    22|     8|   0|    0|   15|    0|   0|  0|  0:00:02|  0:00:04|
# Route    |  3|    19|     1|   0|    0|   15|    0|   0| 33|  0:00:02|  0:00:06|
# Route    |  4|     6|     0|   0|    0|   13|    0|   0| 70|  0:00:02|  0:00:08|
# Route    |  5|     0|     0|   0|    0|   18|    0|   0|100|  0:00:03|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 3 Total Vias 18
# Percent Connected  100.00
# Manhattan Length 105411.0000 Horizontal 49978.4000 Vertical 55432.6000
# Routed Length 102868.5204 Horizontal 51325.0000 Vertical 60575.0000
# Ratio Actual / Manhattan   0.9759
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Command clean detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command clean will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Mar 14 11:43:24 2011
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 3 Total Vias 18
# Percent Connected  100.00
# Manhattan Length 105411.0000 Horizontal 49978.4000 Vertical 55432.6000
# Routed Length 102868.5204 Horizontal 51325.0000 Vertical 60575.0000
# Ratio Actual / Manhattan   0.9759
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 87 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 72 Successes 72 Failures 0 Vias 18
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 94 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 71 Successes 71 Failures 0 Vias 17
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 2 of 2
# Cpu Time = 0:00:11  Elapsed Time = 0:00:11
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    28|     0|   3|    3|    9|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    22|     8|   0|    0|   15|    0|   0|  0|  0:00:02|  0:00:04|
# Route    |  3|    19|     1|   0|    0|   15|    0|   0| 33|  0:00:02|  0:00:06|
# Route    |  4|     6|     0|   0|    0|   13|    0|   0| 70|  0:00:02|  0:00:08|
# Route    |  5|     0|     0|   0|    0|   18|    0|   0|100|  0:00:03|  0:00:11|
# Clean    |  6|     0|     0|   0|    0|   18|    0|   0|   |  0:00:02|  0:00:13|
# Clean    |  7|     0|     0|   0|    0|   17|    0|   0|   |  0:00:02|  0:00:15|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:15
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 2 Total Vias 17
# Percent Connected  100.00
# Manhattan Length 104280.0000 Horizontal 49380.0000 Vertical 54900.0000
# Routed Length 100549.7336 Horizontal 50418.0000 Vertical 58778.0000
# Ratio Actual / Manhattan   0.9642
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaac02528.tmp
# Routing Written to File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaac02528.tmp
# Loading Do File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaae02528.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net RD5 Selected.
# Net RE0 Selected.
# Net RA1 Selected.
# Net RB7 Selected.
# Net RB3 Selected.
# Net RA0 Selected.
# Net RE2 Selected.
# Net N11738 Selected.
# Net RE1 Selected.
# Net RD6 Selected.
# Net RD4 Selected.
# Net RESET Selected.
# Net RD3 Selected.
# Net RD2 Selected.
# Net RD7 Selected.
# Net RD0 Selected.
# Net RD1 Selected.
# Net N05170 Selected.
# Net RC2 Selected.
# Net N48908 Selected.
# Net RB6 Selected.
# Net RC1 Selected.
# Net VDD Selected.
# Net RC0 Selected.
# Net GND Selected.
# All Selected Wires Unprotected.
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All unprotected selected wires were deleted.
# Current time = Mon Mar 14 11:44:20 2011
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 41 Connections 61 Unroutes 61
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 103900.0000 Horizontal 49287.5000 Vertical 54612.5000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 103900.0000 Horizontal 48500.0000 Vertical 55400.0000
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All Components Unselected.
# All Nets Unselected.
# Current time = Mon Mar 14 11:44:24 2011
# Nets Processed 42, Net Terminals 124
# Signal Connections Created 61
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 42 Connections 61 Unroutes 61
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 103900.0000 Horizontal 49287.5000 Vertical 54612.5000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 103900.0000 Horizontal 48500.0000 Vertical 55400.0000
# Loading Do File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaaf02528.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 1.000000 (direction x) (offset 0.000000)
grid wire 1.000000 (direction y) (offset 0.000000)
grid via 1.000000 (direction x) (offset 0.000000)
grid via 1.000000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
unselect layer BOTTOM
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Mar 14 11:45:00 2011
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Off  Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 42 Connections 61 Unroutes 61
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 103900.0000 Horizontal 49287.5000 Vertical 54612.5000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 103900.0000 Horizontal 48500.0000 Vertical 55400.0000
# Start Route Pass 1 of 25
# Routing 61 wires.
# Total Conflicts: 38 (Cross: 37, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 25
# Attempts 61 Successes 36 Failures 25 Vias 0
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 65 wires.
# Total Conflicts: 51 (Cross: 50, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 64 Successes 42 Failures 22 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction -0.3421
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 69 wires.
# 3 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 47 (Cross: 44, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 68 Successes 45 Failures 23 Vias 0
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# Conflict Reduction  0.0784
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 68 wires.
# Total Conflicts: 40 (Cross: 38, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 66 Successes 44 Failures 22 Vias 0
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# Conflict Reduction  0.1490
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 69 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 33 (Cross: 32, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 66 Successes 43 Failures 23 Vias 0
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# Conflict Reduction  0.1750
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 58 wires.
# Total Conflicts: 29 (Cross: 29, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 56 Successes 34 Failures 22 Vias 0
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 52 wires.
stop
# Total Conflicts: 29 (Cross: 29, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 1 Successes 1 Failures 0 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 7 of 25
# Cpu Time = 0:00:35  Elapsed Time = 0:00:36
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Off  Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    28|     0|   3|    3|    9|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    22|     8|   0|    0|   15|    0|   0|  0|  0:00:02|  0:00:04|
# Route    |  3|    19|     1|   0|    0|   15|    0|   0| 33|  0:00:02|  0:00:06|
# Route    |  4|     6|     0|   0|    0|   13|    0|   0| 70|  0:00:02|  0:00:08|
# Route    |  5|     0|     0|   0|    0|   18|    0|   0|100|  0:00:03|  0:00:11|
# Clean    |  6|     0|     0|   0|    0|   18|    0|   0|   |  0:00:02|  0:00:13|
# Clean    |  7|     0|     0|   0|    0|   17|    0|   0|   |  0:00:02|  0:00:15|
# Delete   |  7|     0|     0|   0|   61|    0|    0|   0|   |  0:00:00|  0:00:15|
# Read Rte |  7|     0|     0|   0|   61|    0|    0|   0|   |  0:00:01|  0:00:16|
# Route    |  8|    37|     1|  25|   25|    0|    0|   0|  0|  0:00:03|  0:00:19|
# Route    |  9|    50|     1|  22|   22|    0|    0|   0|  0|  0:00:02|  0:00:21|
# Route    | 10|    44|     3|  23|   22|    0|    0|   0|  7|  0:00:03|  0:00:24|
# Route    | 11|    38|     2|  22|   22|    0|    0|   0| 14|  0:00:03|  0:00:27|
# Route    | 12|    32|     1|  23|   22|    0|    0|   0| 17|  0:00:03|  0:00:30|
# Route    | 13|    29|     0|  22|   22|    0|    0|   0| 12|  0:00:03|  0:00:33|
# Route    | 14|    29|     0|   0|   22|    0|    0|   0|  0|  0:00:02|  0:00:35|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:35
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 42 Connections 61 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 0 Total Vias 0
# Percent Connected   26.23
# Manhattan Length 103818.0000 Horizontal 49217.7000 Vertical 54600.3000
# Routed Length 60014.8355 Horizontal 31536.0000 Vertical 33294.0000
# Ratio Actual / Manhattan   0.5781
# Unconnected Length 47440.0000 Horizontal 19190.0000 Vertical 28250.0000
# Loading Do File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaag02528.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 1.000000 (direction x) (offset 0.000000)
grid wire 1.000000 (direction y) (offset 0.000000)
grid via 1.000000 (direction x) (offset 0.000000)
grid via 1.000000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via 100
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Mar 14 11:45:53 2011
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 42 Connections 61 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 0 Total Vias 0
# Percent Connected   26.23
# Manhattan Length 103818.0000 Horizontal 49217.7000 Vertical 54600.3000
# Routed Length 60014.8355 Horizontal 31536.0000 Vertical 33294.0000
# Ratio Actual / Manhattan   0.5781
# Unconnected Length 47440.0000 Horizontal 19190.0000 Vertical 28250.0000
# Start Route Pass 1 of 25
# Routing 68 wires.
# Total Conflicts: 52 (Cross: 44, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 67 Successes 67 Failures 0 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 72 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 40, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 68 Successes 68 Failures 0 Vias 0
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# Conflict Reduction  0.0192
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 73 wires.
# Total Conflicts: 35 (Cross: 30, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 70 Successes 70 Failures 0 Vias 1
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# Conflict Reduction  0.3137
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 75 wires.
# Total Conflicts: 22 (Cross: 20, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 72 Successes 71 Failures 1 Vias 1
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.3714
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 79 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 25 (Cross: 16, Clear: 9, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 72 Successes 71 Failures 1 Vias 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction -0.1363
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 29 wires.
# Total Conflicts: 14 (Cross: 13, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 29 Successes 29 Failures 0 Vias 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 23 wires.
# Total Conflicts: 18 (Cross: 14, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 16 Successes 16 Failures 0 Vias 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 21 wires.
# Total Conflicts: 7 (Cross: 5, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 7, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 10 Failures 1 Vias 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 21 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 8 (Cross: 6, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 20 Successes 19 Failures 1 Vias 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 17 wires.
# Total Conflicts: 8 (Cross: 7, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 16 Successes 16 Failures 0 Vias 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 23 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 21 Successes 21 Failures 0 Vias 3
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 9 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 3
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 6 wires.
# Total Conflicts: 4 (Cross: 3, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 5 Failures 1 Vias 3
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 3
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 8 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 3
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 4 wires.
# Total Conflicts: 4 (Cross: 3, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 3 Failures 1 Vias 3
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 6 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 3
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 4 wires.
# Total Conflicts: 5 (Cross: 4, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 3
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 9 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 3
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 3
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# End Pass 21 of 25
# Cpu Time = 0:01:43  Elapsed Time = 0:01:48
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    28|     0|   3|    3|    9|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    22|     8|   0|    0|   15|    0|   0|  0|  0:00:02|  0:00:04|
# Route    |  3|    19|     1|   0|    0|   15|    0|   0| 33|  0:00:02|  0:00:06|
# Route    |  4|     6|     0|   0|    0|   13|    0|   0| 70|  0:00:02|  0:00:08|
# Route    |  5|     0|     0|   0|    0|   18|    0|   0|100|  0:00:03|  0:00:11|
# Clean    |  6|     0|     0|   0|    0|   18|    0|   0|   |  0:00:02|  0:00:13|
# Clean    |  7|     0|     0|   0|    0|   17|    0|   0|   |  0:00:02|  0:00:15|
# Delete   |  7|     0|     0|   0|   61|    0|    0|   0|   |  0:00:00|  0:00:15|
# Read Rte |  7|     0|     0|   0|   61|    0|    0|   0|   |  0:00:01|  0:00:16|
# Route    |  8|    37|     1|  25|   25|    0|    0|   0|  0|  0:00:03|  0:00:19|
# Route    |  9|    50|     1|  22|   22|    0|    0|   0|  0|  0:00:02|  0:00:21|
# Route    | 10|    44|     3|  23|   22|    0|    0|   0|  7|  0:00:03|  0:00:24|
# Route    | 11|    38|     2|  22|   22|    0|    0|   0| 14|  0:00:03|  0:00:27|
# Route    | 12|    32|     1|  23|   22|    0|    0|   0| 17|  0:00:03|  0:00:30|
# Route    | 13|    29|     0|  22|   22|    0|    0|   0| 12|  0:00:03|  0:00:33|
# Route    | 14|    29|     0|   0|   22|    0|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 15|    44|     8|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:37|
# Route    | 16|    40|    11|   0|    0|    0|    0|   0|  1|  0:00:03|  0:00:40|
# Route    | 17|    30|     5|   0|    0|    1|    0|   0| 31|  0:00:03|  0:00:43|
# Route    | 18|    20|     2|   1|    0|    1|    0|   0| 37|  0:00:02|  0:00:45|
# Route    | 19|    16|     9|   1|    0|    2|    0|   0|  0|  0:00:02|  0:00:47|
# Route    | 20|    13|     1|   0|    0|    2|    0|   0| 44|  0:00:02|  0:00:49|
# Route    | 21|    14|     4|   0|    0|    2|    0|   0|  0|  0:00:03|  0:00:52|
# Route    | 22|     5|     2|   0|    0|    2|    0|   0| 61|  0:00:03|  0:00:55|
# Route    | 23|     7|     5|   1|    0|    2|    0|   0|  0|  0:00:03|  0:00:58|
# Route    | 24|     6|     2|   1|    0|    2|    0|   0| 33|  0:00:02|  0:01:00|
# Route    | 25|     7|     1|   0|    0|    2|    0|   0|  0|  0:00:03|  0:01:03|
# Route    | 26|     3|     0|   0|    0|    3|    0|   0| 62|  0:00:02|  0:01:05|
# Route    | 27|     2|     1|   0|    0|    3|    0|   0|  0|  0:00:02|  0:01:07|
# Route    | 28|     3|     1|   1|    0|    3|    0|   0|  0|  0:00:02|  0:01:09|
# Route    | 29|     3|     0|   0|    0|    3|    0|   0| 25|  0:00:02|  0:01:11|
# Route    | 30|     2|     1|   0|    0|    3|    0|   0|  0|  0:00:02|  0:01:13|
# Route    | 31|     3|     1|   1|    0|    3|    0|   0|  0|  0:00:03|  0:01:16|
# Route    | 32|     2|     0|   0|    0|    3|    0|   0| 50|  0:00:02|  0:01:18|
# Route    | 33|     4|     1|   0|    0|    3|    0|   0|  0|  0:00:02|  0:01:20|
# Route    | 34|     2|     0|   0|    0|    3|    0|   0| 60|  0:00:03|  0:01:23|
# Route    | 35|     0|     0|   0|    0|    3|    0|   0|100|  0:00:03|  0:01:26|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:01:26
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 42 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 12, at vias 3 Total Vias 3
# Percent Connected  100.00
# Manhattan Length 106740.0000 Horizontal 50708.0000 Vertical 56032.0000
# Routed Length 116238.3976 Horizontal 57024.0000 Vertical 71087.0000
# Ratio Actual / Manhattan   1.0890
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Command clean detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command clean will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Mon Mar 14 11:47:52 2011
# 
#    VIA      TOP    BOTTOM 
# 
#    TOP  --------  VIA75_28
# BOTTOM  VIA75_28  --------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 42 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 12, at vias 3 Total Vias 3
# Percent Connected  100.00
# Manhattan Length 106740.0000 Horizontal 50708.0000 Vertical 56032.0000
# Routed Length 116238.3976 Horizontal 57024.0000 Vertical 71087.0000
# Ratio Actual / Manhattan   1.0890
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 73 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 72 Successes 72 Failures 0 Vias 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 78 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 70 Failures 3 Vias 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:03
# End Pass 2 of 2
# Cpu Time = 0:00:12  Elapsed Time = 0:00:12
# 
# Design Rules --------------------------------------------
# Via Grid 1.0000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 1.0000 with offset 0.0000, Width=30.0000, Clearance=20.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    28|     0|   3|    3|    9|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    22|     8|   0|    0|   15|    0|   0|  0|  0:00:02|  0:00:04|
# Route    |  3|    19|     1|   0|    0|   15|    0|   0| 33|  0:00:02|  0:00:06|
# Route    |  4|     6|     0|   0|    0|   13|    0|   0| 70|  0:00:02|  0:00:08|
# Route    |  5|     0|     0|   0|    0|   18|    0|   0|100|  0:00:03|  0:00:11|
# Clean    |  6|     0|     0|   0|    0|   18|    0|   0|   |  0:00:02|  0:00:13|
# Clean    |  7|     0|     0|   0|    0|   17|    0|   0|   |  0:00:02|  0:00:15|
# Delete   |  7|     0|     0|   0|   61|    0|    0|   0|   |  0:00:00|  0:00:15|
# Read Rte |  7|     0|     0|   0|   61|    0|    0|   0|   |  0:00:01|  0:00:16|
# Route    |  8|    37|     1|  25|   25|    0|    0|   0|  0|  0:00:03|  0:00:19|
# Route    |  9|    50|     1|  22|   22|    0|    0|   0|  0|  0:00:02|  0:00:21|
# Route    | 10|    44|     3|  23|   22|    0|    0|   0|  7|  0:00:03|  0:00:24|
# Route    | 11|    38|     2|  22|   22|    0|    0|   0| 14|  0:00:03|  0:00:27|
# Route    | 12|    32|     1|  23|   22|    0|    0|   0| 17|  0:00:03|  0:00:30|
# Route    | 13|    29|     0|  22|   22|    0|    0|   0| 12|  0:00:03|  0:00:33|
# Route    | 14|    29|     0|   0|   22|    0|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 15|    44|     8|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:37|
# Route    | 16|    40|    11|   0|    0|    0|    0|   0|  1|  0:00:03|  0:00:40|
# Route    | 17|    30|     5|   0|    0|    1|    0|   0| 31|  0:00:03|  0:00:43|
# Route    | 18|    20|     2|   1|    0|    1|    0|   0| 37|  0:00:02|  0:00:45|
# Route    | 19|    16|     9|   1|    0|    2|    0|   0|  0|  0:00:02|  0:00:47|
# Route    | 20|    13|     1|   0|    0|    2|    0|   0| 44|  0:00:02|  0:00:49|
# Route    | 21|    14|     4|   0|    0|    2|    0|   0|  0|  0:00:03|  0:00:52|
# Route    | 22|     5|     2|   0|    0|    2|    0|   0| 61|  0:00:03|  0:00:55|
# Route    | 23|     7|     5|   1|    0|    2|    0|   0|  0|  0:00:03|  0:00:58|
# Route    | 24|     6|     2|   1|    0|    2|    0|   0| 33|  0:00:02|  0:01:00|
# Route    | 25|     7|     1|   0|    0|    2|    0|   0|  0|  0:00:03|  0:01:03|
# Route    | 26|     3|     0|   0|    0|    3|    0|   0| 62|  0:00:02|  0:01:05|
# Route    | 27|     2|     1|   0|    0|    3|    0|   0|  0|  0:00:02|  0:01:07|
# Route    | 28|     3|     1|   1|    0|    3|    0|   0|  0|  0:00:02|  0:01:09|
# Route    | 29|     3|     0|   0|    0|    3|    0|   0| 25|  0:00:02|  0:01:11|
# Route    | 30|     2|     1|   0|    0|    3|    0|   0|  0|  0:00:02|  0:01:13|
# Route    | 31|     3|     1|   1|    0|    3|    0|   0|  0|  0:00:03|  0:01:16|
# Route    | 32|     2|     0|   0|    0|    3|    0|   0| 50|  0:00:02|  0:01:18|
# Route    | 33|     4|     1|   0|    0|    3|    0|   0|  0|  0:00:02|  0:01:20|
# Route    | 34|     2|     0|   0|    0|    3|    0|   0| 60|  0:00:03|  0:01:23|
# Route    | 35|     0|     0|   0|    0|    3|    0|   0|100|  0:00:03|  0:01:26|
# Clean    | 36|     0|     0|   0|    0|    2|    0|   0|   |  0:00:03|  0:01:29|
# Clean    | 37|     0|     0|   3|    0|    2|    0|   0|   |  0:00:03|  0:01:32|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:01:32
# 
# Wiring Statistics ----------------- H:/Projet_S8/Typon/allegro\carte.dsn
# Nets 42 Connections 61 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 2 Total Vias 2
# Percent Connected  100.00
# Manhattan Length 106394.0000 Horizontal 50536.4000 Vertical 55857.6000
# Routed Length 115376.0292 Horizontal 56262.0000 Vertical 70603.0000
# Ratio Actual / Manhattan   1.0844
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaah02528.tmp
# Routing Written to File C:/DOCUME~1/fforest/LOCALS~1/Temp/#Taaaaah02528.tmp
 failed to write unexport message