
Project2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800100  00000cd4  00000d68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cd4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000aa  00800144  00800144  00000dac  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000dac  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000ddc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  00000e1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000169e  00000000  00000000  00000efc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a0f  00000000  00000000  0000259a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000092c  00000000  00000000  00002fa9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000364  00000000  00000000  000038d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000655  00000000  00000000  00003c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000edc  00000000  00000000  00004291  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c8  00000000  00000000  0000516d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 b2 01 	jmp	0x364	; 0x364 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 3d 04 	jmp	0x87a	; 0x87a <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 19 05 	jmp	0xa32	; 0xa32 <__vector_18>
  4c:	0c 94 47 05 	jmp	0xa8e	; 0xa8e <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 ed       	ldi	r30, 0xD4	; 212
  7c:	fc e0       	ldi	r31, 0x0C	; 12
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 34       	cpi	r26, 0x44	; 68
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e4       	ldi	r26, 0x44	; 68
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ae 3e       	cpi	r26, 0xEE	; 238
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 68 06 	jmp	0xcd0	; 0xcd0 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
    p = (((p<<31)-var2)*3125)/var1;
    var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
    var2 = (((int64_t)dig_P8) * p) >> 19;
    p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
    return (uint32_t)p;
}
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	cd b7       	in	r28, 0x3d	; 61
  ac:	de b7       	in	r29, 0x3e	; 62
  ae:	68 97       	sbiw	r28, 0x18	; 24
  b0:	0f b6       	in	r0, 0x3f	; 63
  b2:	f8 94       	cli
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	0f be       	out	0x3f, r0	; 63
  b8:	cd bf       	out	0x3d, r28	; 61
  ba:	0e 94 c7 04 	call	0x98e	; 0x98e <twi_init>
  be:	87 e6       	ldi	r24, 0x67	; 103
  c0:	90 e0       	ldi	r25, 0x00	; 0
  c2:	0e 94 71 05 	call	0xae2	; 0xae2 <uart_init>
  c6:	e1 e8       	ldi	r30, 0x81	; 129
  c8:	f0 e0       	ldi	r31, 0x00	; 0
  ca:	80 81       	ld	r24, Z
  cc:	8a 7f       	andi	r24, 0xFA	; 250
  ce:	80 83       	st	Z, r24
  d0:	80 81       	ld	r24, Z
  d2:	82 60       	ori	r24, 0x02	; 2
  d4:	80 83       	st	Z, r24
  d6:	ef e6       	ldi	r30, 0x6F	; 111
  d8:	f0 e0       	ldi	r31, 0x00	; 0
  da:	80 81       	ld	r24, Z
  dc:	81 60       	ori	r24, 0x01	; 1
  de:	80 83       	st	Z, r24
  e0:	85 b5       	in	r24, 0x25	; 37
  e2:	8c 7f       	andi	r24, 0xFC	; 252
  e4:	85 bd       	out	0x25, r24	; 37
  e6:	85 b5       	in	r24, 0x25	; 37
  e8:	84 60       	ori	r24, 0x04	; 4
  ea:	85 bd       	out	0x25, r24	; 37
  ec:	ee e6       	ldi	r30, 0x6E	; 110
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	81 60       	ori	r24, 0x01	; 1
  f4:	80 83       	st	Z, r24
  f6:	78 94       	sei
  f8:	8c ee       	ldi	r24, 0xEC	; 236
  fa:	0e 94 d6 04 	call	0x9ac	; 0x9ac <twi_start>
  fe:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <result>
 102:	4a e0       	ldi	r20, 0x0A	; 10
 104:	61 e9       	ldi	r22, 0x91	; 145
 106:	71 e0       	ldi	r23, 0x01	; 1
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	0e 94 02 06 	call	0xc04	; 0xc04 <__itoa_ncheck>
 10e:	86 e0       	ldi	r24, 0x06	; 6
 110:	91 e0       	ldi	r25, 0x01	; 1
 112:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 116:	81 e9       	ldi	r24, 0x91	; 145
 118:	91 e0       	ldi	r25, 0x01	; 1
 11a:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 11e:	8f e0       	ldi	r24, 0x0F	; 15
 120:	91 e0       	ldi	r25, 0x01	; 1
 122:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 126:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <result>
 12a:	81 11       	cpse	r24, r1
 12c:	91 c0       	rjmp	.+290    	; 0x250 <main+0x1aa>
 12e:	88 e8       	ldi	r24, 0x88	; 136
 130:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 134:	8d ee       	ldi	r24, 0xED	; 237
 136:	0e 94 d6 04 	call	0x9ac	; 0x9ac <twi_start>
 13a:	8e 01       	movw	r16, r28
 13c:	0f 5f       	subi	r16, 0xFF	; 255
 13e:	1f 4f       	sbci	r17, 0xFF	; 255
 140:	7e 01       	movw	r14, r28
 142:	3a e1       	ldi	r19, 0x1A	; 26
 144:	e3 0e       	add	r14, r19
 146:	f1 1c       	adc	r15, r1
 148:	0e 94 ff 04 	call	0x9fe	; 0x9fe <twi_read_ack>
 14c:	f8 01       	movw	r30, r16
 14e:	81 93       	st	Z+, r24
 150:	8f 01       	movw	r16, r30
 152:	ee 16       	cp	r14, r30
 154:	ff 06       	cpc	r15, r31
 156:	c1 f7       	brne	.-16     	; 0x148 <main+0xa2>
 158:	0e 94 0a 05 	call	0xa14	; 0xa14 <twi_read_nack>
 15c:	0e 94 15 05 	call	0xa2a	; 0xa2a <twi_stop>
 160:	8a 81       	ldd	r24, Y+2	; 0x02
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	98 2f       	mov	r25, r24
 166:	88 27       	eor	r24, r24
 168:	29 81       	ldd	r18, Y+1	; 0x01
 16a:	82 2b       	or	r24, r18
 16c:	90 93 b5 01 	sts	0x01B5, r25	; 0x8001b5 <dig_T1+0x1>
 170:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <dig_T1>
 174:	8c 81       	ldd	r24, Y+4	; 0x04
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	98 2f       	mov	r25, r24
 17a:	88 27       	eor	r24, r24
 17c:	2b 81       	ldd	r18, Y+3	; 0x03
 17e:	82 2b       	or	r24, r18
 180:	90 93 b9 01 	sts	0x01B9, r25	; 0x8001b9 <dig_T2+0x1>
 184:	80 93 b8 01 	sts	0x01B8, r24	; 0x8001b8 <dig_T2>
 188:	8e 81       	ldd	r24, Y+6	; 0x06
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	98 2f       	mov	r25, r24
 18e:	88 27       	eor	r24, r24
 190:	2d 81       	ldd	r18, Y+5	; 0x05
 192:	82 2b       	or	r24, r18
 194:	90 93 e1 01 	sts	0x01E1, r25	; 0x8001e1 <dig_T3+0x1>
 198:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <dig_T3>
 19c:	88 85       	ldd	r24, Y+8	; 0x08
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	98 2f       	mov	r25, r24
 1a2:	88 27       	eor	r24, r24
 1a4:	2f 81       	ldd	r18, Y+7	; 0x07
 1a6:	82 2b       	or	r24, r18
 1a8:	90 93 ce 01 	sts	0x01CE, r25	; 0x8001ce <dig_P1+0x1>
 1ac:	80 93 cd 01 	sts	0x01CD, r24	; 0x8001cd <dig_P1>
 1b0:	8a 85       	ldd	r24, Y+10	; 0x0a
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	98 2f       	mov	r25, r24
 1b6:	88 27       	eor	r24, r24
 1b8:	29 85       	ldd	r18, Y+9	; 0x09
 1ba:	82 2b       	or	r24, r18
 1bc:	90 93 bf 01 	sts	0x01BF, r25	; 0x8001bf <dig_P2+0x1>
 1c0:	80 93 be 01 	sts	0x01BE, r24	; 0x8001be <dig_P2>
 1c4:	8c 85       	ldd	r24, Y+12	; 0x0c
 1c6:	90 e0       	ldi	r25, 0x00	; 0
 1c8:	98 2f       	mov	r25, r24
 1ca:	88 27       	eor	r24, r24
 1cc:	2b 85       	ldd	r18, Y+11	; 0x0b
 1ce:	82 2b       	or	r24, r18
 1d0:	90 93 d0 01 	sts	0x01D0, r25	; 0x8001d0 <dig_P3+0x1>
 1d4:	80 93 cf 01 	sts	0x01CF, r24	; 0x8001cf <dig_P3>
 1d8:	8e 85       	ldd	r24, Y+14	; 0x0e
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	98 2f       	mov	r25, r24
 1de:	88 27       	eor	r24, r24
 1e0:	2d 85       	ldd	r18, Y+13	; 0x0d
 1e2:	82 2b       	or	r24, r18
 1e4:	90 93 c1 01 	sts	0x01C1, r25	; 0x8001c1 <dig_P4+0x1>
 1e8:	80 93 c0 01 	sts	0x01C0, r24	; 0x8001c0 <dig_P4>
 1ec:	88 89       	ldd	r24, Y+16	; 0x10
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	98 2f       	mov	r25, r24
 1f2:	88 27       	eor	r24, r24
 1f4:	2f 85       	ldd	r18, Y+15	; 0x0f
 1f6:	82 2b       	or	r24, r18
 1f8:	90 93 c4 01 	sts	0x01C4, r25	; 0x8001c4 <dig_P5+0x1>
 1fc:	80 93 c3 01 	sts	0x01C3, r24	; 0x8001c3 <dig_P5>
 200:	8a 89       	ldd	r24, Y+18	; 0x12
 202:	90 e0       	ldi	r25, 0x00	; 0
 204:	98 2f       	mov	r25, r24
 206:	88 27       	eor	r24, r24
 208:	29 89       	ldd	r18, Y+17	; 0x11
 20a:	82 2b       	or	r24, r18
 20c:	90 93 e3 01 	sts	0x01E3, r25	; 0x8001e3 <dig_P6+0x1>
 210:	80 93 e2 01 	sts	0x01E2, r24	; 0x8001e2 <dig_P6>
 214:	8c 89       	ldd	r24, Y+20	; 0x14
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	98 2f       	mov	r25, r24
 21a:	88 27       	eor	r24, r24
 21c:	2b 89       	ldd	r18, Y+19	; 0x13
 21e:	82 2b       	or	r24, r18
 220:	90 93 b3 01 	sts	0x01B3, r25	; 0x8001b3 <dig_P7+0x1>
 224:	80 93 b2 01 	sts	0x01B2, r24	; 0x8001b2 <dig_P7>
 228:	8e 89       	ldd	r24, Y+22	; 0x16
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	98 2f       	mov	r25, r24
 22e:	88 27       	eor	r24, r24
 230:	2d 89       	ldd	r18, Y+21	; 0x15
 232:	82 2b       	or	r24, r18
 234:	90 93 d2 01 	sts	0x01D2, r25	; 0x8001d2 <dig_P8+0x1>
 238:	80 93 d1 01 	sts	0x01D1, r24	; 0x8001d1 <dig_P8>
 23c:	88 8d       	ldd	r24, Y+24	; 0x18
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	98 2f       	mov	r25, r24
 242:	88 27       	eor	r24, r24
 244:	2f 89       	ldd	r18, Y+23	; 0x17
 246:	82 2b       	or	r24, r18
 248:	90 93 df 01 	sts	0x01DF, r25	; 0x8001df <dig_P9+0x1>
 24c:	80 93 de 01 	sts	0x01DE, r24	; 0x8001de <dig_P9>
 250:	8c ee       	ldi	r24, 0xEC	; 236
 252:	0e 94 d6 04 	call	0x9ac	; 0x9ac <twi_start>
 256:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <result>
 25a:	4a e0       	ldi	r20, 0x0A	; 10
 25c:	61 e9       	ldi	r22, 0x91	; 145
 25e:	71 e0       	ldi	r23, 0x01	; 1
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	0e 94 02 06 	call	0xc04	; 0xc04 <__itoa_ncheck>
 266:	82 e1       	ldi	r24, 0x12	; 18
 268:	91 e0       	ldi	r25, 0x01	; 1
 26a:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 26e:	81 e9       	ldi	r24, 0x91	; 145
 270:	91 e0       	ldi	r25, 0x01	; 1
 272:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 276:	8f e0       	ldi	r24, 0x0F	; 15
 278:	91 e0       	ldi	r25, 0x01	; 1
 27a:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 27e:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <result>
 282:	81 11       	cpse	r24, r1
 284:	3f c0       	rjmp	.+126    	; 0x304 <main+0x25e>
 286:	81 ee       	ldi	r24, 0xE1	; 225
 288:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 28c:	8d ee       	ldi	r24, 0xED	; 237
 28e:	0e 94 d6 04 	call	0x9ac	; 0x9ac <twi_start>
 292:	8e 01       	movw	r16, r28
 294:	0f 5f       	subi	r16, 0xFF	; 255
 296:	1f 4f       	sbci	r17, 0xFF	; 255
 298:	7e 01       	movw	r14, r28
 29a:	f7 e0       	ldi	r31, 0x07	; 7
 29c:	ef 0e       	add	r14, r31
 29e:	f1 1c       	adc	r15, r1
 2a0:	0e 94 ff 04 	call	0x9fe	; 0x9fe <twi_read_ack>
 2a4:	f8 01       	movw	r30, r16
 2a6:	81 93       	st	Z+, r24
 2a8:	8f 01       	movw	r16, r30
 2aa:	ee 16       	cp	r14, r30
 2ac:	ff 06       	cpc	r15, r31
 2ae:	c1 f7       	brne	.-16     	; 0x2a0 <main+0x1fa>
 2b0:	0e 94 0a 05 	call	0xa14	; 0xa14 <twi_read_nack>
 2b4:	18 2f       	mov	r17, r24
 2b6:	0e 94 15 05 	call	0xa2a	; 0xa2a <twi_stop>
 2ba:	8a 81       	ldd	r24, Y+2	; 0x02
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	98 2f       	mov	r25, r24
 2c0:	88 27       	eor	r24, r24
 2c2:	29 81       	ldd	r18, Y+1	; 0x01
 2c4:	82 2b       	or	r24, r18
 2c6:	90 93 e5 01 	sts	0x01E5, r25	; 0x8001e5 <dig_H2+0x1>
 2ca:	80 93 e4 01 	sts	0x01E4, r24	; 0x8001e4 <dig_H2>
 2ce:	8b 81       	ldd	r24, Y+3	; 0x03
 2d0:	80 93 dd 01 	sts	0x01DD, r24	; 0x8001dd <dig_H3>
 2d4:	2d 81       	ldd	r18, Y+5	; 0x05
 2d6:	8c 81       	ldd	r24, Y+4	; 0x04
 2d8:	f0 e1       	ldi	r31, 0x10	; 16
 2da:	8f 9f       	mul	r24, r31
 2dc:	c0 01       	movw	r24, r0
 2de:	11 24       	eor	r1, r1
 2e0:	90 93 b7 01 	sts	0x01B7, r25	; 0x8001b7 <dig_H4+0x1>
 2e4:	80 93 b6 01 	sts	0x01B6, r24	; 0x8001b6 <dig_H4>
 2e8:	8e 81       	ldd	r24, Y+6	; 0x06
 2ea:	30 e1       	ldi	r19, 0x10	; 16
 2ec:	83 9f       	mul	r24, r19
 2ee:	c0 01       	movw	r24, r0
 2f0:	11 24       	eor	r1, r1
 2f2:	22 95       	swap	r18
 2f4:	2f 70       	andi	r18, 0x0F	; 15
 2f6:	82 2b       	or	r24, r18
 2f8:	90 93 d8 01 	sts	0x01D8, r25	; 0x8001d8 <dig_H5+0x1>
 2fc:	80 93 d7 01 	sts	0x01D7, r24	; 0x8001d7 <dig_H5>
 300:	10 93 c2 01 	sts	0x01C2, r17	; 0x8001c2 <dig_H6>
 304:	8c ee       	ldi	r24, 0xEC	; 236
 306:	0e 94 d6 04 	call	0x9ac	; 0x9ac <twi_start>
 30a:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <result>
 30e:	4a e0       	ldi	r20, 0x0A	; 10
 310:	61 e9       	ldi	r22, 0x91	; 145
 312:	71 e0       	ldi	r23, 0x01	; 1
 314:	90 e0       	ldi	r25, 0x00	; 0
 316:	0e 94 02 06 	call	0xc04	; 0xc04 <__itoa_ncheck>
 31a:	8c e1       	ldi	r24, 0x1C	; 28
 31c:	91 e0       	ldi	r25, 0x01	; 1
 31e:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 322:	81 e9       	ldi	r24, 0x91	; 145
 324:	91 e0       	ldi	r25, 0x01	; 1
 326:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 32a:	8f e0       	ldi	r24, 0x0F	; 15
 32c:	91 e0       	ldi	r25, 0x01	; 1
 32e:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 332:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <result>
 336:	81 11       	cpse	r24, r1
 338:	14 c0       	rjmp	.+40     	; 0x362 <main+0x2bc>
 33a:	85 ef       	ldi	r24, 0xF5	; 245
 33c:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 340:	80 eb       	ldi	r24, 0xB0	; 176
 342:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 346:	82 ef       	ldi	r24, 0xF2	; 242
 348:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 34c:	85 e0       	ldi	r24, 0x05	; 5
 34e:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 352:	84 ef       	ldi	r24, 0xF4	; 244
 354:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 358:	87 eb       	ldi	r24, 0xB7	; 183
 35a:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 35e:	0e 94 15 05 	call	0xa2a	; 0xa2a <twi_stop>
 362:	ff cf       	rjmp	.-2      	; 0x362 <main+0x2bc>

00000364 <__vector_13>:
 364:	1f 92       	push	r1
 366:	0f 92       	push	r0
 368:	0f b6       	in	r0, 0x3f	; 63
 36a:	0f 92       	push	r0
 36c:	11 24       	eor	r1, r1
 36e:	cf 92       	push	r12
 370:	df 92       	push	r13
 372:	ef 92       	push	r14
 374:	ff 92       	push	r15
 376:	0f 93       	push	r16
 378:	1f 93       	push	r17
 37a:	2f 93       	push	r18
 37c:	3f 93       	push	r19
 37e:	4f 93       	push	r20
 380:	5f 93       	push	r21
 382:	6f 93       	push	r22
 384:	7f 93       	push	r23
 386:	8f 93       	push	r24
 388:	9f 93       	push	r25
 38a:	af 93       	push	r26
 38c:	bf 93       	push	r27
 38e:	ef 93       	push	r30
 390:	ff 93       	push	r31
 392:	cf 93       	push	r28
 394:	df 93       	push	r29
 396:	cd b7       	in	r28, 0x3d	; 61
 398:	de b7       	in	r29, 0x3e	; 62
 39a:	28 97       	sbiw	r28, 0x08	; 8
 39c:	de bf       	out	0x3e, r29	; 62
 39e:	cd bf       	out	0x3d, r28	; 61
 3a0:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <i.2132>
 3a4:	90 91 47 01 	lds	r25, 0x0147	; 0x800147 <i.2132+0x1>
 3a8:	87 39       	cpi	r24, 0x97	; 151
 3aa:	91 05       	cpc	r25, r1
 3ac:	34 f4       	brge	.+12     	; 0x3ba <__vector_13+0x56>
 3ae:	01 96       	adiw	r24, 0x01	; 1
 3b0:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <i.2132+0x1>
 3b4:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <i.2132>
 3b8:	b0 c0       	rjmp	.+352    	; 0x51a <__LOCK_REGION_LENGTH__+0x11a>
 3ba:	10 92 47 01 	sts	0x0147, r1	; 0x800147 <i.2132+0x1>
 3be:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <i.2132>
 3c2:	8c ee       	ldi	r24, 0xEC	; 236
 3c4:	0e 94 d6 04 	call	0x9ac	; 0x9ac <twi_start>
 3c8:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <result>
 3cc:	4a e0       	ldi	r20, 0x0A	; 10
 3ce:	61 e9       	ldi	r22, 0x91	; 145
 3d0:	71 e0       	ldi	r23, 0x01	; 1
 3d2:	90 e0       	ldi	r25, 0x00	; 0
 3d4:	0e 94 02 06 	call	0xc04	; 0xc04 <__itoa_ncheck>
 3d8:	89 e2       	ldi	r24, 0x29	; 41
 3da:	91 e0       	ldi	r25, 0x01	; 1
 3dc:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 3e0:	81 e9       	ldi	r24, 0x91	; 145
 3e2:	91 e0       	ldi	r25, 0x01	; 1
 3e4:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 3e8:	8f e0       	ldi	r24, 0x0F	; 15
 3ea:	91 e0       	ldi	r25, 0x01	; 1
 3ec:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
 3f0:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <result>
 3f4:	81 11       	cpse	r24, r1
 3f6:	91 c0       	rjmp	.+290    	; 0x51a <__LOCK_REGION_LENGTH__+0x11a>
 3f8:	87 ef       	ldi	r24, 0xF7	; 247
 3fa:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <twi_write>
 3fe:	8d ee       	ldi	r24, 0xED	; 237
 400:	0e 94 d6 04 	call	0x9ac	; 0x9ac <twi_start>
 404:	8e 01       	movw	r16, r28
 406:	0f 5f       	subi	r16, 0xFF	; 255
 408:	1f 4f       	sbci	r17, 0xFF	; 255
 40a:	7e 01       	movw	r14, r28
 40c:	89 e0       	ldi	r24, 0x09	; 9
 40e:	e8 0e       	add	r14, r24
 410:	f1 1c       	adc	r15, r1
 412:	0e 94 ff 04 	call	0x9fe	; 0x9fe <twi_read_ack>
 416:	f8 01       	movw	r30, r16
 418:	81 93       	st	Z+, r24
 41a:	8f 01       	movw	r16, r30
 41c:	ee 15       	cp	r30, r14
 41e:	ff 05       	cpc	r31, r15
 420:	c1 f7       	brne	.-16     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
 422:	0e 94 15 05 	call	0xa2a	; 0xa2a <twi_stop>
 426:	8c 81       	ldd	r24, Y+4	; 0x04
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	a0 e0       	ldi	r26, 0x00	; 0
 42c:	b0 e0       	ldi	r27, 0x00	; 0
 42e:	ac 01       	movw	r20, r24
 430:	bd 01       	movw	r22, r26
 432:	03 2e       	mov	r0, r19
 434:	3c e0       	ldi	r19, 0x0C	; 12
 436:	44 0f       	add	r20, r20
 438:	55 1f       	adc	r21, r21
 43a:	66 1f       	adc	r22, r22
 43c:	77 1f       	adc	r23, r23
 43e:	3a 95       	dec	r19
 440:	d1 f7       	brne	.-12     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 442:	30 2d       	mov	r19, r0
 444:	9d 81       	ldd	r25, Y+5	; 0x05
 446:	89 2f       	mov	r24, r25
 448:	90 e0       	ldi	r25, 0x00	; 0
 44a:	a0 e0       	ldi	r26, 0x00	; 0
 44c:	b0 e0       	ldi	r27, 0x00	; 0
 44e:	88 0f       	add	r24, r24
 450:	99 1f       	adc	r25, r25
 452:	aa 1f       	adc	r26, r26
 454:	bb 1f       	adc	r27, r27
 456:	88 0f       	add	r24, r24
 458:	99 1f       	adc	r25, r25
 45a:	aa 1f       	adc	r26, r26
 45c:	bb 1f       	adc	r27, r27
 45e:	88 0f       	add	r24, r24
 460:	99 1f       	adc	r25, r25
 462:	aa 1f       	adc	r26, r26
 464:	bb 1f       	adc	r27, r27
 466:	88 0f       	add	r24, r24
 468:	99 1f       	adc	r25, r25
 46a:	aa 1f       	adc	r26, r26
 46c:	bb 1f       	adc	r27, r27
 46e:	84 2b       	or	r24, r20
 470:	95 2b       	or	r25, r21
 472:	a6 2b       	or	r26, r22
 474:	b7 2b       	or	r27, r23
 476:	2e 81       	ldd	r18, Y+6	; 0x06
 478:	22 95       	swap	r18
 47a:	2f 70       	andi	r18, 0x0F	; 15
 47c:	82 2b       	or	r24, r18
 47e:	0f 81       	ldd	r16, Y+7	; 0x07
 480:	10 e0       	ldi	r17, 0x00	; 0
 482:	20 e0       	ldi	r18, 0x00	; 0
 484:	30 e0       	ldi	r19, 0x00	; 0
 486:	32 2f       	mov	r19, r18
 488:	21 2f       	mov	r18, r17
 48a:	10 2f       	mov	r17, r16
 48c:	00 27       	eor	r16, r16
 48e:	48 85       	ldd	r20, Y+8	; 0x08
 490:	04 2b       	or	r16, r20
 492:	49 81       	ldd	r20, Y+1	; 0x01
 494:	50 e0       	ldi	r21, 0x00	; 0
 496:	60 e0       	ldi	r22, 0x00	; 0
 498:	70 e0       	ldi	r23, 0x00	; 0
 49a:	6a 01       	movw	r12, r20
 49c:	7b 01       	movw	r14, r22
 49e:	0b 2e       	mov	r0, r27
 4a0:	bc e0       	ldi	r27, 0x0C	; 12
 4a2:	cc 0c       	add	r12, r12
 4a4:	dd 1c       	adc	r13, r13
 4a6:	ee 1c       	adc	r14, r14
 4a8:	ff 1c       	adc	r15, r15
 4aa:	ba 95       	dec	r27
 4ac:	d1 f7       	brne	.-12     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
 4ae:	b0 2d       	mov	r27, r0
 4b0:	5a 81       	ldd	r21, Y+2	; 0x02
 4b2:	45 2f       	mov	r20, r21
 4b4:	50 e0       	ldi	r21, 0x00	; 0
 4b6:	60 e0       	ldi	r22, 0x00	; 0
 4b8:	70 e0       	ldi	r23, 0x00	; 0
 4ba:	44 0f       	add	r20, r20
 4bc:	55 1f       	adc	r21, r21
 4be:	66 1f       	adc	r22, r22
 4c0:	77 1f       	adc	r23, r23
 4c2:	44 0f       	add	r20, r20
 4c4:	55 1f       	adc	r21, r21
 4c6:	66 1f       	adc	r22, r22
 4c8:	77 1f       	adc	r23, r23
 4ca:	44 0f       	add	r20, r20
 4cc:	55 1f       	adc	r21, r21
 4ce:	66 1f       	adc	r22, r22
 4d0:	77 1f       	adc	r23, r23
 4d2:	44 0f       	add	r20, r20
 4d4:	55 1f       	adc	r21, r21
 4d6:	66 1f       	adc	r22, r22
 4d8:	77 1f       	adc	r23, r23
 4da:	4c 29       	or	r20, r12
 4dc:	5d 29       	or	r21, r13
 4de:	6e 29       	or	r22, r14
 4e0:	7f 29       	or	r23, r15
 4e2:	eb 81       	ldd	r30, Y+3	; 0x03
 4e4:	e2 95       	swap	r30
 4e6:	ef 70       	andi	r30, 0x0F	; 15
 4e8:	4e 2b       	or	r20, r30
 4ea:	40 93 d9 01 	sts	0x01D9, r20	; 0x8001d9 <press>
 4ee:	50 93 da 01 	sts	0x01DA, r21	; 0x8001da <press+0x1>
 4f2:	60 93 db 01 	sts	0x01DB, r22	; 0x8001db <press+0x2>
 4f6:	70 93 dc 01 	sts	0x01DC, r23	; 0x8001dc <press+0x3>
 4fa:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <temp>
 4fe:	90 93 bb 01 	sts	0x01BB, r25	; 0x8001bb <temp+0x1>
 502:	a0 93 bc 01 	sts	0x01BC, r26	; 0x8001bc <temp+0x2>
 506:	b0 93 bd 01 	sts	0x01BD, r27	; 0x8001bd <temp+0x3>
 50a:	00 93 8d 01 	sts	0x018D, r16	; 0x80018d <hum>
 50e:	10 93 8e 01 	sts	0x018E, r17	; 0x80018e <hum+0x1>
 512:	20 93 8f 01 	sts	0x018F, r18	; 0x80018f <hum+0x2>
 516:	30 93 90 01 	sts	0x0190, r19	; 0x800190 <hum+0x3>
 51a:	28 96       	adiw	r28, 0x08	; 8
 51c:	0f b6       	in	r0, 0x3f	; 63
 51e:	f8 94       	cli
 520:	de bf       	out	0x3e, r29	; 62
 522:	0f be       	out	0x3f, r0	; 63
 524:	cd bf       	out	0x3d, r28	; 61
 526:	df 91       	pop	r29
 528:	cf 91       	pop	r28
 52a:	ff 91       	pop	r31
 52c:	ef 91       	pop	r30
 52e:	bf 91       	pop	r27
 530:	af 91       	pop	r26
 532:	9f 91       	pop	r25
 534:	8f 91       	pop	r24
 536:	7f 91       	pop	r23
 538:	6f 91       	pop	r22
 53a:	5f 91       	pop	r21
 53c:	4f 91       	pop	r20
 53e:	3f 91       	pop	r19
 540:	2f 91       	pop	r18
 542:	1f 91       	pop	r17
 544:	0f 91       	pop	r16
 546:	ff 90       	pop	r15
 548:	ef 90       	pop	r14
 54a:	df 90       	pop	r13
 54c:	cf 90       	pop	r12
 54e:	0f 90       	pop	r0
 550:	0f be       	out	0x3f, r0	; 63
 552:	0f 90       	pop	r0
 554:	1f 90       	pop	r1
 556:	18 95       	reti

00000558 <comp_temp>:
 558:	8f 92       	push	r8
 55a:	9f 92       	push	r9
 55c:	af 92       	push	r10
 55e:	bf 92       	push	r11
 560:	cf 92       	push	r12
 562:	df 92       	push	r13
 564:	ef 92       	push	r14
 566:	ff 92       	push	r15
 568:	0f 93       	push	r16
 56a:	1f 93       	push	r17
 56c:	00 91 b4 01 	lds	r16, 0x01B4	; 0x8001b4 <dig_T1>
 570:	10 91 b5 01 	lds	r17, 0x01B5	; 0x8001b5 <dig_T1+0x1>
 574:	20 e0       	ldi	r18, 0x00	; 0
 576:	30 e0       	ldi	r19, 0x00	; 0
 578:	6b 01       	movw	r12, r22
 57a:	7c 01       	movw	r14, r24
 57c:	68 94       	set
 57e:	13 f8       	bld	r1, 3
 580:	f5 94       	asr	r15
 582:	e7 94       	ror	r14
 584:	d7 94       	ror	r13
 586:	c7 94       	ror	r12
 588:	16 94       	lsr	r1
 58a:	d1 f7       	brne	.-12     	; 0x580 <comp_temp+0x28>
 58c:	c0 1a       	sub	r12, r16
 58e:	d1 0a       	sbc	r13, r17
 590:	e2 0a       	sbc	r14, r18
 592:	f3 0a       	sbc	r15, r19
 594:	dc 01       	movw	r26, r24
 596:	cb 01       	movw	r24, r22
 598:	68 94       	set
 59a:	12 f8       	bld	r1, 2
 59c:	b5 95       	asr	r27
 59e:	a7 95       	ror	r26
 5a0:	97 95       	ror	r25
 5a2:	87 95       	ror	r24
 5a4:	16 94       	lsr	r1
 5a6:	d1 f7       	brne	.-12     	; 0x59c <comp_temp+0x44>
 5a8:	00 0f       	add	r16, r16
 5aa:	11 1f       	adc	r17, r17
 5ac:	22 1f       	adc	r18, r18
 5ae:	33 1f       	adc	r19, r19
 5b0:	4c 01       	movw	r8, r24
 5b2:	5d 01       	movw	r10, r26
 5b4:	80 1a       	sub	r8, r16
 5b6:	91 0a       	sbc	r9, r17
 5b8:	a2 0a       	sbc	r10, r18
 5ba:	b3 0a       	sbc	r11, r19
 5bc:	a5 01       	movw	r20, r10
 5be:	94 01       	movw	r18, r8
 5c0:	a0 91 b8 01 	lds	r26, 0x01B8	; 0x8001b8 <dig_T2>
 5c4:	b0 91 b9 01 	lds	r27, 0x01B9	; 0x8001b9 <dig_T2+0x1>
 5c8:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <__mulshisi3>
 5cc:	4b 01       	movw	r8, r22
 5ce:	5c 01       	movw	r10, r24
 5d0:	07 2e       	mov	r0, r23
 5d2:	7b e0       	ldi	r23, 0x0B	; 11
 5d4:	b5 94       	asr	r11
 5d6:	a7 94       	ror	r10
 5d8:	97 94       	ror	r9
 5da:	87 94       	ror	r8
 5dc:	7a 95       	dec	r23
 5de:	d1 f7       	brne	.-12     	; 0x5d4 <comp_temp+0x7c>
 5e0:	70 2d       	mov	r23, r0
 5e2:	a7 01       	movw	r20, r14
 5e4:	96 01       	movw	r18, r12
 5e6:	c7 01       	movw	r24, r14
 5e8:	b6 01       	movw	r22, r12
 5ea:	0e 94 ae 05 	call	0xb5c	; 0xb5c <__mulsi3>
 5ee:	9b 01       	movw	r18, r22
 5f0:	ac 01       	movw	r20, r24
 5f2:	01 2e       	mov	r0, r17
 5f4:	1c e0       	ldi	r17, 0x0C	; 12
 5f6:	55 95       	asr	r21
 5f8:	47 95       	ror	r20
 5fa:	37 95       	ror	r19
 5fc:	27 95       	ror	r18
 5fe:	1a 95       	dec	r17
 600:	d1 f7       	brne	.-12     	; 0x5f6 <comp_temp+0x9e>
 602:	10 2d       	mov	r17, r0
 604:	a0 91 e0 01 	lds	r26, 0x01E0	; 0x8001e0 <dig_T3>
 608:	b0 91 e1 01 	lds	r27, 0x01E1	; 0x8001e1 <dig_T3+0x1>
 60c:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <__mulshisi3>
 610:	dc 01       	movw	r26, r24
 612:	cb 01       	movw	r24, r22
 614:	07 2e       	mov	r0, r23
 616:	7e e0       	ldi	r23, 0x0E	; 14
 618:	b5 95       	asr	r27
 61a:	a7 95       	ror	r26
 61c:	97 95       	ror	r25
 61e:	87 95       	ror	r24
 620:	7a 95       	dec	r23
 622:	d1 f7       	brne	.-12     	; 0x618 <comp_temp+0xc0>
 624:	70 2d       	mov	r23, r0
 626:	88 0d       	add	r24, r8
 628:	99 1d       	adc	r25, r9
 62a:	aa 1d       	adc	r26, r10
 62c:	bb 1d       	adc	r27, r11
 62e:	80 93 e6 01 	sts	0x01E6, r24	; 0x8001e6 <t_fine>
 632:	90 93 e7 01 	sts	0x01E7, r25	; 0x8001e7 <t_fine+0x1>
 636:	a0 93 e8 01 	sts	0x01E8, r26	; 0x8001e8 <t_fine+0x2>
 63a:	b0 93 e9 01 	sts	0x01E9, r27	; 0x8001e9 <t_fine+0x3>
 63e:	8c 01       	movw	r16, r24
 640:	9d 01       	movw	r18, r26
 642:	00 0f       	add	r16, r16
 644:	11 1f       	adc	r17, r17
 646:	22 1f       	adc	r18, r18
 648:	33 1f       	adc	r19, r19
 64a:	00 0f       	add	r16, r16
 64c:	11 1f       	adc	r17, r17
 64e:	22 1f       	adc	r18, r18
 650:	33 1f       	adc	r19, r19
 652:	80 0f       	add	r24, r16
 654:	91 1f       	adc	r25, r17
 656:	a2 1f       	adc	r26, r18
 658:	b3 1f       	adc	r27, r19
 65a:	80 58       	subi	r24, 0x80	; 128
 65c:	9f 4f       	sbci	r25, 0xFF	; 255
 65e:	af 4f       	sbci	r26, 0xFF	; 255
 660:	bf 4f       	sbci	r27, 0xFF	; 255
 662:	69 2f       	mov	r22, r25
 664:	7a 2f       	mov	r23, r26
 666:	8b 2f       	mov	r24, r27
 668:	99 27       	eor	r25, r25
 66a:	87 fd       	sbrc	r24, 7
 66c:	9a 95       	dec	r25
 66e:	1f 91       	pop	r17
 670:	0f 91       	pop	r16
 672:	ff 90       	pop	r15
 674:	ef 90       	pop	r14
 676:	df 90       	pop	r13
 678:	cf 90       	pop	r12
 67a:	bf 90       	pop	r11
 67c:	af 90       	pop	r10
 67e:	9f 90       	pop	r9
 680:	8f 90       	pop	r8
 682:	08 95       	ret

00000684 <comp_hum>:

// Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format
// (22 integer and 10 fractional bits).
// Output value of “47445” represents 47445/1024 = 46.333 %RH
uint32_t comp_hum(int32_t hum)
{
 684:	4f 92       	push	r4
 686:	5f 92       	push	r5
 688:	6f 92       	push	r6
 68a:	7f 92       	push	r7
 68c:	8f 92       	push	r8
 68e:	9f 92       	push	r9
 690:	af 92       	push	r10
 692:	bf 92       	push	r11
 694:	cf 92       	push	r12
 696:	df 92       	push	r13
 698:	ef 92       	push	r14
 69a:	ff 92       	push	r15
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 69c:	80 90 e6 01 	lds	r8, 0x01E6	; 0x8001e6 <t_fine>
 6a0:	90 90 e7 01 	lds	r9, 0x01E7	; 0x8001e7 <t_fine+0x1>
 6a4:	a0 90 e8 01 	lds	r10, 0x01E8	; 0x8001e8 <t_fine+0x2>
 6a8:	b0 90 e9 01 	lds	r11, 0x01E9	; 0x8001e9 <t_fine+0x3>
 6ac:	2c e2       	ldi	r18, 0x2C	; 44
 6ae:	92 1a       	sub	r9, r18
 6b0:	21 e0       	ldi	r18, 0x01	; 1
 6b2:	a2 0a       	sbc	r10, r18
 6b4:	b1 08       	sbc	r11, r1
    v_x1_u32r = (((((hum << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5)*
        v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *
 6b6:	6b 01       	movw	r12, r22
 6b8:	7c 01       	movw	r14, r24
 6ba:	0b 2e       	mov	r0, r27
 6bc:	be e0       	ldi	r27, 0x0E	; 14
 6be:	cc 0c       	add	r12, r12
 6c0:	dd 1c       	adc	r13, r13
 6c2:	ee 1c       	adc	r14, r14
 6c4:	ff 1c       	adc	r15, r15
 6c6:	ba 95       	dec	r27
 6c8:	d1 f7       	brne	.-12     	; 0x6be <comp_hum+0x3a>
 6ca:	b0 2d       	mov	r27, r0
 6cc:	80 91 b6 01 	lds	r24, 0x01B6	; 0x8001b6 <dig_H4>
 6d0:	90 91 b7 01 	lds	r25, 0x01B7	; 0x8001b7 <dig_H4+0x1>
 6d4:	09 2e       	mov	r0, r25
 6d6:	00 0c       	add	r0, r0
 6d8:	aa 0b       	sbc	r26, r26
 6da:	bb 0b       	sbc	r27, r27
 6dc:	07 2e       	mov	r0, r23
 6de:	74 e1       	ldi	r23, 0x14	; 20
 6e0:	88 0f       	add	r24, r24
 6e2:	99 1f       	adc	r25, r25
 6e4:	aa 1f       	adc	r26, r26
 6e6:	bb 1f       	adc	r27, r27
 6e8:	7a 95       	dec	r23
 6ea:	d1 f7       	brne	.-12     	; 0x6e0 <comp_hum+0x5c>
 6ec:	70 2d       	mov	r23, r0
 6ee:	c8 1a       	sub	r12, r24
 6f0:	d9 0a       	sbc	r13, r25
 6f2:	ea 0a       	sbc	r14, r26
 6f4:	fb 0a       	sbc	r15, r27
 6f6:	a0 91 d7 01 	lds	r26, 0x01D7	; 0x8001d7 <dig_H5>
 6fa:	b0 91 d8 01 	lds	r27, 0x01D8	; 0x8001d8 <dig_H5+0x1>
 6fe:	a5 01       	movw	r20, r10
 700:	94 01       	movw	r18, r8
 702:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <__mulshisi3>
 706:	c6 1a       	sub	r12, r22
 708:	d7 0a       	sbc	r13, r23
 70a:	e8 0a       	sbc	r14, r24
 70c:	f9 0a       	sbc	r15, r25
 70e:	30 e4       	ldi	r19, 0x40	; 64
 710:	d3 0e       	add	r13, r19
 712:	e1 1c       	adc	r14, r1
 714:	f1 1c       	adc	r15, r1
 716:	0b 2e       	mov	r0, r27
 718:	bf e0       	ldi	r27, 0x0F	; 15
 71a:	f5 94       	asr	r15
 71c:	e7 94       	ror	r14
 71e:	d7 94       	ror	r13
 720:	c7 94       	ror	r12
 722:	ba 95       	dec	r27
 724:	d1 f7       	brne	.-12     	; 0x71a <comp_hum+0x96>
 726:	b0 2d       	mov	r27, r0
        ((int32_t)dig_H6))>>10)*(((v_x1_u32r * ((int32_t)dig_H3)) >> 11) + 
        ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2)+
        8192) >> 14));
 728:	a0 91 dd 01 	lds	r26, 0x01DD	; 0x8001dd <dig_H3>
 72c:	b0 e0       	ldi	r27, 0x00	; 0
 72e:	a5 01       	movw	r20, r10
 730:	94 01       	movw	r18, r8
 732:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <__muluhisi3>
 736:	2b 01       	movw	r4, r22
 738:	3c 01       	movw	r6, r24
 73a:	03 2e       	mov	r0, r19
 73c:	3b e0       	ldi	r19, 0x0B	; 11
 73e:	75 94       	asr	r7
 740:	67 94       	ror	r6
 742:	57 94       	ror	r5
 744:	47 94       	ror	r4
 746:	3a 95       	dec	r19
 748:	d1 f7       	brne	.-12     	; 0x73e <comp_hum+0xba>
 74a:	30 2d       	mov	r19, r0
 74c:	40 e8       	ldi	r20, 0x80	; 128
 74e:	54 0e       	add	r5, r20
 750:	61 1c       	adc	r6, r1
 752:	71 1c       	adc	r7, r1
 754:	a0 91 c2 01 	lds	r26, 0x01C2	; 0x8001c2 <dig_H6>
 758:	b0 e0       	ldi	r27, 0x00	; 0
 75a:	a5 01       	movw	r20, r10
 75c:	94 01       	movw	r18, r8
 75e:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <__muluhisi3>
 762:	05 2e       	mov	r0, r21
 764:	5a e0       	ldi	r21, 0x0A	; 10
 766:	95 95       	asr	r25
 768:	87 95       	ror	r24
 76a:	77 95       	ror	r23
 76c:	67 95       	ror	r22
 76e:	5a 95       	dec	r21
 770:	d1 f7       	brne	.-12     	; 0x766 <comp_hum+0xe2>
 772:	50 2d       	mov	r21, r0
 774:	a3 01       	movw	r20, r6
 776:	92 01       	movw	r18, r4
 778:	0e 94 ae 05 	call	0xb5c	; 0xb5c <__mulsi3>
 77c:	dc 01       	movw	r26, r24
 77e:	cb 01       	movw	r24, r22
 780:	07 2e       	mov	r0, r23
 782:	7a e0       	ldi	r23, 0x0A	; 10
 784:	b5 95       	asr	r27
 786:	a7 95       	ror	r26
 788:	97 95       	ror	r25
 78a:	87 95       	ror	r24
 78c:	7a 95       	dec	r23
 78e:	d1 f7       	brne	.-12     	; 0x784 <comp_hum+0x100>
 790:	70 2d       	mov	r23, r0
 792:	9c 01       	movw	r18, r24
 794:	ad 01       	movw	r20, r26
 796:	40 5e       	subi	r20, 0xE0	; 224
 798:	5f 4f       	sbci	r21, 0xFF	; 255
 79a:	a0 91 e4 01 	lds	r26, 0x01E4	; 0x8001e4 <dig_H2>
 79e:	b0 91 e5 01 	lds	r27, 0x01E5	; 0x8001e5 <dig_H2+0x1>
 7a2:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <__mulshisi3>
 7a6:	dc 01       	movw	r26, r24
 7a8:	cb 01       	movw	r24, r22
 7aa:	90 5e       	subi	r25, 0xE0	; 224
 7ac:	af 4f       	sbci	r26, 0xFF	; 255
 7ae:	bf 4f       	sbci	r27, 0xFF	; 255
 7b0:	bc 01       	movw	r22, r24
 7b2:	cd 01       	movw	r24, r26
 7b4:	05 2e       	mov	r0, r21
 7b6:	5e e0       	ldi	r21, 0x0E	; 14
 7b8:	95 95       	asr	r25
 7ba:	87 95       	ror	r24
 7bc:	77 95       	ror	r23
 7be:	67 95       	ror	r22
 7c0:	5a 95       	dec	r21
 7c2:	d1 f7       	brne	.-12     	; 0x7b8 <comp_hum+0x134>
 7c4:	50 2d       	mov	r21, r0
uint32_t comp_hum(int32_t hum)
{
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
    v_x1_u32r = (((((hum << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5)*
 7c6:	a7 01       	movw	r20, r14
 7c8:	96 01       	movw	r18, r12
 7ca:	0e 94 ae 05 	call	0xb5c	; 0xb5c <__mulsi3>
 7ce:	6b 01       	movw	r12, r22
 7d0:	7c 01       	movw	r14, r24
        v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *
        ((int32_t)dig_H6))>>10)*(((v_x1_u32r * ((int32_t)dig_H3)) >> 11) + 
        ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2)+
        8192) >> 14));
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)*
 7d2:	05 2e       	mov	r0, r21
 7d4:	5f e0       	ldi	r21, 0x0F	; 15
 7d6:	95 95       	asr	r25
 7d8:	87 95       	ror	r24
 7da:	77 95       	ror	r23
 7dc:	67 95       	ror	r22
 7de:	5a 95       	dec	r21
 7e0:	d1 f7       	brne	.-12     	; 0x7d6 <comp_hum+0x152>
 7e2:	50 2d       	mov	r21, r0
 7e4:	9b 01       	movw	r18, r22
 7e6:	ac 01       	movw	r20, r24
 7e8:	0e 94 ae 05 	call	0xb5c	; 0xb5c <__mulsi3>
 7ec:	9b 01       	movw	r18, r22
 7ee:	ac 01       	movw	r20, r24
 7f0:	68 94       	set
 7f2:	16 f8       	bld	r1, 6
 7f4:	55 95       	asr	r21
 7f6:	47 95       	ror	r20
 7f8:	37 95       	ror	r19
 7fa:	27 95       	ror	r18
 7fc:	16 94       	lsr	r1
 7fe:	d1 f7       	brne	.-12     	; 0x7f4 <comp_hum+0x170>
 800:	a0 91 00 01 	lds	r26, 0x0100	; 0x800100 <__data_start>
 804:	b0 e0       	ldi	r27, 0x00	; 0
 806:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <__muluhisi3>
 80a:	dc 01       	movw	r26, r24
 80c:	cb 01       	movw	r24, r22
 80e:	68 94       	set
 810:	13 f8       	bld	r1, 3
 812:	b5 95       	asr	r27
 814:	a7 95       	ror	r26
 816:	97 95       	ror	r25
 818:	87 95       	ror	r24
 81a:	16 94       	lsr	r1
 81c:	d1 f7       	brne	.-12     	; 0x812 <comp_hum+0x18e>
        ((int32_t)dig_H1)) >> 4));
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 81e:	a7 01       	movw	r20, r14
 820:	96 01       	movw	r18, r12
 822:	28 1b       	sub	r18, r24
 824:	39 0b       	sbc	r19, r25
 826:	4a 0b       	sbc	r20, r26
 828:	5b 0b       	sbc	r21, r27
 82a:	da 01       	movw	r26, r20
 82c:	c9 01       	movw	r24, r18
 82e:	1a f4       	brpl	.+6      	; 0x836 <comp_hum+0x1b2>
 830:	80 e0       	ldi	r24, 0x00	; 0
 832:	90 e0       	ldi	r25, 0x00	; 0
 834:	dc 01       	movw	r26, r24
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
    
    return (uint32_t)(v_x1_u32r>>12);
 836:	81 30       	cpi	r24, 0x01	; 1
 838:	91 05       	cpc	r25, r1
 83a:	a1 05       	cpc	r26, r1
 83c:	39 e1       	ldi	r19, 0x19	; 25
 83e:	b3 07       	cpc	r27, r19
 840:	24 f0       	brlt	.+8      	; 0x84a <comp_hum+0x1c6>
 842:	80 e0       	ldi	r24, 0x00	; 0
 844:	90 e0       	ldi	r25, 0x00	; 0
 846:	a0 e0       	ldi	r26, 0x00	; 0
 848:	b9 e1       	ldi	r27, 0x19	; 25
 84a:	bc 01       	movw	r22, r24
 84c:	cd 01       	movw	r24, r26
 84e:	05 2e       	mov	r0, r21
 850:	5c e0       	ldi	r21, 0x0C	; 12
 852:	95 95       	asr	r25
 854:	87 95       	ror	r24
 856:	77 95       	ror	r23
 858:	67 95       	ror	r22
 85a:	5a 95       	dec	r21
 85c:	d1 f7       	brne	.-12     	; 0x852 <comp_hum+0x1ce>
 85e:	50 2d       	mov	r21, r0
 860:	ff 90       	pop	r15
 862:	ef 90       	pop	r14
 864:	df 90       	pop	r13
 866:	cf 90       	pop	r12
 868:	bf 90       	pop	r11
 86a:	af 90       	pop	r10
 86c:	9f 90       	pop	r9
 86e:	8f 90       	pop	r8
 870:	7f 90       	pop	r7
 872:	6f 90       	pop	r6
 874:	5f 90       	pop	r5
 876:	4f 90       	pop	r4
 878:	08 95       	ret

0000087a <__vector_16>:
        }
    }
}

ISR(TIMER0_OVF_vect)
{
 87a:	1f 92       	push	r1
 87c:	0f 92       	push	r0
 87e:	0f b6       	in	r0, 0x3f	; 63
 880:	0f 92       	push	r0
 882:	11 24       	eor	r1, r1
 884:	2f 93       	push	r18
 886:	3f 93       	push	r19
 888:	4f 93       	push	r20
 88a:	5f 93       	push	r21
 88c:	6f 93       	push	r22
 88e:	7f 93       	push	r23
 890:	8f 93       	push	r24
 892:	9f 93       	push	r25
 894:	af 93       	push	r26
 896:	bf 93       	push	r27
 898:	ef 93       	push	r30
 89a:	ff 93       	push	r31
    static int i = 0;
        if (i <= 2000)//250=1s
 89c:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <__data_end>
 8a0:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <__data_end+0x1>
 8a4:	81 3d       	cpi	r24, 0xD1	; 209
 8a6:	27 e0       	ldi	r18, 0x07	; 7
 8a8:	92 07       	cpc	r25, r18
 8aa:	34 f4       	brge	.+12     	; 0x8b8 <__vector_16+0x3e>
        {
            i++;
 8ac:	01 96       	adiw	r24, 0x01	; 1
 8ae:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__data_end+0x1>
 8b2:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__data_end>
 8b6:	5a c0       	rjmp	.+180    	; 0x96c <__stack+0x6d>
        }
        else
        {
            i = 0;
 8b8:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <__data_end+0x1>
 8bc:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <__data_end>
            uart_puts("\f");
 8c0:	85 e3       	ldi	r24, 0x35	; 53
 8c2:	91 e0       	ldi	r25, 0x01	; 1
 8c4:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
            
            c_temp = comp_temp(temp);
 8c8:	60 91 ba 01 	lds	r22, 0x01BA	; 0x8001ba <temp>
 8cc:	70 91 bb 01 	lds	r23, 0x01BB	; 0x8001bb <temp+0x1>
 8d0:	80 91 bc 01 	lds	r24, 0x01BC	; 0x8001bc <temp+0x2>
 8d4:	90 91 bd 01 	lds	r25, 0x01BD	; 0x8001bd <temp+0x3>
 8d8:	0e 94 ac 02 	call	0x558	; 0x558 <comp_temp>
 8dc:	60 93 c5 01 	sts	0x01C5, r22	; 0x8001c5 <c_temp>
 8e0:	70 93 c6 01 	sts	0x01C6, r23	; 0x8001c6 <c_temp+0x1>
 8e4:	80 93 c7 01 	sts	0x01C7, r24	; 0x8001c7 <c_temp+0x2>
 8e8:	90 93 c8 01 	sts	0x01C8, r25	; 0x8001c8 <c_temp+0x3>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__ltoa_ncheck (long, char *, unsigned char);
	return __ltoa_ncheck (__val, __s, __radix);
 8ec:	2a e0       	ldi	r18, 0x0A	; 10
 8ee:	41 e9       	ldi	r20, 0x91	; 145
 8f0:	51 e0       	ldi	r21, 0x01	; 1
 8f2:	0e 94 0d 06 	call	0xc1a	; 0xc1a <__ltoa_ncheck>
            ltoa(c_temp, uart_string, 10);
            uart_puts("temp: ");
 8f6:	87 e3       	ldi	r24, 0x37	; 55
 8f8:	91 e0       	ldi	r25, 0x01	; 1
 8fa:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
            uart_puts(uart_string);
 8fe:	81 e9       	ldi	r24, 0x91	; 145
 900:	91 e0       	ldi	r25, 0x01	; 1
 902:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
            uart_puts("\r\n");
 906:	8f e0       	ldi	r24, 0x0F	; 15
 908:	91 e0       	ldi	r25, 0x01	; 1
 90a:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
            ltoa(c_press, uart_string, 10);
            uart_puts("press: ");
            uart_puts(uart_string);
            uart_puts("\r\n");*/
           
            c_hum = comp_hum(hum)/hum_frac;
 90e:	60 91 8d 01 	lds	r22, 0x018D	; 0x80018d <hum>
 912:	70 91 8e 01 	lds	r23, 0x018E	; 0x80018e <hum+0x1>
 916:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <hum+0x2>
 91a:	90 91 90 01 	lds	r25, 0x0190	; 0x800190 <hum+0x3>
 91e:	0e 94 42 03 	call	0x684	; 0x684 <comp_hum>
 922:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <hum_frac>
 926:	30 91 02 01 	lds	r19, 0x0102	; 0x800102 <hum_frac+0x1>
 92a:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <hum_frac+0x2>
 92e:	50 91 04 01 	lds	r21, 0x0104	; 0x800104 <hum_frac+0x3>
 932:	0e 94 be 05 	call	0xb7c	; 0xb7c <__udivmodsi4>
 936:	ca 01       	movw	r24, r20
 938:	b9 01       	movw	r22, r18
 93a:	20 93 d3 01 	sts	0x01D3, r18	; 0x8001d3 <c_hum>
 93e:	30 93 d4 01 	sts	0x01D4, r19	; 0x8001d4 <c_hum+0x1>
 942:	40 93 d5 01 	sts	0x01D5, r20	; 0x8001d5 <c_hum+0x2>
 946:	50 93 d6 01 	sts	0x01D6, r21	; 0x8001d6 <c_hum+0x3>
 94a:	2a e0       	ldi	r18, 0x0A	; 10
 94c:	41 e9       	ldi	r20, 0x91	; 145
 94e:	51 e0       	ldi	r21, 0x01	; 1
 950:	0e 94 0d 06 	call	0xc1a	; 0xc1a <__ltoa_ncheck>
            ltoa(c_hum, uart_string, 10);
            uart_puts("hum: ");
 954:	8e e3       	ldi	r24, 0x3E	; 62
 956:	91 e0       	ldi	r25, 0x01	; 1
 958:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
            uart_puts(uart_string);
 95c:	81 e9       	ldi	r24, 0x91	; 145
 95e:	91 e0       	ldi	r25, 0x01	; 1
 960:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
            uart_puts("\r\n");
 964:	8f e0       	ldi	r24, 0x0F	; 15
 966:	91 e0       	ldi	r25, 0x01	; 1
 968:	0e 94 9f 05 	call	0xb3e	; 0xb3e <uart_puts>
            
        }
}
 96c:	ff 91       	pop	r31
 96e:	ef 91       	pop	r30
 970:	bf 91       	pop	r27
 972:	af 91       	pop	r26
 974:	9f 91       	pop	r25
 976:	8f 91       	pop	r24
 978:	7f 91       	pop	r23
 97a:	6f 91       	pop	r22
 97c:	5f 91       	pop	r21
 97e:	4f 91       	pop	r20
 980:	3f 91       	pop	r19
 982:	2f 91       	pop	r18
 984:	0f 90       	pop	r0
 986:	0f be       	out	0x3f, r0	; 63
 988:	0f 90       	pop	r0
 98a:	1f 90       	pop	r1
 98c:	18 95       	reti

0000098e <twi_init>:
 * Returns:  none
 **********************************************************************/
void twi_init(void)
{
    /* Enable internal pull-up resistors */
    DDR(TWI_PORT) &= ~(_BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN));
 98e:	87 b1       	in	r24, 0x07	; 7
 990:	8f 7c       	andi	r24, 0xCF	; 207
 992:	87 b9       	out	0x07, r24	; 7
    TWI_PORT |= _BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN);
 994:	88 b1       	in	r24, 0x08	; 8
 996:	80 63       	ori	r24, 0x30	; 48
 998:	88 b9       	out	0x08, r24	; 8

    /* Set SCL frequency */
    TWSR &= ~(_BV(TWPS1) | _BV(TWPS0));
 99a:	e9 eb       	ldi	r30, 0xB9	; 185
 99c:	f0 e0       	ldi	r31, 0x00	; 0
 99e:	80 81       	ld	r24, Z
 9a0:	8c 7f       	andi	r24, 0xFC	; 252
 9a2:	80 83       	st	Z, r24
    TWBR = TWI_BIT_RATE_REG;
 9a4:	88 e9       	ldi	r24, 0x98	; 152
 9a6:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 9aa:	08 95       	ret

000009ac <twi_start>:
uint8_t twi_start(uint8_t slave_address)
{
    uint8_t twi_response;

    /* Generate start condition on TWI bus */
    TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
 9ac:	94 ea       	ldi	r25, 0xA4	; 164
 9ae:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 9b2:	ec eb       	ldi	r30, 0xBC	; 188
 9b4:	f0 e0       	ldi	r31, 0x00	; 0
 9b6:	90 81       	ld	r25, Z
 9b8:	99 23       	and	r25, r25
 9ba:	ec f7       	brge	.-6      	; 0x9b6 <twi_start+0xa>

    /* Send SLA+R or SLA+W frame on TWI bus */
    TWDR = slave_address;
 9bc:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 9c0:	84 e8       	ldi	r24, 0x84	; 132
 9c2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 9c6:	ec eb       	ldi	r30, 0xBC	; 188
 9c8:	f0 e0       	ldi	r31, 0x00	; 0
 9ca:	80 81       	ld	r24, Z
 9cc:	88 23       	and	r24, r24
 9ce:	ec f7       	brge	.-6      	; 0x9ca <twi_start+0x1e>

    /* Check TWI Status Register and mask TWI prescaler bits */
    twi_response = TWSR & 0xf8;
 9d0:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 9d4:	98 7f       	andi	r25, 0xF8	; 248

    /* Status Code 0x18: SLA+W has been transmitted and ACK received
                   0x40: SLA+R has been transmitted and ACK received */
    if (twi_response == 0x18 || twi_response == 0x40)
 9d6:	98 31       	cpi	r25, 0x18	; 24
 9d8:	29 f0       	breq	.+10     	; 0x9e4 <twi_start+0x38>
    {
        return 0;   /* Slave device accessible */
 9da:	81 e0       	ldi	r24, 0x01	; 1
 9dc:	90 34       	cpi	r25, 0x40	; 64
 9de:	19 f4       	brne	.+6      	; 0x9e6 <twi_start+0x3a>
 9e0:	80 e0       	ldi	r24, 0x00	; 0
 9e2:	08 95       	ret
 9e4:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 1;   /* Failed to access slave device */
    }
}
 9e6:	08 95       	ret

000009e8 <twi_write>:
 * Input:    data Byte to be transmitted
 * Returns:  none
 **********************************************************************/
void twi_write(uint8_t data)
{
    TWDR = data;
 9e8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 9ec:	84 e8       	ldi	r24, 0x84	; 132
 9ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 9f2:	ec eb       	ldi	r30, 0xBC	; 188
 9f4:	f0 e0       	ldi	r31, 0x00	; 0
 9f6:	80 81       	ld	r24, Z
 9f8:	88 23       	and	r24, r24
 9fa:	ec f7       	brge	.-6      	; 0x9f6 <twi_write+0xe>
}
 9fc:	08 95       	ret

000009fe <twi_read_ack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by ACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_ack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
 9fe:	84 ec       	ldi	r24, 0xC4	; 196
 a00:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 a04:	ec eb       	ldi	r30, 0xBC	; 188
 a06:	f0 e0       	ldi	r31, 0x00	; 0
 a08:	80 81       	ld	r24, Z
 a0a:	88 23       	and	r24, r24
 a0c:	ec f7       	brge	.-6      	; 0xa08 <twi_read_ack+0xa>
    return (TWDR);
 a0e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 a12:	08 95       	ret

00000a14 <twi_read_nack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by NACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_nack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN);
 a14:	84 e8       	ldi	r24, 0x84	; 132
 a16:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 a1a:	ec eb       	ldi	r30, 0xBC	; 188
 a1c:	f0 e0       	ldi	r31, 0x00	; 0
 a1e:	80 81       	ld	r24, Z
 a20:	88 23       	and	r24, r24
 a22:	ec f7       	brge	.-6      	; 0xa1e <twi_read_nack+0xa>
    return (TWDR);
 a24:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 a28:	08 95       	ret

00000a2a <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 a2a:	84 e9       	ldi	r24, 0x94	; 148
 a2c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 a30:	08 95       	ret

00000a32 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 a32:	1f 92       	push	r1
 a34:	0f 92       	push	r0
 a36:	0f b6       	in	r0, 0x3f	; 63
 a38:	0f 92       	push	r0
 a3a:	11 24       	eor	r1, r1
 a3c:	2f 93       	push	r18
 a3e:	8f 93       	push	r24
 a40:	9f 93       	push	r25
 a42:	ef 93       	push	r30
 a44:	ff 93       	push	r31
 a46:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 a4a:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 a4e:	8c 71       	andi	r24, 0x1C	; 28
 a50:	e0 91 4a 01 	lds	r30, 0x014A	; 0x80014a <UART_RxHead>
 a54:	ef 5f       	subi	r30, 0xFF	; 255
 a56:	ef 71       	andi	r30, 0x1F	; 31
 a58:	90 91 49 01 	lds	r25, 0x0149	; 0x800149 <UART_RxTail>
 a5c:	e9 17       	cp	r30, r25
 a5e:	39 f0       	breq	.+14     	; 0xa6e <__vector_18+0x3c>
 a60:	e0 93 4a 01 	sts	0x014A, r30	; 0x80014a <UART_RxHead>
 a64:	f0 e0       	ldi	r31, 0x00	; 0
 a66:	e3 5b       	subi	r30, 0xB3	; 179
 a68:	fe 4f       	sbci	r31, 0xFE	; 254
 a6a:	20 83       	st	Z, r18
 a6c:	01 c0       	rjmp	.+2      	; 0xa70 <__vector_18+0x3e>
 a6e:	82 e0       	ldi	r24, 0x02	; 2
 a70:	90 91 48 01 	lds	r25, 0x0148	; 0x800148 <UART_LastRxError>
 a74:	89 2b       	or	r24, r25
 a76:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <UART_LastRxError>
 a7a:	ff 91       	pop	r31
 a7c:	ef 91       	pop	r30
 a7e:	9f 91       	pop	r25
 a80:	8f 91       	pop	r24
 a82:	2f 91       	pop	r18
 a84:	0f 90       	pop	r0
 a86:	0f be       	out	0x3f, r0	; 63
 a88:	0f 90       	pop	r0
 a8a:	1f 90       	pop	r1
 a8c:	18 95       	reti

00000a8e <__vector_19>:
 a8e:	1f 92       	push	r1
 a90:	0f 92       	push	r0
 a92:	0f b6       	in	r0, 0x3f	; 63
 a94:	0f 92       	push	r0
 a96:	11 24       	eor	r1, r1
 a98:	8f 93       	push	r24
 a9a:	9f 93       	push	r25
 a9c:	ef 93       	push	r30
 a9e:	ff 93       	push	r31
 aa0:	90 91 4c 01 	lds	r25, 0x014C	; 0x80014c <UART_TxHead>
 aa4:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <UART_TxTail>
 aa8:	98 17       	cp	r25, r24
 aaa:	69 f0       	breq	.+26     	; 0xac6 <__vector_19+0x38>
 aac:	e0 91 4b 01 	lds	r30, 0x014B	; 0x80014b <UART_TxTail>
 ab0:	ef 5f       	subi	r30, 0xFF	; 255
 ab2:	ef 71       	andi	r30, 0x1F	; 31
 ab4:	e0 93 4b 01 	sts	0x014B, r30	; 0x80014b <UART_TxTail>
 ab8:	f0 e0       	ldi	r31, 0x00	; 0
 aba:	e3 59       	subi	r30, 0x93	; 147
 abc:	fe 4f       	sbci	r31, 0xFE	; 254
 abe:	80 81       	ld	r24, Z
 ac0:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 ac4:	05 c0       	rjmp	.+10     	; 0xad0 <__vector_19+0x42>
 ac6:	e1 ec       	ldi	r30, 0xC1	; 193
 ac8:	f0 e0       	ldi	r31, 0x00	; 0
 aca:	80 81       	ld	r24, Z
 acc:	8f 7d       	andi	r24, 0xDF	; 223
 ace:	80 83       	st	Z, r24
 ad0:	ff 91       	pop	r31
 ad2:	ef 91       	pop	r30
 ad4:	9f 91       	pop	r25
 ad6:	8f 91       	pop	r24
 ad8:	0f 90       	pop	r0
 ada:	0f be       	out	0x3f, r0	; 63
 adc:	0f 90       	pop	r0
 ade:	1f 90       	pop	r1
 ae0:	18 95       	reti

00000ae2 <uart_init>:
 ae2:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <UART_TxHead>
 ae6:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <UART_TxTail>
 aea:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <UART_RxHead>
 aee:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <UART_RxTail>
 af2:	99 23       	and	r25, r25
 af4:	1c f4       	brge	.+6      	; 0xafc <uart_init+0x1a>
 af6:	22 e0       	ldi	r18, 0x02	; 2
 af8:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 afc:	90 78       	andi	r25, 0x80	; 128
 afe:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 b02:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 b06:	88 e9       	ldi	r24, 0x98	; 152
 b08:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 b0c:	86 e0       	ldi	r24, 0x06	; 6
 b0e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 b12:	08 95       	ret

00000b14 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 b14:	20 91 4c 01 	lds	r18, 0x014C	; 0x80014c <UART_TxHead>
 b18:	2f 5f       	subi	r18, 0xFF	; 255
 b1a:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 b1c:	90 91 4b 01 	lds	r25, 0x014B	; 0x80014b <UART_TxTail>
 b20:	29 17       	cp	r18, r25
 b22:	e1 f3       	breq	.-8      	; 0xb1c <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 b24:	e2 2f       	mov	r30, r18
 b26:	f0 e0       	ldi	r31, 0x00	; 0
 b28:	e3 59       	subi	r30, 0x93	; 147
 b2a:	fe 4f       	sbci	r31, 0xFE	; 254
 b2c:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 b2e:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 b32:	e1 ec       	ldi	r30, 0xC1	; 193
 b34:	f0 e0       	ldi	r31, 0x00	; 0
 b36:	80 81       	ld	r24, Z
 b38:	80 62       	ori	r24, 0x20	; 32
 b3a:	80 83       	st	Z, r24
 b3c:	08 95       	ret

00000b3e <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 b3e:	cf 93       	push	r28
 b40:	df 93       	push	r29
 b42:	ec 01       	movw	r28, r24
    while (*s)
 b44:	88 81       	ld	r24, Y
 b46:	88 23       	and	r24, r24
 b48:	31 f0       	breq	.+12     	; 0xb56 <uart_puts+0x18>
 b4a:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 b4c:	0e 94 8a 05 	call	0xb14	; 0xb14 <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 b50:	89 91       	ld	r24, Y+
 b52:	81 11       	cpse	r24, r1
 b54:	fb cf       	rjmp	.-10     	; 0xb4c <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 b56:	df 91       	pop	r29
 b58:	cf 91       	pop	r28
 b5a:	08 95       	ret

00000b5c <__mulsi3>:
 b5c:	db 01       	movw	r26, r22
 b5e:	8f 93       	push	r24
 b60:	9f 93       	push	r25
 b62:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <__muluhisi3>
 b66:	bf 91       	pop	r27
 b68:	af 91       	pop	r26
 b6a:	a2 9f       	mul	r26, r18
 b6c:	80 0d       	add	r24, r0
 b6e:	91 1d       	adc	r25, r1
 b70:	a3 9f       	mul	r26, r19
 b72:	90 0d       	add	r25, r0
 b74:	b2 9f       	mul	r27, r18
 b76:	90 0d       	add	r25, r0
 b78:	11 24       	eor	r1, r1
 b7a:	08 95       	ret

00000b7c <__udivmodsi4>:
 b7c:	a1 e2       	ldi	r26, 0x21	; 33
 b7e:	1a 2e       	mov	r1, r26
 b80:	aa 1b       	sub	r26, r26
 b82:	bb 1b       	sub	r27, r27
 b84:	fd 01       	movw	r30, r26
 b86:	0d c0       	rjmp	.+26     	; 0xba2 <__udivmodsi4_ep>

00000b88 <__udivmodsi4_loop>:
 b88:	aa 1f       	adc	r26, r26
 b8a:	bb 1f       	adc	r27, r27
 b8c:	ee 1f       	adc	r30, r30
 b8e:	ff 1f       	adc	r31, r31
 b90:	a2 17       	cp	r26, r18
 b92:	b3 07       	cpc	r27, r19
 b94:	e4 07       	cpc	r30, r20
 b96:	f5 07       	cpc	r31, r21
 b98:	20 f0       	brcs	.+8      	; 0xba2 <__udivmodsi4_ep>
 b9a:	a2 1b       	sub	r26, r18
 b9c:	b3 0b       	sbc	r27, r19
 b9e:	e4 0b       	sbc	r30, r20
 ba0:	f5 0b       	sbc	r31, r21

00000ba2 <__udivmodsi4_ep>:
 ba2:	66 1f       	adc	r22, r22
 ba4:	77 1f       	adc	r23, r23
 ba6:	88 1f       	adc	r24, r24
 ba8:	99 1f       	adc	r25, r25
 baa:	1a 94       	dec	r1
 bac:	69 f7       	brne	.-38     	; 0xb88 <__udivmodsi4_loop>
 bae:	60 95       	com	r22
 bb0:	70 95       	com	r23
 bb2:	80 95       	com	r24
 bb4:	90 95       	com	r25
 bb6:	9b 01       	movw	r18, r22
 bb8:	ac 01       	movw	r20, r24
 bba:	bd 01       	movw	r22, r26
 bbc:	cf 01       	movw	r24, r30
 bbe:	08 95       	ret

00000bc0 <__muluhisi3>:
 bc0:	0e 94 f3 05 	call	0xbe6	; 0xbe6 <__umulhisi3>
 bc4:	a5 9f       	mul	r26, r21
 bc6:	90 0d       	add	r25, r0
 bc8:	b4 9f       	mul	r27, r20
 bca:	90 0d       	add	r25, r0
 bcc:	a4 9f       	mul	r26, r20
 bce:	80 0d       	add	r24, r0
 bd0:	91 1d       	adc	r25, r1
 bd2:	11 24       	eor	r1, r1
 bd4:	08 95       	ret

00000bd6 <__mulshisi3>:
 bd6:	b7 ff       	sbrs	r27, 7
 bd8:	0c 94 e0 05 	jmp	0xbc0	; 0xbc0 <__muluhisi3>

00000bdc <__mulohisi3>:
 bdc:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <__muluhisi3>
 be0:	82 1b       	sub	r24, r18
 be2:	93 0b       	sbc	r25, r19
 be4:	08 95       	ret

00000be6 <__umulhisi3>:
 be6:	a2 9f       	mul	r26, r18
 be8:	b0 01       	movw	r22, r0
 bea:	b3 9f       	mul	r27, r19
 bec:	c0 01       	movw	r24, r0
 bee:	a3 9f       	mul	r26, r19
 bf0:	70 0d       	add	r23, r0
 bf2:	81 1d       	adc	r24, r1
 bf4:	11 24       	eor	r1, r1
 bf6:	91 1d       	adc	r25, r1
 bf8:	b2 9f       	mul	r27, r18
 bfa:	70 0d       	add	r23, r0
 bfc:	81 1d       	adc	r24, r1
 bfe:	11 24       	eor	r1, r1
 c00:	91 1d       	adc	r25, r1
 c02:	08 95       	ret

00000c04 <__itoa_ncheck>:
 c04:	bb 27       	eor	r27, r27
 c06:	4a 30       	cpi	r20, 0x0A	; 10
 c08:	31 f4       	brne	.+12     	; 0xc16 <__itoa_ncheck+0x12>
 c0a:	99 23       	and	r25, r25
 c0c:	22 f4       	brpl	.+8      	; 0xc16 <__itoa_ncheck+0x12>
 c0e:	bd e2       	ldi	r27, 0x2D	; 45
 c10:	90 95       	com	r25
 c12:	81 95       	neg	r24
 c14:	9f 4f       	sbci	r25, 0xFF	; 255
 c16:	0c 94 3f 06 	jmp	0xc7e	; 0xc7e <__utoa_common>

00000c1a <__ltoa_ncheck>:
 c1a:	bb 27       	eor	r27, r27
 c1c:	2a 30       	cpi	r18, 0x0A	; 10
 c1e:	51 f4       	brne	.+20     	; 0xc34 <__ltoa_ncheck+0x1a>
 c20:	99 23       	and	r25, r25
 c22:	42 f4       	brpl	.+16     	; 0xc34 <__ltoa_ncheck+0x1a>
 c24:	bd e2       	ldi	r27, 0x2D	; 45
 c26:	90 95       	com	r25
 c28:	80 95       	com	r24
 c2a:	70 95       	com	r23
 c2c:	61 95       	neg	r22
 c2e:	7f 4f       	sbci	r23, 0xFF	; 255
 c30:	8f 4f       	sbci	r24, 0xFF	; 255
 c32:	9f 4f       	sbci	r25, 0xFF	; 255
 c34:	0c 94 1d 06 	jmp	0xc3a	; 0xc3a <__ultoa_common>

00000c38 <__ultoa_ncheck>:
 c38:	bb 27       	eor	r27, r27

00000c3a <__ultoa_common>:
 c3a:	fa 01       	movw	r30, r20
 c3c:	a6 2f       	mov	r26, r22
 c3e:	62 17       	cp	r22, r18
 c40:	71 05       	cpc	r23, r1
 c42:	81 05       	cpc	r24, r1
 c44:	91 05       	cpc	r25, r1
 c46:	33 0b       	sbc	r19, r19
 c48:	30 fb       	bst	r19, 0
 c4a:	66 f0       	brts	.+24     	; 0xc64 <__ultoa_common+0x2a>
 c4c:	aa 27       	eor	r26, r26
 c4e:	66 0f       	add	r22, r22
 c50:	77 1f       	adc	r23, r23
 c52:	88 1f       	adc	r24, r24
 c54:	99 1f       	adc	r25, r25
 c56:	aa 1f       	adc	r26, r26
 c58:	a2 17       	cp	r26, r18
 c5a:	10 f0       	brcs	.+4      	; 0xc60 <__ultoa_common+0x26>
 c5c:	a2 1b       	sub	r26, r18
 c5e:	63 95       	inc	r22
 c60:	38 50       	subi	r19, 0x08	; 8
 c62:	a9 f7       	brne	.-22     	; 0xc4e <__ultoa_common+0x14>
 c64:	a0 5d       	subi	r26, 0xD0	; 208
 c66:	aa 33       	cpi	r26, 0x3A	; 58
 c68:	08 f0       	brcs	.+2      	; 0xc6c <__ultoa_common+0x32>
 c6a:	a9 5d       	subi	r26, 0xD9	; 217
 c6c:	a1 93       	st	Z+, r26
 c6e:	36 f7       	brtc	.-52     	; 0xc3c <__ultoa_common+0x2>
 c70:	b1 11       	cpse	r27, r1
 c72:	b1 93       	st	Z+, r27
 c74:	10 82       	st	Z, r1
 c76:	ca 01       	movw	r24, r20
 c78:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <strrev>

00000c7c <__utoa_ncheck>:
 c7c:	bb 27       	eor	r27, r27

00000c7e <__utoa_common>:
 c7e:	fb 01       	movw	r30, r22
 c80:	55 27       	eor	r21, r21
 c82:	aa 27       	eor	r26, r26
 c84:	88 0f       	add	r24, r24
 c86:	99 1f       	adc	r25, r25
 c88:	aa 1f       	adc	r26, r26
 c8a:	a4 17       	cp	r26, r20
 c8c:	10 f0       	brcs	.+4      	; 0xc92 <__utoa_common+0x14>
 c8e:	a4 1b       	sub	r26, r20
 c90:	83 95       	inc	r24
 c92:	50 51       	subi	r21, 0x10	; 16
 c94:	b9 f7       	brne	.-18     	; 0xc84 <__utoa_common+0x6>
 c96:	a0 5d       	subi	r26, 0xD0	; 208
 c98:	aa 33       	cpi	r26, 0x3A	; 58
 c9a:	08 f0       	brcs	.+2      	; 0xc9e <__utoa_common+0x20>
 c9c:	a9 5d       	subi	r26, 0xD9	; 217
 c9e:	a1 93       	st	Z+, r26
 ca0:	00 97       	sbiw	r24, 0x00	; 0
 ca2:	79 f7       	brne	.-34     	; 0xc82 <__utoa_common+0x4>
 ca4:	b1 11       	cpse	r27, r1
 ca6:	b1 93       	st	Z+, r27
 ca8:	11 92       	st	Z+, r1
 caa:	cb 01       	movw	r24, r22
 cac:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <strrev>

00000cb0 <strrev>:
 cb0:	dc 01       	movw	r26, r24
 cb2:	fc 01       	movw	r30, r24
 cb4:	67 2f       	mov	r22, r23
 cb6:	71 91       	ld	r23, Z+
 cb8:	77 23       	and	r23, r23
 cba:	e1 f7       	brne	.-8      	; 0xcb4 <strrev+0x4>
 cbc:	32 97       	sbiw	r30, 0x02	; 2
 cbe:	04 c0       	rjmp	.+8      	; 0xcc8 <strrev+0x18>
 cc0:	7c 91       	ld	r23, X
 cc2:	6d 93       	st	X+, r22
 cc4:	70 83       	st	Z, r23
 cc6:	62 91       	ld	r22, -Z
 cc8:	ae 17       	cp	r26, r30
 cca:	bf 07       	cpc	r27, r31
 ccc:	c8 f3       	brcs	.-14     	; 0xcc0 <strrev+0x10>
 cce:	08 95       	ret

00000cd0 <_exit>:
 cd0:	f8 94       	cli

00000cd2 <__stop_program>:
 cd2:	ff cf       	rjmp	.-2      	; 0xcd2 <__stop_program>
