@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"D:\Drive\Projects\Lattice FPGA\Projects\switch_test\top.v":1:7:1:9|Synthesizing module top in library work.
@N|Running in 64-bit mode
@N: NF107 :"D:\Drive\Projects\Lattice FPGA\Projects\switch_test\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\Drive\Projects\Lattice FPGA\Projects\switch_test\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

