# ******************************************************************************
# Add VHDL files
# ******************************************************************************   
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_arb_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_cfg_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_channels_efc_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_channels_rom_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_channels_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_gfp_comp_fifo_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_gfp_comp_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_gfp_comp_sync_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_gfp_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_ififo_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_pkg.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_rand_mux_mux400_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_rand_mux_mux40_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_rand_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_st_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_sync_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_sync_type5_rtl.vhd
vhdl fsi_adt_fl $PROJECT_ROOT/03_design/fsi_adt_fl/hdl/fsi_adt_fl_sync_type6_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_cfg_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_efd_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_nav_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_range_obt_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_range_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_rom_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_sync_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_user_memories_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_channels_user_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_gfp_comp_fsm_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_gfp_comp_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_gfp_comp_sfifo_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_gfp_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_gfp_selectbuff_channel_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_gfp_selectbuff_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_pkg.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_rand_mux_mux2140_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_rand_mux_mux214_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_rand_mux_mux4280_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_rand_mux_mux8939_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_rand_mux_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_rand_rtl.vhd
vhdl fsi_adt_rl $PROJECT_ROOT/03_design/fsi_adt_rl/hdl/fsi_adt_rl_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_cfg_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_channels_efc_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_channels_error_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_channels_rom_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_channels_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_channels_sync_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_channels_user_memories_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_channels_user_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_gfp_comp_fsm_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_gfp_comp_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_gfp_comp_sfifo_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_gfp_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_gfp_selectbuff_channel_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_gfp_selectbuff_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_pkg.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_rand_mux_mux400_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_rand_mux_mux40_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_rand_mux_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_rand_rtl.vhd
vhdl fsi_gdt_fl $PROJECT_ROOT/03_design/fsi_gdt_fl/hdl/fsi_gdt_fl_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_cfg_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_channel_efd_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_channel_range_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_channel_rom_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_channel_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_gfp_fifo_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_gfp_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_gfp_sync_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_ififo_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_nav_filter_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_nav_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_nav_sync_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_pkg.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_rand_mux_mux2140_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_rand_mux_mux214_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_rand_mux_mux4280_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_rand_mux_mux8939_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_rand_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_sync_mark_rtl.vhd
vhdl fsi_gdt_rl $PROJECT_ROOT/03_design/fsi_gdt_rl/hdl/fsi_gdt_rl_sync_rtl.vhd
vhdl implementation_i $PROJECT_ROOT/03_design/implementation_i/hdl/implementation_i_pkg.vhd
vhdl ip_axis $PROJECT_ROOT/03_design/ip_axis/hdl/ip_axisfifo_rtl.vhd
vhdl ip_basic $PROJECT_ROOT/03_design/ip_basic/hdl/ip_basic_pkg.vhd
vhdl ip_crc $PROJECT_ROOT/03_design/ip_crc/hdl/crc16_pkg.vhd
vhdl ip_crc $PROJECT_ROOT/03_design/ip_crc/hdl/crc32_pkg.vhd
vhdl ip_flink $PROJECT_ROOT/03_design/ip_flink/hdl/ip_flink_master_ddr_rtl.vhd
vhdl ip_flink $PROJECT_ROOT/03_design/ip_flink/hdl/ip_flink_master_proc_rtl.vhd
vhdl ip_flink $PROJECT_ROOT/03_design/ip_flink/hdl/ip_flink_master_rtl.vhd
vhdl ip_flink $PROJECT_ROOT/03_design/ip_flink/hdl/ip_flink_pkg.vhd
vhdl ip_mii $PROJECT_ROOT/03_design/ip_mii/hdl/ip_mii_pkg.vhd
vhdl ip_mii $PROJECT_ROOT/03_design/ip_mii/hdl/ip_mii_rx100mb_fifo_rtl.vhd
vhdl ip_mii $PROJECT_ROOT/03_design/ip_mii/hdl/ip_mii_rx100mb_pad_rtl.vhd
vhdl ip_mii $PROJECT_ROOT/03_design/ip_mii/hdl/ip_mii_rx100mb_rtl.vhd
vhdl ip_mii $PROJECT_ROOT/03_design/ip_mii/hdl/ip_mii_tx100mb_fifo_rtl.vhd
vhdl ip_mii $PROJECT_ROOT/03_design/ip_mii/hdl/ip_mii_tx100mb_pad_rtl.vhd
vhdl ip_mii $PROJECT_ROOT/03_design/ip_mii/hdl/ip_mii_tx100mb_rtl.vhd
vhdl ip_rgmii $PROJECT_ROOT/03_design/ip_rgmii/hdl/ip_rgmii_pkg.vhd
vhdl ip_rgmii $PROJECT_ROOT/03_design/ip_rgmii/hdl/ip_rgmii_rx100mb_fifo_rtl.vhd
vhdl ip_rgmii $PROJECT_ROOT/03_design/ip_rgmii/hdl/ip_rgmii_rx100mb_pad_rtl.vhd
vhdl ip_rgmii $PROJECT_ROOT/03_design/ip_rgmii/hdl/ip_rgmii_rx100mb_rtl.vhd
vhdl ip_rgmii $PROJECT_ROOT/03_design/ip_rgmii/hdl/ip_rgmii_tx100mb_fifo_rtl.vhd
vhdl ip_rgmii $PROJECT_ROOT/03_design/ip_rgmii/hdl/ip_rgmii_tx100mb_pad_rtl.vhd
vhdl ip_rgmii $PROJECT_ROOT/03_design/ip_rgmii/hdl/ip_rgmii_tx100mb_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_basic_pkg.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_cmd_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_cmd_rxfsm_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_cmd_sbfifo_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_cmd_sbfifo_tram_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_cmd_txfsm_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_crc8_pkg.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_fsm_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_pkg.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_rx232a_rtl.vhd
vhdl ip_sdebug $PROJECT_ROOT/03_design/ip_sdebug/hdl/ip_sdebug_tx232a_rtl.vhd
vhdl ip_template_ise $PROJECT_ROOT/03_design/ip_template_ise/hdl/rams_sdp.vhd
vhdl ipx_afifo_16x9 $PROJECT_ROOT/03_design/ipx_afifo_16x9/hdl/ip_afifo_16x9_virtex6_wrapper_rtl.vhd
vhdl ipx_afifo_axis_1k32 $PROJECT_ROOT/03_design/ipx_afifo_axis_1k32/hdl/ip_afifo_axis_1k32_virtex6_wrapper_rtl.vhd
vhdl ipx_mem_1k1_1k1 $PROJECT_ROOT/03_design/ipx_mem_1k1_1k1/hdl/ip_mem_1k1_1k1_dual_virtex6_wrapper_rtl.vhd
vhdl ipx_mem_1k1_1k1 $PROJECT_ROOT/03_design/ipx_mem_1k1_1k1/hdl/ip_mem_1k1_1k1_virtex6_wrapper_rtl.vhd
vhdl ipx_mem_1k32_32k1 $PROJECT_ROOT/03_design/ipx_mem_1k32_32k1/hdl/ip_mem_1k32_32k1_virtex6_wrapper_rtl.vhd
vhdl ipx_mem_32x8 $PROJECT_ROOT/03_design/ipx_mem_32x8/hdl/ip_mem_32x8_virtex6_wrapper_rtl.vhd
vhdl ipx_mem_36k1_36k1 $PROJECT_ROOT/03_design/ipx_mem_36k1_36k1/hdl/ip_mem_36k1_36k1_virtex6_wrapper_rtl.vhd
vhdl ipx_mem_4k9_4k9 $PROJECT_ROOT/03_design/ipx_mem_4k9_4k9/hdl/ip_mem_4k9_4k9_virtex6_wrapper_rtl.vhd
vhdl ipx_pll_eth $PROJECT_ROOT/03_design/ipx_pll_eth/hdl/ipx_pll_eth_virtex6_wrapper_rtl.vhd
vhdl ipx_pll_sys $PROJECT_ROOT/03_design/ipx_pll_sys/hdl/ipx_pll_sys_virtex6_wrapper_rtl.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/AESFsmEncrypt.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/AES_EnCoder.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/AES_package.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/AddRoundKey.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/MemoryWord.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/MixCol.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/ShiftRows.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/keyExpansion.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/mux2.vhd
vhdl module_aes $PROJECT_ROOT/03_design/module_aes/hdl/mux3.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/CryptoAES_package.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/DecoderFrameReceiveOFB.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/DecoderFrameSendOFB.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/DecrypteurOFB.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/EncoderFrameReceiveOFB.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/EncoderFrameSendOFB.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/EncrypteurOFB.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/Fifo_FWFT_1XN.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/Fifo_FWFT_4KX32.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/OFB_DeCoder.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/OFB_EnCoder.vhd
vhdl module_fsi_aesofb $PROJECT_ROOT/03_design/module_fsi_aesofb/hdl/genIv.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_aurora_lane_4byte.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_aurora_pkg.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_channel_err_detect.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_channel_init_sm.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_chbond_count_dec_4byte.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_clock_module.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_err_detect_4byte.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_global_logic.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_gtx.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_hotplug.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_idle_and_ver_gen.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_lane_init_sm_4byte.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_left_align_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_left_align_mux.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_output_mux.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_output_switch_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_reset_logic_LOSBLOS.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_rx_ll.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_rx_ll_deframer.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_rx_ll_pdu_datapath.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_rx_ll_ufc_datapath.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_sideband_output.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_standard_cc_module.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_storage_ce_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_storage_count_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_storage_mux.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_storage_switch_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_sym_dec_4byte.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_sym_gen_4byte.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_transceiver_wrapper.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_tx_ll.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_tx_ll_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_tx_ll_datapath.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_barrel_shifter.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_barrel_shifter_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_filter.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_output_mux.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_output_switch_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_sideband_output.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_storage_count_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_storage_mux.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_ufc_storage_switch_control.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/aurora_losblos_valid_data_counter.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/fsi_aurora_data_rtl.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/fsi_aurora_data_rx_rtl.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/fsi_aurora_data_rxufc_rtl.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/fsi_aurora_data_tx_rtl.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/fsi_aurora_rtl.vhd
vhdl module_fsi_aurora $PROJECT_ROOT/03_design/module_fsi_aurora/hdl/fsi_aurora_tmtc_rtl.vhd
vhdl proc $PROJECT_ROOT/03_design/proc/hdl/proc_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_bus_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_decryp_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_encryp_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_eth_mdio.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_eth_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_eth_rx_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_eth_tx_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_logic_registers_pkg.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_logic_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_logic_tmtc_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_core_srv_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/fsi_tmtc_rtl.vhd
vhdl snrf031 $PROJECT_ROOT/03_design/snrf031/hdl/snrf031_rtl.vhd

# ******************************************************************************
#  Add XCO files
# ******************************************************************************
set list_xco [list \
$PROJECT_ROOT/03_design/ipx_rom_fsi_fl/hdl/ip_rom_fl_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_rom_fsi_rl/hdl/ip_rom_rl_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_afifo_16x9/hdl/ip_afifo_16x9_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_pll_sys/hdl/ip_pll_sys_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_pll_eth/hdl/ip_pll_eth_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_4k8_32k1/hdl/ip_mem_4k8_32k1_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_4k8_4k8/hdl/ip_mem_4k8_4k8_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_4k9_4k9/hdl/ip_mem_4k9_4k9_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_36k1_36k1/hdl/ip_mem_36k1_36k1_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_32x8/hdl/ip_mem_32x8_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_2kx1_128x16/hdl/ip_mem_2kx1_128x16_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_32k1_1k32/hdl/ip_mem_32k1_1k32_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_1k32_32k1/hdl/ip_mem_1k32_32k1_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_1k1_1k1/hdl/ip_mem_1k1_1k1_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_mem_1k1_1k1/hdl/ip_mem_1k1_1k1_dual_virtex6.vhd \
$PROJECT_ROOT/03_design/ipx_afifo_axis_1k32/hdl/ip_afifo_axis_1k32_virtex6.vhd \
]

# ******************************************************************************
#  Add COE files
# ******************************************************************************
set list_coe [list \
$PROJECT_ROOT/03_design/ipx_rom_fsi_rl/ise/rom_fsi_rl.coe \
$PROJECT_ROOT/03_design/ipx_rom_fsi_fl/ise/rom_fsi_fl.coe \
]
# ******************************************************************************