Info (10281): Verilog HDL Declaration information at FPGA_MiniProject.v(48): object "testwave" differs only in case from object "testWave" in the same scope File: C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v Line: 48
Info (10281): Verilog HDL Declaration information at FPGA_MiniProject.v(167): object "slClock" differs only in case from object "slclock" in the same scope File: C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v Line: 167
Warning (10268): Verilog HDL information at Sample_IP.v(42): always construct contains both blocking and non-blocking assignments File: C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v Line: 42
Warning (10268): Verilog HDL information at Controls_IP.v(186): always construct contains both blocking and non-blocking assignments File: C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v Line: 186
