{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537194656211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537194656226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 17 11:30:56 2018 " "Processing started: Mon Sep 17 11:30:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537194656226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194656226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp2_receptor_sem_tick -c exp2_receptor_sem_tick " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp2_receptor_sem_tick -c exp2_receptor_sem_tick" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194656226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537194657245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537194657245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "contador_m.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/contador_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674338 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/contador_m.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receptor_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receptor_fd-receptor_fd " "Found design unit 1: receptor_fd-receptor_fd" {  } { { "receptor_fd.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/receptor_fd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674338 ""} { "Info" "ISGN_ENTITY_NAME" "1 receptor_fd " "Found entity 1: receptor_fd" {  } { { "receptor_fd.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/receptor_fd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receptor_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receptor_uc-receptor_uc_arch " "Found design unit 1: receptor_uc-receptor_uc_arch" {  } { { "receptor_uc.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/receptor_uc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674338 ""} { "Info" "ISGN_ENTITY_NAME" "1 receptor_uc " "Found entity 1: receptor_uc" {  } { { "receptor_uc.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/receptor_uc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/deslocador_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674354 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/deslocador_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/registrador_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674354 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/registrador_n.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-hex7seg " "Found design unit 1: hex7seg-hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/hex7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674354 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/hex7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_paridade_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_paridade_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_paridade_n-gerador_paridade_n_arch " "Found design unit 1: gerador_paridade_n-gerador_paridade_n_arch" {  } { { "gerador_paridade_n.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/gerador_paridade_n.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674369 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_paridade_n " "Found entity 1: gerador_paridade_n" {  } { { "gerador_paridade_n.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/gerador_paridade_n.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537194674369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674369 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clock receptor_fd.vhd(55) " "VHDL error at receptor_fd.vhd(55): object \"clock\" is used but not declared" {  } { { "receptor_fd.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/receptor_fd.vhd" 55 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1537194674369 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "fim receptor_fd.vhd(55) " "VHDL error at receptor_fd.vhd(55): object \"fim\" is used but not declared" {  } { { "receptor_fd.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/receptor_fd.vhd" 55 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1537194674369 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out fim receptor_fd.vhd(55) " "VHDL error at receptor_fd.vhd(55): cannot associate formal port \"fim\" of mode \"out\" with an expression" {  } { { "receptor_fd.vhd" "" { Text "C:/Users/Lucas/OneDrive/Documentos/LabDig2/exp2_receptor/receptor_fd.vhd" 55 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1537194674369 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537194674713 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 17 11:31:14 2018 " "Processing ended: Mon Sep 17 11:31:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537194674713 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537194674713 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537194674713 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194674713 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537194675366 ""}
