Reading OpenROAD database at '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/47-odb-reportdisconnectedpins/top.odb'…
Reading library file at '/home/felix/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/h0ldzjka94yryiq8yxbxmwargpnmwhx6-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
sky130_ef_sc_hd__decap_12 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__fill*
[INFO DPL-0001] Placed 168 filler instances.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               208    1079.79
  Tap cell                                 44      55.05
  Clock buffer                              6     138.88
  Timing Repair Buffer                     38     289.03
  Inverter                                 39     146.39
  Clock inverter                            2      35.03
  Sequential cell                          31     779.50
  Multi-Input combinational cell           71     554.28
  Total                                   439    3077.95
Writing OpenROAD database to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/51-openroad-fillinsertion/top.odb'…
Writing netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/51-openroad-fillinsertion/top.nl.v'…
Writing powered netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/51-openroad-fillinsertion/top.pnl.v'…
Writing layout to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/51-openroad-fillinsertion/top.def'…
Writing timing constraints to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/51-openroad-fillinsertion/top.sdc'…
