
Practica04_f767.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bdc  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002dd4  08002dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002df4  08002df4  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  08002df4  08002df4  00012df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002dfc  08002dfc  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dfc  08002dfc  00012dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e00  08002e00  00012e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08002e04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000020  08002e24  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d0  08002e24  000200d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cfe2  00000000  00000000  0002004e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c8e  00000000  00000000  0002d030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000890  00000000  00000000  0002ecc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007d8  00000000  00000000  0002f550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027997  00000000  00000000  0002fd28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b723  00000000  00000000  000576bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f885c  00000000  00000000  00062de2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015b63e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002100  00000000  00000000  0015b690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000020 	.word	0x20000020
 8000214:	00000000 	.word	0x00000000
 8000218:	08002dbc 	.word	0x08002dbc

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000024 	.word	0x20000024
 8000234:	08002dbc 	.word	0x08002dbc

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000248:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800024c:	f000 b974 	b.w	8000538 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	4604      	mov	r4, r0
 8000270:	468e      	mov	lr, r1
 8000272:	2b00      	cmp	r3, #0
 8000274:	d14d      	bne.n	8000312 <__udivmoddi4+0xaa>
 8000276:	428a      	cmp	r2, r1
 8000278:	4694      	mov	ip, r2
 800027a:	d969      	bls.n	8000350 <__udivmoddi4+0xe8>
 800027c:	fab2 f282 	clz	r2, r2
 8000280:	b152      	cbz	r2, 8000298 <__udivmoddi4+0x30>
 8000282:	fa01 f302 	lsl.w	r3, r1, r2
 8000286:	f1c2 0120 	rsb	r1, r2, #32
 800028a:	fa20 f101 	lsr.w	r1, r0, r1
 800028e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000292:	ea41 0e03 	orr.w	lr, r1, r3
 8000296:	4094      	lsls	r4, r2
 8000298:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800029c:	0c21      	lsrs	r1, r4, #16
 800029e:	fbbe f6f8 	udiv	r6, lr, r8
 80002a2:	fa1f f78c 	uxth.w	r7, ip
 80002a6:	fb08 e316 	mls	r3, r8, r6, lr
 80002aa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002ae:	fb06 f107 	mul.w	r1, r6, r7
 80002b2:	4299      	cmp	r1, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x64>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002be:	f080 811f 	bcs.w	8000500 <__udivmoddi4+0x298>
 80002c2:	4299      	cmp	r1, r3
 80002c4:	f240 811c 	bls.w	8000500 <__udivmoddi4+0x298>
 80002c8:	3e02      	subs	r6, #2
 80002ca:	4463      	add	r3, ip
 80002cc:	1a5b      	subs	r3, r3, r1
 80002ce:	b2a4      	uxth	r4, r4
 80002d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d4:	fb08 3310 	mls	r3, r8, r0, r3
 80002d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002dc:	fb00 f707 	mul.w	r7, r0, r7
 80002e0:	42a7      	cmp	r7, r4
 80002e2:	d90a      	bls.n	80002fa <__udivmoddi4+0x92>
 80002e4:	eb1c 0404 	adds.w	r4, ip, r4
 80002e8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002ec:	f080 810a 	bcs.w	8000504 <__udivmoddi4+0x29c>
 80002f0:	42a7      	cmp	r7, r4
 80002f2:	f240 8107 	bls.w	8000504 <__udivmoddi4+0x29c>
 80002f6:	4464      	add	r4, ip
 80002f8:	3802      	subs	r0, #2
 80002fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002fe:	1be4      	subs	r4, r4, r7
 8000300:	2600      	movs	r6, #0
 8000302:	b11d      	cbz	r5, 800030c <__udivmoddi4+0xa4>
 8000304:	40d4      	lsrs	r4, r2
 8000306:	2300      	movs	r3, #0
 8000308:	e9c5 4300 	strd	r4, r3, [r5]
 800030c:	4631      	mov	r1, r6
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	428b      	cmp	r3, r1
 8000314:	d909      	bls.n	800032a <__udivmoddi4+0xc2>
 8000316:	2d00      	cmp	r5, #0
 8000318:	f000 80ef 	beq.w	80004fa <__udivmoddi4+0x292>
 800031c:	2600      	movs	r6, #0
 800031e:	e9c5 0100 	strd	r0, r1, [r5]
 8000322:	4630      	mov	r0, r6
 8000324:	4631      	mov	r1, r6
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	fab3 f683 	clz	r6, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d14a      	bne.n	80003c8 <__udivmoddi4+0x160>
 8000332:	428b      	cmp	r3, r1
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0xd4>
 8000336:	4282      	cmp	r2, r0
 8000338:	f200 80f9 	bhi.w	800052e <__udivmoddi4+0x2c6>
 800033c:	1a84      	subs	r4, r0, r2
 800033e:	eb61 0303 	sbc.w	r3, r1, r3
 8000342:	2001      	movs	r0, #1
 8000344:	469e      	mov	lr, r3
 8000346:	2d00      	cmp	r5, #0
 8000348:	d0e0      	beq.n	800030c <__udivmoddi4+0xa4>
 800034a:	e9c5 4e00 	strd	r4, lr, [r5]
 800034e:	e7dd      	b.n	800030c <__udivmoddi4+0xa4>
 8000350:	b902      	cbnz	r2, 8000354 <__udivmoddi4+0xec>
 8000352:	deff      	udf	#255	; 0xff
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	2a00      	cmp	r2, #0
 800035a:	f040 8092 	bne.w	8000482 <__udivmoddi4+0x21a>
 800035e:	eba1 010c 	sub.w	r1, r1, ip
 8000362:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000366:	fa1f fe8c 	uxth.w	lr, ip
 800036a:	2601      	movs	r6, #1
 800036c:	0c20      	lsrs	r0, r4, #16
 800036e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000372:	fb07 1113 	mls	r1, r7, r3, r1
 8000376:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800037a:	fb0e f003 	mul.w	r0, lr, r3
 800037e:	4288      	cmp	r0, r1
 8000380:	d908      	bls.n	8000394 <__udivmoddi4+0x12c>
 8000382:	eb1c 0101 	adds.w	r1, ip, r1
 8000386:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x12a>
 800038c:	4288      	cmp	r0, r1
 800038e:	f200 80cb 	bhi.w	8000528 <__udivmoddi4+0x2c0>
 8000392:	4643      	mov	r3, r8
 8000394:	1a09      	subs	r1, r1, r0
 8000396:	b2a4      	uxth	r4, r4
 8000398:	fbb1 f0f7 	udiv	r0, r1, r7
 800039c:	fb07 1110 	mls	r1, r7, r0, r1
 80003a0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003a4:	fb0e fe00 	mul.w	lr, lr, r0
 80003a8:	45a6      	cmp	lr, r4
 80003aa:	d908      	bls.n	80003be <__udivmoddi4+0x156>
 80003ac:	eb1c 0404 	adds.w	r4, ip, r4
 80003b0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x154>
 80003b6:	45a6      	cmp	lr, r4
 80003b8:	f200 80bb 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003bc:	4608      	mov	r0, r1
 80003be:	eba4 040e 	sub.w	r4, r4, lr
 80003c2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003c6:	e79c      	b.n	8000302 <__udivmoddi4+0x9a>
 80003c8:	f1c6 0720 	rsb	r7, r6, #32
 80003cc:	40b3      	lsls	r3, r6
 80003ce:	fa22 fc07 	lsr.w	ip, r2, r7
 80003d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003d6:	fa20 f407 	lsr.w	r4, r0, r7
 80003da:	fa01 f306 	lsl.w	r3, r1, r6
 80003de:	431c      	orrs	r4, r3
 80003e0:	40f9      	lsrs	r1, r7
 80003e2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003e6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ea:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ee:	0c20      	lsrs	r0, r4, #16
 80003f0:	fa1f fe8c 	uxth.w	lr, ip
 80003f4:	fb09 1118 	mls	r1, r9, r8, r1
 80003f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003fc:	fb08 f00e 	mul.w	r0, r8, lr
 8000400:	4288      	cmp	r0, r1
 8000402:	fa02 f206 	lsl.w	r2, r2, r6
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x1b8>
 8000408:	eb1c 0101 	adds.w	r1, ip, r1
 800040c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000410:	f080 8088 	bcs.w	8000524 <__udivmoddi4+0x2bc>
 8000414:	4288      	cmp	r0, r1
 8000416:	f240 8085 	bls.w	8000524 <__udivmoddi4+0x2bc>
 800041a:	f1a8 0802 	sub.w	r8, r8, #2
 800041e:	4461      	add	r1, ip
 8000420:	1a09      	subs	r1, r1, r0
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb1 f0f9 	udiv	r0, r1, r9
 8000428:	fb09 1110 	mls	r1, r9, r0, r1
 800042c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	458e      	cmp	lr, r1
 8000436:	d908      	bls.n	800044a <__udivmoddi4+0x1e2>
 8000438:	eb1c 0101 	adds.w	r1, ip, r1
 800043c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000440:	d26c      	bcs.n	800051c <__udivmoddi4+0x2b4>
 8000442:	458e      	cmp	lr, r1
 8000444:	d96a      	bls.n	800051c <__udivmoddi4+0x2b4>
 8000446:	3802      	subs	r0, #2
 8000448:	4461      	add	r1, ip
 800044a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800044e:	fba0 9402 	umull	r9, r4, r0, r2
 8000452:	eba1 010e 	sub.w	r1, r1, lr
 8000456:	42a1      	cmp	r1, r4
 8000458:	46c8      	mov	r8, r9
 800045a:	46a6      	mov	lr, r4
 800045c:	d356      	bcc.n	800050c <__udivmoddi4+0x2a4>
 800045e:	d053      	beq.n	8000508 <__udivmoddi4+0x2a0>
 8000460:	b15d      	cbz	r5, 800047a <__udivmoddi4+0x212>
 8000462:	ebb3 0208 	subs.w	r2, r3, r8
 8000466:	eb61 010e 	sbc.w	r1, r1, lr
 800046a:	fa01 f707 	lsl.w	r7, r1, r7
 800046e:	fa22 f306 	lsr.w	r3, r2, r6
 8000472:	40f1      	lsrs	r1, r6
 8000474:	431f      	orrs	r7, r3
 8000476:	e9c5 7100 	strd	r7, r1, [r5]
 800047a:	2600      	movs	r6, #0
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	f1c2 0320 	rsb	r3, r2, #32
 8000486:	40d8      	lsrs	r0, r3
 8000488:	fa0c fc02 	lsl.w	ip, ip, r2
 800048c:	fa21 f303 	lsr.w	r3, r1, r3
 8000490:	4091      	lsls	r1, r2
 8000492:	4301      	orrs	r1, r0
 8000494:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fbb3 f0f7 	udiv	r0, r3, r7
 80004a0:	fb07 3610 	mls	r6, r7, r0, r3
 80004a4:	0c0b      	lsrs	r3, r1, #16
 80004a6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004aa:	fb00 f60e 	mul.w	r6, r0, lr
 80004ae:	429e      	cmp	r6, r3
 80004b0:	fa04 f402 	lsl.w	r4, r4, r2
 80004b4:	d908      	bls.n	80004c8 <__udivmoddi4+0x260>
 80004b6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ba:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004be:	d22f      	bcs.n	8000520 <__udivmoddi4+0x2b8>
 80004c0:	429e      	cmp	r6, r3
 80004c2:	d92d      	bls.n	8000520 <__udivmoddi4+0x2b8>
 80004c4:	3802      	subs	r0, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	1b9b      	subs	r3, r3, r6
 80004ca:	b289      	uxth	r1, r1
 80004cc:	fbb3 f6f7 	udiv	r6, r3, r7
 80004d0:	fb07 3316 	mls	r3, r7, r6, r3
 80004d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d8:	fb06 f30e 	mul.w	r3, r6, lr
 80004dc:	428b      	cmp	r3, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x28a>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004e8:	d216      	bcs.n	8000518 <__udivmoddi4+0x2b0>
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d914      	bls.n	8000518 <__udivmoddi4+0x2b0>
 80004ee:	3e02      	subs	r6, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	1ac9      	subs	r1, r1, r3
 80004f4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004f8:	e738      	b.n	800036c <__udivmoddi4+0x104>
 80004fa:	462e      	mov	r6, r5
 80004fc:	4628      	mov	r0, r5
 80004fe:	e705      	b.n	800030c <__udivmoddi4+0xa4>
 8000500:	4606      	mov	r6, r0
 8000502:	e6e3      	b.n	80002cc <__udivmoddi4+0x64>
 8000504:	4618      	mov	r0, r3
 8000506:	e6f8      	b.n	80002fa <__udivmoddi4+0x92>
 8000508:	454b      	cmp	r3, r9
 800050a:	d2a9      	bcs.n	8000460 <__udivmoddi4+0x1f8>
 800050c:	ebb9 0802 	subs.w	r8, r9, r2
 8000510:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000514:	3801      	subs	r0, #1
 8000516:	e7a3      	b.n	8000460 <__udivmoddi4+0x1f8>
 8000518:	4646      	mov	r6, r8
 800051a:	e7ea      	b.n	80004f2 <__udivmoddi4+0x28a>
 800051c:	4620      	mov	r0, r4
 800051e:	e794      	b.n	800044a <__udivmoddi4+0x1e2>
 8000520:	4640      	mov	r0, r8
 8000522:	e7d1      	b.n	80004c8 <__udivmoddi4+0x260>
 8000524:	46d0      	mov	r8, sl
 8000526:	e77b      	b.n	8000420 <__udivmoddi4+0x1b8>
 8000528:	3b02      	subs	r3, #2
 800052a:	4461      	add	r1, ip
 800052c:	e732      	b.n	8000394 <__udivmoddi4+0x12c>
 800052e:	4630      	mov	r0, r6
 8000530:	e709      	b.n	8000346 <__udivmoddi4+0xde>
 8000532:	4464      	add	r4, ip
 8000534:	3802      	subs	r0, #2
 8000536:	e742      	b.n	80003be <__udivmoddi4+0x156>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <delayInit>:
#include "API_delay.h"

void delayInit(delay_t *delay, tick_t duration) {
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	6039      	str	r1, [r7, #0]

	if (delay == NULL || duration == 0) {
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d002      	beq.n	8000552 <delayInit+0x16>
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d101      	bne.n	8000556 <delayInit+0x1a>
		Error_Handler_API_delay();
 8000552:	f000 f83b 	bl	80005cc <Error_Handler_API_delay>
	}
	delay->duration = duration;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	683a      	ldr	r2, [r7, #0]
 800055a:	605a      	str	r2, [r3, #4]
}
 800055c:	bf00      	nop
 800055e:	3708      	adds	r7, #8
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <delayRead>:

bool_t delayRead(delay_t *delay) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]

	bool flag = false;
 800056c:	2300      	movs	r3, #0
 800056e:	73fb      	strb	r3, [r7, #15]

	if (delay == NULL) {
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d101      	bne.n	800057a <delayRead+0x16>
		Error_Handler_API_delay();
 8000576:	f000 f829 	bl	80005cc <Error_Handler_API_delay>
	}

	if(delay->duration == 0)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	685b      	ldr	r3, [r3, #4]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d101      	bne.n	8000586 <delayRead+0x22>
	{
		return flag;
 8000582:	7bfb      	ldrb	r3, [r7, #15]
 8000584:	e01e      	b.n	80005c4 <delayRead+0x60>
	}

	if (delay->running) {
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	7a1b      	ldrb	r3, [r3, #8]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d011      	beq.n	80005b2 <delayRead+0x4e>
		if (HAL_GetTick() - delay->startTime >= delay->duration) {
 800058e:	f000 f8f5 	bl	800077c <HAL_GetTick>
 8000592:	4602      	mov	r2, r0
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	1ad2      	subs	r2, r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	429a      	cmp	r2, r3
 80005a0:	d30f      	bcc.n	80005c2 <delayRead+0x5e>
			flag = true;
 80005a2:	2301      	movs	r3, #1
 80005a4:	73fb      	strb	r3, [r7, #15]
			delay->startTime = HAL_GetTick();
 80005a6:	f000 f8e9 	bl	800077c <HAL_GetTick>
 80005aa:	4602      	mov	r2, r0
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	e007      	b.n	80005c2 <delayRead+0x5e>
		}

	} else {
		delay->startTime = HAL_GetTick();
 80005b2:	f000 f8e3 	bl	800077c <HAL_GetTick>
 80005b6:	4602      	mov	r2, r0
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	601a      	str	r2, [r3, #0]
		delay->running = true;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2201      	movs	r2, #1
 80005c0:	721a      	strb	r2, [r3, #8]
	}
	return flag;
 80005c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3710      	adds	r7, #16
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <Error_Handler_API_delay>:
	if (delay->running) {
		delay->duration = duration;
	}
}

void Error_Handler_API_delay(void) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED_RED);
 80005d0:	2002      	movs	r0, #2
 80005d2:	f000 f84d 	bl	8000670 <BSP_LED_On>
	while (1) {
 80005d6:	e7fe      	b.n	80005d6 <Error_Handler_API_delay+0xa>

080005d8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b08a      	sub	sp, #40	; 0x28
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d10c      	bne.n	8000602 <BSP_LED_Init+0x2a>
 80005e8:	4b1e      	ldr	r3, [pc, #120]	; (8000664 <BSP_LED_Init+0x8c>)
 80005ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ec:	4a1d      	ldr	r2, [pc, #116]	; (8000664 <BSP_LED_Init+0x8c>)
 80005ee:	f043 0302 	orr.w	r3, r3, #2
 80005f2:	6313      	str	r3, [r2, #48]	; 0x30
 80005f4:	4b1b      	ldr	r3, [pc, #108]	; (8000664 <BSP_LED_Init+0x8c>)
 80005f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f8:	f003 0302 	and.w	r3, r3, #2
 80005fc:	613b      	str	r3, [r7, #16]
 80005fe:	693b      	ldr	r3, [r7, #16]
 8000600:	e00b      	b.n	800061a <BSP_LED_Init+0x42>
 8000602:	4b18      	ldr	r3, [pc, #96]	; (8000664 <BSP_LED_Init+0x8c>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a17      	ldr	r2, [pc, #92]	; (8000664 <BSP_LED_Init+0x8c>)
 8000608:	f043 0302 	orr.w	r3, r3, #2
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b15      	ldr	r3, [pc, #84]	; (8000664 <BSP_LED_Init+0x8c>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0302 	and.w	r3, r3, #2
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	4a12      	ldr	r2, [pc, #72]	; (8000668 <BSP_LED_Init+0x90>)
 800061e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000624:	2301      	movs	r3, #1
 8000626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800062c:	2303      	movs	r3, #3
 800062e:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	4a0e      	ldr	r2, [pc, #56]	; (800066c <BSP_LED_Init+0x94>)
 8000634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000638:	f107 0214 	add.w	r2, r7, #20
 800063c:	4611      	mov	r1, r2
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f98e 	bl	8000960 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4a09      	ldr	r2, [pc, #36]	; (800066c <BSP_LED_Init+0x94>)
 8000648:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	4a06      	ldr	r2, [pc, #24]	; (8000668 <BSP_LED_Init+0x90>)
 8000650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000654:	2200      	movs	r2, #0
 8000656:	4619      	mov	r1, r3
 8000658:	f000 fb2e 	bl	8000cb8 <HAL_GPIO_WritePin>
}
 800065c:	bf00      	nop
 800065e:	3728      	adds	r7, #40	; 0x28
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40023800 	.word	0x40023800
 8000668:	08002dd4 	.word	0x08002dd4
 800066c:	20000000 	.word	0x20000000

08000670 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 800067a:	79fb      	ldrb	r3, [r7, #7]
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <BSP_LED_On+0x2c>)
 800067e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	4a06      	ldr	r2, [pc, #24]	; (80006a0 <BSP_LED_On+0x30>)
 8000686:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800068a:	2201      	movs	r2, #1
 800068c:	4619      	mov	r1, r3
 800068e:	f000 fb13 	bl	8000cb8 <HAL_GPIO_WritePin>
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	20000000 	.word	0x20000000
 80006a0:	08002dd4 	.word	0x08002dd4

080006a4 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80006ae:	79fb      	ldrb	r3, [r7, #7]
 80006b0:	4a07      	ldr	r2, [pc, #28]	; (80006d0 <BSP_LED_Off+0x2c>)
 80006b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	4a06      	ldr	r2, [pc, #24]	; (80006d4 <BSP_LED_Off+0x30>)
 80006ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006be:	2200      	movs	r2, #0
 80006c0:	4619      	mov	r1, r3
 80006c2:	f000 faf9 	bl	8000cb8 <HAL_GPIO_WritePin>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000000 	.word	0x20000000
 80006d4:	08002dd4 	.word	0x08002dd4

080006d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006dc:	2003      	movs	r0, #3
 80006de:	f000 f90b 	bl	80008f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006e2:	2000      	movs	r0, #0
 80006e4:	f000 f806 	bl	80006f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006e8:	f002 fa52 	bl	8002b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006ec:	2300      	movs	r3, #0
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006fc:	4b12      	ldr	r3, [pc, #72]	; (8000748 <HAL_InitTick+0x54>)
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	4b12      	ldr	r3, [pc, #72]	; (800074c <HAL_InitTick+0x58>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	4619      	mov	r1, r3
 8000706:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800070a:	fbb3 f3f1 	udiv	r3, r3, r1
 800070e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000712:	4618      	mov	r0, r3
 8000714:	f000 f917 	bl	8000946 <HAL_SYSTICK_Config>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800071e:	2301      	movs	r3, #1
 8000720:	e00e      	b.n	8000740 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2b0f      	cmp	r3, #15
 8000726:	d80a      	bhi.n	800073e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000728:	2200      	movs	r2, #0
 800072a:	6879      	ldr	r1, [r7, #4]
 800072c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000730:	f000 f8ed 	bl	800090e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000734:	4a06      	ldr	r2, [pc, #24]	; (8000750 <HAL_InitTick+0x5c>)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800073a:	2300      	movs	r3, #0
 800073c:	e000      	b.n	8000740 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800073e:	2301      	movs	r3, #1
}
 8000740:	4618      	mov	r0, r3
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	2000001c 	.word	0x2000001c
 800074c:	20000010 	.word	0x20000010
 8000750:	2000000c 	.word	0x2000000c

08000754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_IncTick+0x20>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	461a      	mov	r2, r3
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <HAL_IncTick+0x24>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4413      	add	r3, r2
 8000764:	4a04      	ldr	r2, [pc, #16]	; (8000778 <HAL_IncTick+0x24>)
 8000766:	6013      	str	r3, [r2, #0]
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	20000010 	.word	0x20000010
 8000778:	2000003c 	.word	0x2000003c

0800077c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  return uwTick;
 8000780:	4b03      	ldr	r3, [pc, #12]	; (8000790 <HAL_GetTick+0x14>)
 8000782:	681b      	ldr	r3, [r3, #0]
}
 8000784:	4618      	mov	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	2000003c 	.word	0x2000003c

08000794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a4:	4b0b      	ldr	r3, [pc, #44]	; (80007d4 <__NVIC_SetPriorityGrouping+0x40>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007b0:	4013      	ands	r3, r2
 80007b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80007bc:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <__NVIC_SetPriorityGrouping+0x44>)
 80007be:	4313      	orrs	r3, r2
 80007c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007c2:	4a04      	ldr	r2, [pc, #16]	; (80007d4 <__NVIC_SetPriorityGrouping+0x40>)
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	60d3      	str	r3, [r2, #12]
}
 80007c8:	bf00      	nop
 80007ca:	3714      	adds	r7, #20
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	e000ed00 	.word	0xe000ed00
 80007d8:	05fa0000 	.word	0x05fa0000

080007dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <__NVIC_GetPriorityGrouping+0x18>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	0a1b      	lsrs	r3, r3, #8
 80007e6:	f003 0307 	and.w	r3, r3, #7
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	e000ed00 	.word	0xe000ed00

080007f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000808:	2b00      	cmp	r3, #0
 800080a:	db0a      	blt.n	8000822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	b2da      	uxtb	r2, r3
 8000810:	490c      	ldr	r1, [pc, #48]	; (8000844 <__NVIC_SetPriority+0x4c>)
 8000812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000816:	0112      	lsls	r2, r2, #4
 8000818:	b2d2      	uxtb	r2, r2
 800081a:	440b      	add	r3, r1
 800081c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000820:	e00a      	b.n	8000838 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	b2da      	uxtb	r2, r3
 8000826:	4908      	ldr	r1, [pc, #32]	; (8000848 <__NVIC_SetPriority+0x50>)
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	f003 030f 	and.w	r3, r3, #15
 800082e:	3b04      	subs	r3, #4
 8000830:	0112      	lsls	r2, r2, #4
 8000832:	b2d2      	uxtb	r2, r2
 8000834:	440b      	add	r3, r1
 8000836:	761a      	strb	r2, [r3, #24]
}
 8000838:	bf00      	nop
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	e000e100 	.word	0xe000e100
 8000848:	e000ed00 	.word	0xe000ed00

0800084c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800084c:	b480      	push	{r7}
 800084e:	b089      	sub	sp, #36	; 0x24
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	f003 0307 	and.w	r3, r3, #7
 800085e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	f1c3 0307 	rsb	r3, r3, #7
 8000866:	2b04      	cmp	r3, #4
 8000868:	bf28      	it	cs
 800086a:	2304      	movcs	r3, #4
 800086c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	3304      	adds	r3, #4
 8000872:	2b06      	cmp	r3, #6
 8000874:	d902      	bls.n	800087c <NVIC_EncodePriority+0x30>
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	3b03      	subs	r3, #3
 800087a:	e000      	b.n	800087e <NVIC_EncodePriority+0x32>
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000880:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000884:	69bb      	ldr	r3, [r7, #24]
 8000886:	fa02 f303 	lsl.w	r3, r2, r3
 800088a:	43da      	mvns	r2, r3
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	401a      	ands	r2, r3
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000894:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	fa01 f303 	lsl.w	r3, r1, r3
 800089e:	43d9      	mvns	r1, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a4:	4313      	orrs	r3, r2
         );
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3724      	adds	r7, #36	; 0x24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
	...

080008b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3b01      	subs	r3, #1
 80008c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008c4:	d301      	bcc.n	80008ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008c6:	2301      	movs	r3, #1
 80008c8:	e00f      	b.n	80008ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ca:	4a0a      	ldr	r2, [pc, #40]	; (80008f4 <SysTick_Config+0x40>)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	3b01      	subs	r3, #1
 80008d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008d2:	210f      	movs	r1, #15
 80008d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008d8:	f7ff ff8e 	bl	80007f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008dc:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <SysTick_Config+0x40>)
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008e2:	4b04      	ldr	r3, [pc, #16]	; (80008f4 <SysTick_Config+0x40>)
 80008e4:	2207      	movs	r2, #7
 80008e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008e8:	2300      	movs	r3, #0
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	e000e010 	.word	0xe000e010

080008f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f7ff ff47 	bl	8000794 <__NVIC_SetPriorityGrouping>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	4603      	mov	r3, r0
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
 800091a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000920:	f7ff ff5c 	bl	80007dc <__NVIC_GetPriorityGrouping>
 8000924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000926:	687a      	ldr	r2, [r7, #4]
 8000928:	68b9      	ldr	r1, [r7, #8]
 800092a:	6978      	ldr	r0, [r7, #20]
 800092c:	f7ff ff8e 	bl	800084c <NVIC_EncodePriority>
 8000930:	4602      	mov	r2, r0
 8000932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000936:	4611      	mov	r1, r2
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff ff5d 	bl	80007f8 <__NVIC_SetPriority>
}
 800093e:	bf00      	nop
 8000940:	3718      	adds	r7, #24
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	b082      	sub	sp, #8
 800094a:	af00      	add	r7, sp, #0
 800094c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f7ff ffb0 	bl	80008b4 <SysTick_Config>
 8000954:	4603      	mov	r3, r0
}
 8000956:	4618      	mov	r0, r3
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000960:	b480      	push	{r7}
 8000962:	b089      	sub	sp, #36	; 0x24
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800096a:	2300      	movs	r3, #0
 800096c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000976:	2300      	movs	r3, #0
 8000978:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800097a:	2300      	movs	r3, #0
 800097c:	61fb      	str	r3, [r7, #28]
 800097e:	e175      	b.n	8000c6c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000980:	2201      	movs	r2, #1
 8000982:	69fb      	ldr	r3, [r7, #28]
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	697a      	ldr	r2, [r7, #20]
 8000990:	4013      	ands	r3, r2
 8000992:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	429a      	cmp	r2, r3
 800099a:	f040 8164 	bne.w	8000c66 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	f003 0303 	and.w	r3, r3, #3
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d005      	beq.n	80009b6 <HAL_GPIO_Init+0x56>
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	f003 0303 	and.w	r3, r3, #3
 80009b2:	2b02      	cmp	r3, #2
 80009b4:	d130      	bne.n	8000a18 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80009bc:	69fb      	ldr	r3, [r7, #28]
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	2203      	movs	r2, #3
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	43db      	mvns	r3, r3
 80009c8:	69ba      	ldr	r2, [r7, #24]
 80009ca:	4013      	ands	r3, r2
 80009cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	68da      	ldr	r2, [r3, #12]
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	69ba      	ldr	r2, [r7, #24]
 80009dc:	4313      	orrs	r3, r2
 80009de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	69ba      	ldr	r2, [r7, #24]
 80009e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ec:	2201      	movs	r2, #1
 80009ee:	69fb      	ldr	r3, [r7, #28]
 80009f0:	fa02 f303 	lsl.w	r3, r2, r3
 80009f4:	43db      	mvns	r3, r3
 80009f6:	69ba      	ldr	r2, [r7, #24]
 80009f8:	4013      	ands	r3, r2
 80009fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	091b      	lsrs	r3, r3, #4
 8000a02:	f003 0201 	and.w	r2, r3, #1
 8000a06:	69fb      	ldr	r3, [r7, #28]
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	69ba      	ldr	r2, [r7, #24]
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	69ba      	ldr	r2, [r7, #24]
 8000a16:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	f003 0303 	and.w	r3, r3, #3
 8000a20:	2b03      	cmp	r3, #3
 8000a22:	d017      	beq.n	8000a54 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	2203      	movs	r2, #3
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	43db      	mvns	r3, r3
 8000a36:	69ba      	ldr	r2, [r7, #24]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	689a      	ldr	r2, [r3, #8]
 8000a40:	69fb      	ldr	r3, [r7, #28]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	69ba      	ldr	r2, [r7, #24]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	69ba      	ldr	r2, [r7, #24]
 8000a52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f003 0303 	and.w	r3, r3, #3
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d123      	bne.n	8000aa8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	08da      	lsrs	r2, r3, #3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3208      	adds	r2, #8
 8000a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000a6e:	69fb      	ldr	r3, [r7, #28]
 8000a70:	f003 0307 	and.w	r3, r3, #7
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	220f      	movs	r2, #15
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	69ba      	ldr	r2, [r7, #24]
 8000a80:	4013      	ands	r3, r2
 8000a82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	691a      	ldr	r2, [r3, #16]
 8000a88:	69fb      	ldr	r3, [r7, #28]
 8000a8a:	f003 0307 	and.w	r3, r3, #7
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	fa02 f303 	lsl.w	r3, r2, r3
 8000a94:	69ba      	ldr	r2, [r7, #24]
 8000a96:	4313      	orrs	r3, r2
 8000a98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	08da      	lsrs	r2, r3, #3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	3208      	adds	r2, #8
 8000aa2:	69b9      	ldr	r1, [r7, #24]
 8000aa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000aae:	69fb      	ldr	r3, [r7, #28]
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	4013      	ands	r3, r2
 8000abe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f003 0203 	and.w	r2, r3, #3
 8000ac8:	69fb      	ldr	r3, [r7, #28]
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad0:	69ba      	ldr	r2, [r7, #24]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	69ba      	ldr	r2, [r7, #24]
 8000ada:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	f000 80be 	beq.w	8000c66 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	4b66      	ldr	r3, [pc, #408]	; (8000c84 <HAL_GPIO_Init+0x324>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	4a65      	ldr	r2, [pc, #404]	; (8000c84 <HAL_GPIO_Init+0x324>)
 8000af0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af4:	6453      	str	r3, [r2, #68]	; 0x44
 8000af6:	4b63      	ldr	r3, [pc, #396]	; (8000c84 <HAL_GPIO_Init+0x324>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000b02:	4a61      	ldr	r2, [pc, #388]	; (8000c88 <HAL_GPIO_Init+0x328>)
 8000b04:	69fb      	ldr	r3, [r7, #28]
 8000b06:	089b      	lsrs	r3, r3, #2
 8000b08:	3302      	adds	r3, #2
 8000b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	f003 0303 	and.w	r3, r3, #3
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	220f      	movs	r2, #15
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	69ba      	ldr	r2, [r7, #24]
 8000b22:	4013      	ands	r3, r2
 8000b24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a58      	ldr	r2, [pc, #352]	; (8000c8c <HAL_GPIO_Init+0x32c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d037      	beq.n	8000b9e <HAL_GPIO_Init+0x23e>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4a57      	ldr	r2, [pc, #348]	; (8000c90 <HAL_GPIO_Init+0x330>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d031      	beq.n	8000b9a <HAL_GPIO_Init+0x23a>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4a56      	ldr	r2, [pc, #344]	; (8000c94 <HAL_GPIO_Init+0x334>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d02b      	beq.n	8000b96 <HAL_GPIO_Init+0x236>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a55      	ldr	r2, [pc, #340]	; (8000c98 <HAL_GPIO_Init+0x338>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d025      	beq.n	8000b92 <HAL_GPIO_Init+0x232>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a54      	ldr	r2, [pc, #336]	; (8000c9c <HAL_GPIO_Init+0x33c>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d01f      	beq.n	8000b8e <HAL_GPIO_Init+0x22e>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a53      	ldr	r2, [pc, #332]	; (8000ca0 <HAL_GPIO_Init+0x340>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d019      	beq.n	8000b8a <HAL_GPIO_Init+0x22a>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a52      	ldr	r2, [pc, #328]	; (8000ca4 <HAL_GPIO_Init+0x344>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d013      	beq.n	8000b86 <HAL_GPIO_Init+0x226>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4a51      	ldr	r2, [pc, #324]	; (8000ca8 <HAL_GPIO_Init+0x348>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d00d      	beq.n	8000b82 <HAL_GPIO_Init+0x222>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a50      	ldr	r2, [pc, #320]	; (8000cac <HAL_GPIO_Init+0x34c>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d007      	beq.n	8000b7e <HAL_GPIO_Init+0x21e>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a4f      	ldr	r2, [pc, #316]	; (8000cb0 <HAL_GPIO_Init+0x350>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d101      	bne.n	8000b7a <HAL_GPIO_Init+0x21a>
 8000b76:	2309      	movs	r3, #9
 8000b78:	e012      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b7a:	230a      	movs	r3, #10
 8000b7c:	e010      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b7e:	2308      	movs	r3, #8
 8000b80:	e00e      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b82:	2307      	movs	r3, #7
 8000b84:	e00c      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b86:	2306      	movs	r3, #6
 8000b88:	e00a      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b8a:	2305      	movs	r3, #5
 8000b8c:	e008      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b8e:	2304      	movs	r3, #4
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b92:	2303      	movs	r3, #3
 8000b94:	e004      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b96:	2302      	movs	r3, #2
 8000b98:	e002      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e000      	b.n	8000ba0 <HAL_GPIO_Init+0x240>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	69fa      	ldr	r2, [r7, #28]
 8000ba2:	f002 0203 	and.w	r2, r2, #3
 8000ba6:	0092      	lsls	r2, r2, #2
 8000ba8:	4093      	lsls	r3, r2
 8000baa:	69ba      	ldr	r2, [r7, #24]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000bb0:	4935      	ldr	r1, [pc, #212]	; (8000c88 <HAL_GPIO_Init+0x328>)
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	089b      	lsrs	r3, r3, #2
 8000bb6:	3302      	adds	r3, #2
 8000bb8:	69ba      	ldr	r2, [r7, #24]
 8000bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bbe:	4b3d      	ldr	r3, [pc, #244]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	43db      	mvns	r3, r3
 8000bc8:	69ba      	ldr	r2, [r7, #24]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d003      	beq.n	8000be2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000bda:	69ba      	ldr	r2, [r7, #24]
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000be2:	4a34      	ldr	r2, [pc, #208]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000be8:	4b32      	ldr	r3, [pc, #200]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	69ba      	ldr	r2, [r7, #24]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d003      	beq.n	8000c0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000c04:	69ba      	ldr	r2, [r7, #24]
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000c0c:	4a29      	ldr	r2, [pc, #164]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000c0e:	69bb      	ldr	r3, [r7, #24]
 8000c10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c12:	4b28      	ldr	r3, [pc, #160]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	69ba      	ldr	r2, [r7, #24]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d003      	beq.n	8000c36 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000c2e:	69ba      	ldr	r2, [r7, #24]
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000c36:	4a1f      	ldr	r2, [pc, #124]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c3c:	4b1d      	ldr	r3, [pc, #116]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	43db      	mvns	r3, r3
 8000c46:	69ba      	ldr	r2, [r7, #24]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000c58:	69ba      	ldr	r2, [r7, #24]
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000c60:	4a14      	ldr	r2, [pc, #80]	; (8000cb4 <HAL_GPIO_Init+0x354>)
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c66:	69fb      	ldr	r3, [r7, #28]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	61fb      	str	r3, [r7, #28]
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	2b0f      	cmp	r3, #15
 8000c70:	f67f ae86 	bls.w	8000980 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8000c74:	bf00      	nop
 8000c76:	bf00      	nop
 8000c78:	3724      	adds	r7, #36	; 0x24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40023800 	.word	0x40023800
 8000c88:	40013800 	.word	0x40013800
 8000c8c:	40020000 	.word	0x40020000
 8000c90:	40020400 	.word	0x40020400
 8000c94:	40020800 	.word	0x40020800
 8000c98:	40020c00 	.word	0x40020c00
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40021400 	.word	0x40021400
 8000ca4:	40021800 	.word	0x40021800
 8000ca8:	40021c00 	.word	0x40021c00
 8000cac:	40022000 	.word	0x40022000
 8000cb0:	40022400 	.word	0x40022400
 8000cb4:	40013c00 	.word	0x40013c00

08000cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	807b      	strh	r3, [r7, #2]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cc8:	787b      	ldrb	r3, [r7, #1]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d003      	beq.n	8000cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cce:	887a      	ldrh	r2, [r7, #2]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8000cd4:	e003      	b.n	8000cde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000cd6:	887b      	ldrh	r3, [r7, #2]
 8000cd8:	041a      	lsls	r2, r3, #16
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	619a      	str	r2, [r3, #24]
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
	...

08000cec <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cf0:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cfa:	6013      	str	r3, [r2, #0]
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40007000 	.word	0x40007000

08000d0c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d16:	4b23      	ldr	r3, [pc, #140]	; (8000da4 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	4a22      	ldr	r2, [pc, #136]	; (8000da4 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d20:	6413      	str	r3, [r2, #64]	; 0x40
 8000d22:	4b20      	ldr	r3, [pc, #128]	; (8000da4 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	603b      	str	r3, [r7, #0]
 8000d2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000d2e:	4b1e      	ldr	r3, [pc, #120]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a1d      	ldr	r2, [pc, #116]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d38:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d3a:	f7ff fd1f 	bl	800077c <HAL_GetTick>
 8000d3e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d40:	e009      	b.n	8000d56 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d42:	f7ff fd1b 	bl	800077c <HAL_GetTick>
 8000d46:	4602      	mov	r2, r0
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d50:	d901      	bls.n	8000d56 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8000d52:	2303      	movs	r3, #3
 8000d54:	e022      	b.n	8000d9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d56:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d62:	d1ee      	bne.n	8000d42 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000d64:	4b10      	ldr	r3, [pc, #64]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a0f      	ldr	r2, [pc, #60]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d70:	f7ff fd04 	bl	800077c <HAL_GetTick>
 8000d74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d76:	e009      	b.n	8000d8c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d78:	f7ff fd00 	bl	800077c <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d86:	d901      	bls.n	8000d8c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	e007      	b.n	8000d9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000d98:	d1ee      	bne.n	8000d78 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8000d9a:	2300      	movs	r3, #0
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40007000 	.word	0x40007000

08000dac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8000db4:	2300      	movs	r3, #0
 8000db6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d101      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e29b      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	f000 8087 	beq.w	8000ede <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dd0:	4b96      	ldr	r3, [pc, #600]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	f003 030c 	and.w	r3, r3, #12
 8000dd8:	2b04      	cmp	r3, #4
 8000dda:	d00c      	beq.n	8000df6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ddc:	4b93      	ldr	r3, [pc, #588]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	f003 030c 	and.w	r3, r3, #12
 8000de4:	2b08      	cmp	r3, #8
 8000de6:	d112      	bne.n	8000e0e <HAL_RCC_OscConfig+0x62>
 8000de8:	4b90      	ldr	r3, [pc, #576]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000df0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000df4:	d10b      	bne.n	8000e0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df6:	4b8d      	ldr	r3, [pc, #564]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d06c      	beq.n	8000edc <HAL_RCC_OscConfig+0x130>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d168      	bne.n	8000edc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e275      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e16:	d106      	bne.n	8000e26 <HAL_RCC_OscConfig+0x7a>
 8000e18:	4b84      	ldr	r3, [pc, #528]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a83      	ldr	r2, [pc, #524]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e22:	6013      	str	r3, [r2, #0]
 8000e24:	e02e      	b.n	8000e84 <HAL_RCC_OscConfig+0xd8>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10c      	bne.n	8000e48 <HAL_RCC_OscConfig+0x9c>
 8000e2e:	4b7f      	ldr	r3, [pc, #508]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a7e      	ldr	r2, [pc, #504]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e38:	6013      	str	r3, [r2, #0]
 8000e3a:	4b7c      	ldr	r3, [pc, #496]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a7b      	ldr	r2, [pc, #492]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e44:	6013      	str	r3, [r2, #0]
 8000e46:	e01d      	b.n	8000e84 <HAL_RCC_OscConfig+0xd8>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e50:	d10c      	bne.n	8000e6c <HAL_RCC_OscConfig+0xc0>
 8000e52:	4b76      	ldr	r3, [pc, #472]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a75      	ldr	r2, [pc, #468]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	4b73      	ldr	r3, [pc, #460]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a72      	ldr	r2, [pc, #456]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	e00b      	b.n	8000e84 <HAL_RCC_OscConfig+0xd8>
 8000e6c:	4b6f      	ldr	r3, [pc, #444]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a6e      	ldr	r2, [pc, #440]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	4b6c      	ldr	r3, [pc, #432]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a6b      	ldr	r2, [pc, #428]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d013      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e8c:	f7ff fc76 	bl	800077c <HAL_GetTick>
 8000e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e92:	e008      	b.n	8000ea6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e94:	f7ff fc72 	bl	800077c <HAL_GetTick>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b64      	cmp	r3, #100	; 0x64
 8000ea0:	d901      	bls.n	8000ea6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e229      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea6:	4b61      	ldr	r3, [pc, #388]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f0      	beq.n	8000e94 <HAL_RCC_OscConfig+0xe8>
 8000eb2:	e014      	b.n	8000ede <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eb4:	f7ff fc62 	bl	800077c <HAL_GetTick>
 8000eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eba:	e008      	b.n	8000ece <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ebc:	f7ff fc5e 	bl	800077c <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b64      	cmp	r3, #100	; 0x64
 8000ec8:	d901      	bls.n	8000ece <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e215      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ece:	4b57      	ldr	r3, [pc, #348]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1f0      	bne.n	8000ebc <HAL_RCC_OscConfig+0x110>
 8000eda:	e000      	b.n	8000ede <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d069      	beq.n	8000fbe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eea:	4b50      	ldr	r3, [pc, #320]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	f003 030c 	and.w	r3, r3, #12
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d00b      	beq.n	8000f0e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ef6:	4b4d      	ldr	r3, [pc, #308]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	f003 030c 	and.w	r3, r3, #12
 8000efe:	2b08      	cmp	r3, #8
 8000f00:	d11c      	bne.n	8000f3c <HAL_RCC_OscConfig+0x190>
 8000f02:	4b4a      	ldr	r3, [pc, #296]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d116      	bne.n	8000f3c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f0e:	4b47      	ldr	r3, [pc, #284]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d005      	beq.n	8000f26 <HAL_RCC_OscConfig+0x17a>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d001      	beq.n	8000f26 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e1e9      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f26:	4b41      	ldr	r3, [pc, #260]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	493d      	ldr	r1, [pc, #244]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f36:	4313      	orrs	r3, r2
 8000f38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3a:	e040      	b.n	8000fbe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d023      	beq.n	8000f8c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f44:	4b39      	ldr	r3, [pc, #228]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a38      	ldr	r2, [pc, #224]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f50:	f7ff fc14 	bl	800077c <HAL_GetTick>
 8000f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f56:	e008      	b.n	8000f6a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f58:	f7ff fc10 	bl	800077c <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d901      	bls.n	8000f6a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e1c7      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f6a:	4b30      	ldr	r3, [pc, #192]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d0f0      	beq.n	8000f58 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f76:	4b2d      	ldr	r3, [pc, #180]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	4929      	ldr	r1, [pc, #164]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f86:	4313      	orrs	r3, r2
 8000f88:	600b      	str	r3, [r1, #0]
 8000f8a:	e018      	b.n	8000fbe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f8c:	4b27      	ldr	r3, [pc, #156]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a26      	ldr	r2, [pc, #152]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000f92:	f023 0301 	bic.w	r3, r3, #1
 8000f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f98:	f7ff fbf0 	bl	800077c <HAL_GetTick>
 8000f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fa0:	f7ff fbec 	bl	800077c <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e1a3      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fb2:	4b1e      	ldr	r3, [pc, #120]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0302 	and.w	r3, r3, #2
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1f0      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0308 	and.w	r3, r3, #8
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d038      	beq.n	800103c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d019      	beq.n	8001006 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fd2:	4b16      	ldr	r3, [pc, #88]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fd6:	4a15      	ldr	r2, [pc, #84]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fde:	f7ff fbcd 	bl	800077c <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fe6:	f7ff fbc9 	bl	800077c <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e180      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8000ffa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ffc:	f003 0302 	and.w	r3, r3, #2
 8001000:	2b00      	cmp	r3, #0
 8001002:	d0f0      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x23a>
 8001004:	e01a      	b.n	800103c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001006:	4b09      	ldr	r3, [pc, #36]	; (800102c <HAL_RCC_OscConfig+0x280>)
 8001008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800100a:	4a08      	ldr	r2, [pc, #32]	; (800102c <HAL_RCC_OscConfig+0x280>)
 800100c:	f023 0301 	bic.w	r3, r3, #1
 8001010:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001012:	f7ff fbb3 	bl	800077c <HAL_GetTick>
 8001016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001018:	e00a      	b.n	8001030 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800101a:	f7ff fbaf 	bl	800077c <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d903      	bls.n	8001030 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e166      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
 800102c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001030:	4b92      	ldr	r3, [pc, #584]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001032:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001034:	f003 0302 	and.w	r3, r3, #2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1ee      	bne.n	800101a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0304 	and.w	r3, r3, #4
 8001044:	2b00      	cmp	r3, #0
 8001046:	f000 80a4 	beq.w	8001192 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800104a:	4b8c      	ldr	r3, [pc, #560]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10d      	bne.n	8001072 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	4b89      	ldr	r3, [pc, #548]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	4a88      	ldr	r2, [pc, #544]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800105c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001060:	6413      	str	r3, [r2, #64]	; 0x40
 8001062:	4b86      	ldr	r3, [pc, #536]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800106e:	2301      	movs	r3, #1
 8001070:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001072:	4b83      	ldr	r3, [pc, #524]	; (8001280 <HAL_RCC_OscConfig+0x4d4>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800107a:	2b00      	cmp	r3, #0
 800107c:	d118      	bne.n	80010b0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800107e:	4b80      	ldr	r3, [pc, #512]	; (8001280 <HAL_RCC_OscConfig+0x4d4>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a7f      	ldr	r2, [pc, #508]	; (8001280 <HAL_RCC_OscConfig+0x4d4>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800108a:	f7ff fb77 	bl	800077c <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001092:	f7ff fb73 	bl	800077c <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b64      	cmp	r3, #100	; 0x64
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e12a      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010a4:	4b76      	ldr	r3, [pc, #472]	; (8001280 <HAL_RCC_OscConfig+0x4d4>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d0f0      	beq.n	8001092 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d106      	bne.n	80010c6 <HAL_RCC_OscConfig+0x31a>
 80010b8:	4b70      	ldr	r3, [pc, #448]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010bc:	4a6f      	ldr	r2, [pc, #444]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6713      	str	r3, [r2, #112]	; 0x70
 80010c4:	e02d      	b.n	8001122 <HAL_RCC_OscConfig+0x376>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10c      	bne.n	80010e8 <HAL_RCC_OscConfig+0x33c>
 80010ce:	4b6b      	ldr	r3, [pc, #428]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010d2:	4a6a      	ldr	r2, [pc, #424]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	6713      	str	r3, [r2, #112]	; 0x70
 80010da:	4b68      	ldr	r3, [pc, #416]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010de:	4a67      	ldr	r2, [pc, #412]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010e0:	f023 0304 	bic.w	r3, r3, #4
 80010e4:	6713      	str	r3, [r2, #112]	; 0x70
 80010e6:	e01c      	b.n	8001122 <HAL_RCC_OscConfig+0x376>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	d10c      	bne.n	800110a <HAL_RCC_OscConfig+0x35e>
 80010f0:	4b62      	ldr	r3, [pc, #392]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010f4:	4a61      	ldr	r2, [pc, #388]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6713      	str	r3, [r2, #112]	; 0x70
 80010fc:	4b5f      	ldr	r3, [pc, #380]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80010fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001100:	4a5e      	ldr	r2, [pc, #376]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6713      	str	r3, [r2, #112]	; 0x70
 8001108:	e00b      	b.n	8001122 <HAL_RCC_OscConfig+0x376>
 800110a:	4b5c      	ldr	r3, [pc, #368]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800110c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800110e:	4a5b      	ldr	r2, [pc, #364]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	6713      	str	r3, [r2, #112]	; 0x70
 8001116:	4b59      	ldr	r3, [pc, #356]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800111a:	4a58      	ldr	r2, [pc, #352]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800111c:	f023 0304 	bic.w	r3, r3, #4
 8001120:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d015      	beq.n	8001156 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800112a:	f7ff fb27 	bl	800077c <HAL_GetTick>
 800112e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001130:	e00a      	b.n	8001148 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001132:	f7ff fb23 	bl	800077c <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001140:	4293      	cmp	r3, r2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e0d8      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001148:	4b4c      	ldr	r3, [pc, #304]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800114a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0ee      	beq.n	8001132 <HAL_RCC_OscConfig+0x386>
 8001154:	e014      	b.n	8001180 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001156:	f7ff fb11 	bl	800077c <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800115c:	e00a      	b.n	8001174 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115e:	f7ff fb0d 	bl	800077c <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	f241 3288 	movw	r2, #5000	; 0x1388
 800116c:	4293      	cmp	r3, r2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e0c2      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001174:	4b41      	ldr	r3, [pc, #260]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1ee      	bne.n	800115e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001180:	7dfb      	ldrb	r3, [r7, #23]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d105      	bne.n	8001192 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001186:	4b3d      	ldr	r3, [pc, #244]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118a:	4a3c      	ldr	r2, [pc, #240]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800118c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001190:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	2b00      	cmp	r3, #0
 8001198:	f000 80ae 	beq.w	80012f8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800119c:	4b37      	ldr	r3, [pc, #220]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f003 030c 	and.w	r3, r3, #12
 80011a4:	2b08      	cmp	r3, #8
 80011a6:	d06d      	beq.n	8001284 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d14b      	bne.n	8001248 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011b0:	4b32      	ldr	r3, [pc, #200]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a31      	ldr	r2, [pc, #196]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80011b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011bc:	f7ff fade 	bl	800077c <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011c2:	e008      	b.n	80011d6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c4:	f7ff fada 	bl	800077c <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e091      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011d6:	4b29      	ldr	r3, [pc, #164]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1f0      	bne.n	80011c4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69da      	ldr	r2, [r3, #28]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a1b      	ldr	r3, [r3, #32]
 80011ea:	431a      	orrs	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f0:	019b      	lsls	r3, r3, #6
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f8:	085b      	lsrs	r3, r3, #1
 80011fa:	3b01      	subs	r3, #1
 80011fc:	041b      	lsls	r3, r3, #16
 80011fe:	431a      	orrs	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001204:	061b      	lsls	r3, r3, #24
 8001206:	431a      	orrs	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120c:	071b      	lsls	r3, r3, #28
 800120e:	491b      	ldr	r1, [pc, #108]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001210:	4313      	orrs	r3, r2
 8001212:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a18      	ldr	r2, [pc, #96]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800121a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800121e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001220:	f7ff faac 	bl	800077c <HAL_GetTick>
 8001224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001226:	e008      	b.n	800123a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001228:	f7ff faa8 	bl	800077c <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b02      	cmp	r3, #2
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e05f      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d0f0      	beq.n	8001228 <HAL_RCC_OscConfig+0x47c>
 8001246:	e057      	b.n	80012f8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a0b      	ldr	r2, [pc, #44]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 800124e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001252:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001254:	f7ff fa92 	bl	800077c <HAL_GetTick>
 8001258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800125a:	e008      	b.n	800126e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800125c:	f7ff fa8e 	bl	800077c <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b02      	cmp	r3, #2
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e045      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800126e:	4b03      	ldr	r3, [pc, #12]	; (800127c <HAL_RCC_OscConfig+0x4d0>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d1f0      	bne.n	800125c <HAL_RCC_OscConfig+0x4b0>
 800127a:	e03d      	b.n	80012f8 <HAL_RCC_OscConfig+0x54c>
 800127c:	40023800 	.word	0x40023800
 8001280:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001284:	4b1f      	ldr	r3, [pc, #124]	; (8001304 <HAL_RCC_OscConfig+0x558>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d030      	beq.n	80012f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800129c:	429a      	cmp	r2, r3
 800129e:	d129      	bne.n	80012f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d122      	bne.n	80012f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80012b4:	4013      	ands	r3, r2
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80012ba:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80012bc:	4293      	cmp	r3, r2
 80012be:	d119      	bne.n	80012f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ca:	085b      	lsrs	r3, r3, #1
 80012cc:	3b01      	subs	r3, #1
 80012ce:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d10f      	bne.n	80012f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012de:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d107      	bne.n	80012f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d001      	beq.n	80012f8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3718      	adds	r7, #24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40023800 	.word	0x40023800

08001308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e0d0      	b.n	80014c2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001320:	4b6a      	ldr	r3, [pc, #424]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 030f 	and.w	r3, r3, #15
 8001328:	683a      	ldr	r2, [r7, #0]
 800132a:	429a      	cmp	r2, r3
 800132c:	d910      	bls.n	8001350 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132e:	4b67      	ldr	r3, [pc, #412]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f023 020f 	bic.w	r2, r3, #15
 8001336:	4965      	ldr	r1, [pc, #404]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	4313      	orrs	r3, r2
 800133c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800133e:	4b63      	ldr	r3, [pc, #396]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 030f 	and.w	r3, r3, #15
 8001346:	683a      	ldr	r2, [r7, #0]
 8001348:	429a      	cmp	r2, r3
 800134a:	d001      	beq.n	8001350 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e0b8      	b.n	80014c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0302 	and.w	r3, r3, #2
 8001358:	2b00      	cmp	r3, #0
 800135a:	d020      	beq.n	800139e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0304 	and.w	r3, r3, #4
 8001364:	2b00      	cmp	r3, #0
 8001366:	d005      	beq.n	8001374 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001368:	4b59      	ldr	r3, [pc, #356]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	4a58      	ldr	r2, [pc, #352]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 800136e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001372:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0308 	and.w	r3, r3, #8
 800137c:	2b00      	cmp	r3, #0
 800137e:	d005      	beq.n	800138c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001380:	4b53      	ldr	r3, [pc, #332]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	4a52      	ldr	r2, [pc, #328]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 8001386:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800138a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800138c:	4b50      	ldr	r3, [pc, #320]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	494d      	ldr	r1, [pc, #308]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 800139a:	4313      	orrs	r3, r2
 800139c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d040      	beq.n	800142c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d107      	bne.n	80013c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b2:	4b47      	ldr	r3, [pc, #284]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d115      	bne.n	80013ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e07f      	b.n	80014c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d107      	bne.n	80013da <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ca:	4b41      	ldr	r3, [pc, #260]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d109      	bne.n	80013ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e073      	b.n	80014c2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013da:	4b3d      	ldr	r3, [pc, #244]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d101      	bne.n	80013ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e06b      	b.n	80014c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013ea:	4b39      	ldr	r3, [pc, #228]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f023 0203 	bic.w	r2, r3, #3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	4936      	ldr	r1, [pc, #216]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80013f8:	4313      	orrs	r3, r2
 80013fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80013fc:	f7ff f9be 	bl	800077c <HAL_GetTick>
 8001400:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001402:	e00a      	b.n	800141a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001404:	f7ff f9ba 	bl	800077c <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001412:	4293      	cmp	r3, r2
 8001414:	d901      	bls.n	800141a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e053      	b.n	80014c2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800141a:	4b2d      	ldr	r3, [pc, #180]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 020c 	and.w	r2, r3, #12
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	429a      	cmp	r2, r3
 800142a:	d1eb      	bne.n	8001404 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800142c:	4b27      	ldr	r3, [pc, #156]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 030f 	and.w	r3, r3, #15
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d210      	bcs.n	800145c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143a:	4b24      	ldr	r3, [pc, #144]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f023 020f 	bic.w	r2, r3, #15
 8001442:	4922      	ldr	r1, [pc, #136]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	4313      	orrs	r3, r2
 8001448:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800144a:	4b20      	ldr	r3, [pc, #128]	; (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	429a      	cmp	r2, r3
 8001456:	d001      	beq.n	800145c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e032      	b.n	80014c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0304 	and.w	r3, r3, #4
 8001464:	2b00      	cmp	r3, #0
 8001466:	d008      	beq.n	800147a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001468:	4b19      	ldr	r3, [pc, #100]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	4916      	ldr	r1, [pc, #88]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 8001476:	4313      	orrs	r3, r2
 8001478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	2b00      	cmp	r3, #0
 8001484:	d009      	beq.n	800149a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001486:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	00db      	lsls	r3, r3, #3
 8001494:	490e      	ldr	r1, [pc, #56]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 8001496:	4313      	orrs	r3, r2
 8001498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800149a:	f000 f821 	bl	80014e0 <HAL_RCC_GetSysClockFreq>
 800149e:	4602      	mov	r2, r0
 80014a0:	4b0b      	ldr	r3, [pc, #44]	; (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	091b      	lsrs	r3, r3, #4
 80014a6:	f003 030f 	and.w	r3, r3, #15
 80014aa:	490a      	ldr	r1, [pc, #40]	; (80014d4 <HAL_RCC_ClockConfig+0x1cc>)
 80014ac:	5ccb      	ldrb	r3, [r1, r3]
 80014ae:	fa22 f303 	lsr.w	r3, r2, r3
 80014b2:	4a09      	ldr	r2, [pc, #36]	; (80014d8 <HAL_RCC_ClockConfig+0x1d0>)
 80014b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014b6:	4b09      	ldr	r3, [pc, #36]	; (80014dc <HAL_RCC_ClockConfig+0x1d4>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff f91a 	bl	80006f4 <HAL_InitTick>

  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023c00 	.word	0x40023c00
 80014d0:	40023800 	.word	0x40023800
 80014d4:	08002ddc 	.word	0x08002ddc
 80014d8:	2000001c 	.word	0x2000001c
 80014dc:	2000000c 	.word	0x2000000c

080014e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014e4:	b094      	sub	sp, #80	; 0x50
 80014e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	647b      	str	r3, [r7, #68]	; 0x44
 80014ec:	2300      	movs	r3, #0
 80014ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80014f0:	2300      	movs	r3, #0
 80014f2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014f8:	4b79      	ldr	r3, [pc, #484]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f003 030c 	and.w	r3, r3, #12
 8001500:	2b08      	cmp	r3, #8
 8001502:	d00d      	beq.n	8001520 <HAL_RCC_GetSysClockFreq+0x40>
 8001504:	2b08      	cmp	r3, #8
 8001506:	f200 80e1 	bhi.w	80016cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800150a:	2b00      	cmp	r3, #0
 800150c:	d002      	beq.n	8001514 <HAL_RCC_GetSysClockFreq+0x34>
 800150e:	2b04      	cmp	r3, #4
 8001510:	d003      	beq.n	800151a <HAL_RCC_GetSysClockFreq+0x3a>
 8001512:	e0db      	b.n	80016cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001514:	4b73      	ldr	r3, [pc, #460]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001516:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001518:	e0db      	b.n	80016d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800151a:	4b73      	ldr	r3, [pc, #460]	; (80016e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800151c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800151e:	e0d8      	b.n	80016d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001520:	4b6f      	ldr	r3, [pc, #444]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001528:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800152a:	4b6d      	ldr	r3, [pc, #436]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d063      	beq.n	80015fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001536:	4b6a      	ldr	r3, [pc, #424]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	099b      	lsrs	r3, r3, #6
 800153c:	2200      	movs	r2, #0
 800153e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001540:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001544:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001548:	633b      	str	r3, [r7, #48]	; 0x30
 800154a:	2300      	movs	r3, #0
 800154c:	637b      	str	r3, [r7, #52]	; 0x34
 800154e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001552:	4622      	mov	r2, r4
 8001554:	462b      	mov	r3, r5
 8001556:	f04f 0000 	mov.w	r0, #0
 800155a:	f04f 0100 	mov.w	r1, #0
 800155e:	0159      	lsls	r1, r3, #5
 8001560:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001564:	0150      	lsls	r0, r2, #5
 8001566:	4602      	mov	r2, r0
 8001568:	460b      	mov	r3, r1
 800156a:	4621      	mov	r1, r4
 800156c:	1a51      	subs	r1, r2, r1
 800156e:	6139      	str	r1, [r7, #16]
 8001570:	4629      	mov	r1, r5
 8001572:	eb63 0301 	sbc.w	r3, r3, r1
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	f04f 0300 	mov.w	r3, #0
 8001580:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001584:	4659      	mov	r1, fp
 8001586:	018b      	lsls	r3, r1, #6
 8001588:	4651      	mov	r1, sl
 800158a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800158e:	4651      	mov	r1, sl
 8001590:	018a      	lsls	r2, r1, #6
 8001592:	4651      	mov	r1, sl
 8001594:	ebb2 0801 	subs.w	r8, r2, r1
 8001598:	4659      	mov	r1, fp
 800159a:	eb63 0901 	sbc.w	r9, r3, r1
 800159e:	f04f 0200 	mov.w	r2, #0
 80015a2:	f04f 0300 	mov.w	r3, #0
 80015a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80015aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80015ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80015b2:	4690      	mov	r8, r2
 80015b4:	4699      	mov	r9, r3
 80015b6:	4623      	mov	r3, r4
 80015b8:	eb18 0303 	adds.w	r3, r8, r3
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	462b      	mov	r3, r5
 80015c0:	eb49 0303 	adc.w	r3, r9, r3
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	f04f 0200 	mov.w	r2, #0
 80015ca:	f04f 0300 	mov.w	r3, #0
 80015ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80015d2:	4629      	mov	r1, r5
 80015d4:	024b      	lsls	r3, r1, #9
 80015d6:	4621      	mov	r1, r4
 80015d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015dc:	4621      	mov	r1, r4
 80015de:	024a      	lsls	r2, r1, #9
 80015e0:	4610      	mov	r0, r2
 80015e2:	4619      	mov	r1, r3
 80015e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015e6:	2200      	movs	r2, #0
 80015e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80015ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80015f0:	f7fe fe22 	bl	8000238 <__aeabi_uldivmod>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4613      	mov	r3, r2
 80015fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015fc:	e058      	b.n	80016b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015fe:	4b38      	ldr	r3, [pc, #224]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	099b      	lsrs	r3, r3, #6
 8001604:	2200      	movs	r2, #0
 8001606:	4618      	mov	r0, r3
 8001608:	4611      	mov	r1, r2
 800160a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800160e:	623b      	str	r3, [r7, #32]
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
 8001614:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001618:	4642      	mov	r2, r8
 800161a:	464b      	mov	r3, r9
 800161c:	f04f 0000 	mov.w	r0, #0
 8001620:	f04f 0100 	mov.w	r1, #0
 8001624:	0159      	lsls	r1, r3, #5
 8001626:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800162a:	0150      	lsls	r0, r2, #5
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	4641      	mov	r1, r8
 8001632:	ebb2 0a01 	subs.w	sl, r2, r1
 8001636:	4649      	mov	r1, r9
 8001638:	eb63 0b01 	sbc.w	fp, r3, r1
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001648:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800164c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001650:	ebb2 040a 	subs.w	r4, r2, sl
 8001654:	eb63 050b 	sbc.w	r5, r3, fp
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	00eb      	lsls	r3, r5, #3
 8001662:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001666:	00e2      	lsls	r2, r4, #3
 8001668:	4614      	mov	r4, r2
 800166a:	461d      	mov	r5, r3
 800166c:	4643      	mov	r3, r8
 800166e:	18e3      	adds	r3, r4, r3
 8001670:	603b      	str	r3, [r7, #0]
 8001672:	464b      	mov	r3, r9
 8001674:	eb45 0303 	adc.w	r3, r5, r3
 8001678:	607b      	str	r3, [r7, #4]
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	f04f 0300 	mov.w	r3, #0
 8001682:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001686:	4629      	mov	r1, r5
 8001688:	028b      	lsls	r3, r1, #10
 800168a:	4621      	mov	r1, r4
 800168c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001690:	4621      	mov	r1, r4
 8001692:	028a      	lsls	r2, r1, #10
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800169a:	2200      	movs	r2, #0
 800169c:	61bb      	str	r3, [r7, #24]
 800169e:	61fa      	str	r2, [r7, #28]
 80016a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016a4:	f7fe fdc8 	bl	8000238 <__aeabi_uldivmod>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4613      	mov	r3, r2
 80016ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80016b0:	4b0b      	ldr	r3, [pc, #44]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	0c1b      	lsrs	r3, r3, #16
 80016b6:	f003 0303 	and.w	r3, r3, #3
 80016ba:	3301      	adds	r3, #1
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80016c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80016c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80016ca:	e002      	b.n	80016d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80016cc:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80016ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80016d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3750      	adds	r7, #80	; 0x50
 80016d8:	46bd      	mov	sp, r7
 80016da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	00f42400 	.word	0x00f42400
 80016e8:	007a1200 	.word	0x007a1200

080016ec <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016f0:	4b03      	ldr	r3, [pc, #12]	; (8001700 <HAL_RCC_GetHCLKFreq+0x14>)
 80016f2:	681b      	ldr	r3, [r3, #0]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	2000001c 	.word	0x2000001c

08001704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001708:	f7ff fff0 	bl	80016ec <HAL_RCC_GetHCLKFreq>
 800170c:	4602      	mov	r2, r0
 800170e:	4b05      	ldr	r3, [pc, #20]	; (8001724 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	0a9b      	lsrs	r3, r3, #10
 8001714:	f003 0307 	and.w	r3, r3, #7
 8001718:	4903      	ldr	r1, [pc, #12]	; (8001728 <HAL_RCC_GetPCLK1Freq+0x24>)
 800171a:	5ccb      	ldrb	r3, [r1, r3]
 800171c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001720:	4618      	mov	r0, r3
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40023800 	.word	0x40023800
 8001728:	08002dec 	.word	0x08002dec

0800172c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001730:	f7ff ffdc 	bl	80016ec <HAL_RCC_GetHCLKFreq>
 8001734:	4602      	mov	r2, r0
 8001736:	4b05      	ldr	r3, [pc, #20]	; (800174c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	0b5b      	lsrs	r3, r3, #13
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	4903      	ldr	r1, [pc, #12]	; (8001750 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001742:	5ccb      	ldrb	r3, [r1, r3]
 8001744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001748:	4618      	mov	r0, r3
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40023800 	.word	0x40023800
 8001750:	08002dec 	.word	0x08002dec

08001754 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	2b00      	cmp	r3, #0
 800177a:	d012      	beq.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800177c:	4b69      	ldr	r3, [pc, #420]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	4a68      	ldr	r2, [pc, #416]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001782:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001786:	6093      	str	r3, [r2, #8]
 8001788:	4b66      	ldr	r3, [pc, #408]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001790:	4964      	ldr	r1, [pc, #400]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001792:	4313      	orrs	r3, r2
 8001794:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800179e:	2301      	movs	r3, #1
 80017a0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d017      	beq.n	80017de <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80017ae:	4b5d      	ldr	r3, [pc, #372]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80017b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80017b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017bc:	4959      	ldr	r1, [pc, #356]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80017cc:	d101      	bne.n	80017d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80017ce:	2301      	movs	r3, #1
 80017d0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80017da:	2301      	movs	r3, #1
 80017dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d017      	beq.n	800181a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80017ea:	4b4e      	ldr	r3, [pc, #312]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80017ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80017f0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f8:	494a      	ldr	r1, [pc, #296]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80017fa:	4313      	orrs	r3, r2
 80017fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001804:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001808:	d101      	bne.n	800180e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800180a:	2301      	movs	r3, #1
 800180c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001816:	2301      	movs	r3, #1
 8001818:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001826:	2301      	movs	r3, #1
 8001828:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0320 	and.w	r3, r3, #32
 8001832:	2b00      	cmp	r3, #0
 8001834:	f000 808b 	beq.w	800194e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001838:	4b3a      	ldr	r3, [pc, #232]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800183a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183c:	4a39      	ldr	r2, [pc, #228]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800183e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001842:	6413      	str	r3, [r2, #64]	; 0x40
 8001844:	4b37      	ldr	r3, [pc, #220]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184c:	60bb      	str	r3, [r7, #8]
 800184e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001850:	4b35      	ldr	r3, [pc, #212]	; (8001928 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a34      	ldr	r2, [pc, #208]	; (8001928 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001856:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800185a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800185c:	f7fe ff8e 	bl	800077c <HAL_GetTick>
 8001860:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001864:	f7fe ff8a 	bl	800077c <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b64      	cmp	r3, #100	; 0x64
 8001870:	d901      	bls.n	8001876 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e38f      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001876:	4b2c      	ldr	r3, [pc, #176]	; (8001928 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800187e:	2b00      	cmp	r3, #0
 8001880:	d0f0      	beq.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001882:	4b28      	ldr	r3, [pc, #160]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001886:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800188a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d035      	beq.n	80018fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	429a      	cmp	r2, r3
 800189e:	d02e      	beq.n	80018fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018a0:	4b20      	ldr	r3, [pc, #128]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018a8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018aa:	4b1e      	ldr	r3, [pc, #120]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ae:	4a1d      	ldr	r2, [pc, #116]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018b6:	4b1b      	ldr	r3, [pc, #108]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ba:	4a1a      	ldr	r2, [pc, #104]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80018c2:	4a18      	ldr	r2, [pc, #96]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80018c8:	4b16      	ldr	r3, [pc, #88]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d114      	bne.n	80018fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d4:	f7fe ff52 	bl	800077c <HAL_GetTick>
 80018d8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018da:	e00a      	b.n	80018f2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018dc:	f7fe ff4e 	bl	800077c <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e351      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018f2:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80018f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0ee      	beq.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001906:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800190a:	d111      	bne.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800191a:	400b      	ands	r3, r1
 800191c:	4901      	ldr	r1, [pc, #4]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800191e:	4313      	orrs	r3, r2
 8001920:	608b      	str	r3, [r1, #8]
 8001922:	e00b      	b.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001924:	40023800 	.word	0x40023800
 8001928:	40007000 	.word	0x40007000
 800192c:	0ffffcff 	.word	0x0ffffcff
 8001930:	4bac      	ldr	r3, [pc, #688]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	4aab      	ldr	r2, [pc, #684]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001936:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800193a:	6093      	str	r3, [r2, #8]
 800193c:	4ba9      	ldr	r3, [pc, #676]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800193e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001948:	49a6      	ldr	r1, [pc, #664]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800194a:	4313      	orrs	r3, r2
 800194c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0310 	and.w	r3, r3, #16
 8001956:	2b00      	cmp	r3, #0
 8001958:	d010      	beq.n	800197c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800195a:	4ba2      	ldr	r3, [pc, #648]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800195c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001960:	4aa0      	ldr	r2, [pc, #640]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001962:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001966:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800196a:	4b9e      	ldr	r3, [pc, #632]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800196c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001974:	499b      	ldr	r1, [pc, #620]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001976:	4313      	orrs	r3, r2
 8001978:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00a      	beq.n	800199e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001988:	4b96      	ldr	r3, [pc, #600]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800198a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800198e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001996:	4993      	ldr	r1, [pc, #588]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001998:	4313      	orrs	r3, r2
 800199a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00a      	beq.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80019aa:	4b8e      	ldr	r3, [pc, #568]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80019ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80019b8:	498a      	ldr	r1, [pc, #552]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d00a      	beq.n	80019e2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80019cc:	4b85      	ldr	r3, [pc, #532]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80019ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80019da:	4982      	ldr	r1, [pc, #520]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d00a      	beq.n	8001a04 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80019ee:	4b7d      	ldr	r3, [pc, #500]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80019f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019fc:	4979      	ldr	r1, [pc, #484]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d00a      	beq.n	8001a26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a10:	4b74      	ldr	r3, [pc, #464]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a16:	f023 0203 	bic.w	r2, r3, #3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	4971      	ldr	r1, [pc, #452]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a20:	4313      	orrs	r3, r2
 8001a22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00a      	beq.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a32:	4b6c      	ldr	r3, [pc, #432]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a38:	f023 020c 	bic.w	r2, r3, #12
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a40:	4968      	ldr	r1, [pc, #416]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d00a      	beq.n	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001a54:	4b63      	ldr	r3, [pc, #396]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a5a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a62:	4960      	ldr	r1, [pc, #384]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d00a      	beq.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001a76:	4b5b      	ldr	r3, [pc, #364]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a7c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a84:	4957      	ldr	r1, [pc, #348]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d00a      	beq.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a98:	4b52      	ldr	r3, [pc, #328]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a9e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aa6:	494f      	ldr	r1, [pc, #316]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00a      	beq.n	8001ad0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001aba:	4b4a      	ldr	r3, [pc, #296]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ac0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac8:	4946      	ldr	r1, [pc, #280]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001aca:	4313      	orrs	r3, r2
 8001acc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d00a      	beq.n	8001af2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001adc:	4b41      	ldr	r3, [pc, #260]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ae2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aea:	493e      	ldr	r1, [pc, #248]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d00a      	beq.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001afe:	4b39      	ldr	r3, [pc, #228]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0c:	4935      	ldr	r1, [pc, #212]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d00a      	beq.n	8001b36 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001b20:	4b30      	ldr	r3, [pc, #192]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b26:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001b2e:	492d      	ldr	r1, [pc, #180]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d011      	beq.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001b42:	4b28      	ldr	r3, [pc, #160]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b48:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001b50:	4924      	ldr	r1, [pc, #144]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001b5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001b60:	d101      	bne.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8001b62:	2301      	movs	r3, #1
 8001b64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0308 	and.w	r3, r3, #8
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8001b72:	2301      	movs	r3, #1
 8001b74:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d00a      	beq.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b88:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b90:	4914      	ldr	r1, [pc, #80]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d00b      	beq.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001baa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001bb4:	490b      	ldr	r1, [pc, #44]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d00f      	beq.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001bc8:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bce:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bd8:	4902      	ldr	r1, [pc, #8]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001be0:	e002      	b.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00b      	beq.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001bf4:	4b8a      	ldr	r3, [pc, #552]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001bf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bfa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c04:	4986      	ldr	r1, [pc, #536]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00b      	beq.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001c18:	4b81      	ldr	r3, [pc, #516]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c1e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c28:	497d      	ldr	r1, [pc, #500]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d006      	beq.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80d6 	beq.w	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001c44:	4b76      	ldr	r3, [pc, #472]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a75      	ldr	r2, [pc, #468]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c4a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001c4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c50:	f7fe fd94 	bl	800077c <HAL_GetTick>
 8001c54:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001c58:	f7fe fd90 	bl	800077c <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b64      	cmp	r3, #100	; 0x64
 8001c64:	d901      	bls.n	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e195      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c6a:	4b6d      	ldr	r3, [pc, #436]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1f0      	bne.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d021      	beq.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d11d      	bne.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001c8a:	4b65      	ldr	r3, [pc, #404]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c90:	0c1b      	lsrs	r3, r3, #16
 8001c92:	f003 0303 	and.w	r3, r3, #3
 8001c96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001c98:	4b61      	ldr	r3, [pc, #388]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c9e:	0e1b      	lsrs	r3, r3, #24
 8001ca0:	f003 030f 	and.w	r3, r3, #15
 8001ca4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	019a      	lsls	r2, r3, #6
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	041b      	lsls	r3, r3, #16
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	061b      	lsls	r3, r3, #24
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	071b      	lsls	r3, r3, #28
 8001cbe:	4958      	ldr	r1, [pc, #352]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d004      	beq.n	8001cdc <HAL_RCCEx_PeriphCLKConfig+0x588>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001cda:	d00a      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d02e      	beq.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cf0:	d129      	bne.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001cf2:	4b4b      	ldr	r3, [pc, #300]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001cf8:	0c1b      	lsrs	r3, r3, #16
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001d00:	4b47      	ldr	r3, [pc, #284]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d06:	0f1b      	lsrs	r3, r3, #28
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	019a      	lsls	r2, r3, #6
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	041b      	lsls	r3, r3, #16
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	061b      	lsls	r3, r3, #24
 8001d20:	431a      	orrs	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	071b      	lsls	r3, r3, #28
 8001d26:	493e      	ldr	r1, [pc, #248]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001d2e:	4b3c      	ldr	r3, [pc, #240]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d34:	f023 021f 	bic.w	r2, r3, #31
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	4938      	ldr	r1, [pc, #224]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d01d      	beq.n	8001d8e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001d52:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001d54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d58:	0e1b      	lsrs	r3, r3, #24
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001d60:	4b2f      	ldr	r3, [pc, #188]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001d62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d66:	0f1b      	lsrs	r3, r3, #28
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	019a      	lsls	r2, r3, #6
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	041b      	lsls	r3, r3, #16
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	061b      	lsls	r3, r3, #24
 8001d80:	431a      	orrs	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	071b      	lsls	r3, r3, #28
 8001d86:	4926      	ldr	r1, [pc, #152]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d011      	beq.n	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	019a      	lsls	r2, r3, #6
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	041b      	lsls	r3, r3, #16
 8001da6:	431a      	orrs	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	061b      	lsls	r3, r3, #24
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	071b      	lsls	r3, r3, #28
 8001db6:	491a      	ldr	r1, [pc, #104]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001dbe:	4b18      	ldr	r3, [pc, #96]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a17      	ldr	r2, [pc, #92]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001dc4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001dc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dca:	f7fe fcd7 	bl	800077c <HAL_GetTick>
 8001dce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001dd2:	f7fe fcd3 	bl	800077c <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b64      	cmp	r3, #100	; 0x64
 8001dde:	d901      	bls.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e0d8      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001de4:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0f0      	beq.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	f040 80ce 	bne.w	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a08      	ldr	r2, [pc, #32]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8001dfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e04:	f7fe fcba 	bl	800077c <HAL_GetTick>
 8001e08:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001e0a:	e00b      	b.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001e0c:	f7fe fcb6 	bl	800077c <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b64      	cmp	r3, #100	; 0x64
 8001e18:	d904      	bls.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e0bb      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001e24:	4b5e      	ldr	r3, [pc, #376]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e30:	d0ec      	beq.n	8001e0c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d009      	beq.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d02e      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d12a      	bne.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001e5a:	4b51      	ldr	r3, [pc, #324]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e60:	0c1b      	lsrs	r3, r3, #16
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001e68:	4b4d      	ldr	r3, [pc, #308]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e6e:	0f1b      	lsrs	r3, r3, #28
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	695b      	ldr	r3, [r3, #20]
 8001e7a:	019a      	lsls	r2, r3, #6
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	041b      	lsls	r3, r3, #16
 8001e80:	431a      	orrs	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	061b      	lsls	r3, r3, #24
 8001e88:	431a      	orrs	r2, r3
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	071b      	lsls	r3, r3, #28
 8001e8e:	4944      	ldr	r1, [pc, #272]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001e96:	4b42      	ldr	r3, [pc, #264]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e9c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	493d      	ldr	r1, [pc, #244]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d022      	beq.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001ec0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001ec4:	d11d      	bne.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001ec6:	4b36      	ldr	r3, [pc, #216]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ecc:	0e1b      	lsrs	r3, r3, #24
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001ed4:	4b32      	ldr	r3, [pc, #200]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eda:	0f1b      	lsrs	r3, r3, #28
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	019a      	lsls	r2, r3, #6
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	041b      	lsls	r3, r3, #16
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	061b      	lsls	r3, r3, #24
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	071b      	lsls	r3, r3, #28
 8001efa:	4929      	ldr	r1, [pc, #164]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d028      	beq.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001f0e:	4b24      	ldr	r3, [pc, #144]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f14:	0e1b      	lsrs	r3, r3, #24
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001f1c:	4b20      	ldr	r3, [pc, #128]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f22:	0c1b      	lsrs	r3, r3, #16
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	019a      	lsls	r2, r3, #6
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	041b      	lsls	r3, r3, #16
 8001f34:	431a      	orrs	r2, r3
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	061b      	lsls	r3, r3, #24
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	071b      	lsls	r3, r3, #28
 8001f42:	4917      	ldr	r1, [pc, #92]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001f4a:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	4911      	ldr	r1, [pc, #68]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001f60:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a0e      	ldr	r2, [pc, #56]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f6c:	f7fe fc06 	bl	800077c <HAL_GetTick>
 8001f70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001f72:	e008      	b.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001f74:	f7fe fc02 	bl	800077c <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b64      	cmp	r3, #100	; 0x64
 8001f80:	d901      	bls.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e007      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001f86:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f92:	d1ef      	bne.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3720      	adds	r7, #32
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40023800 	.word	0x40023800

08001fa4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e040      	b.n	8002038 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d106      	bne.n	8001fcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 fe06 	bl	8002bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2224      	movs	r2, #36	; 0x24
 8001fd0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0201 	bic.w	r2, r2, #1
 8001fe0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f82c 	bl	8002040 <UART_SetConfig>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d101      	bne.n	8001ff2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e022      	b.n	8002038 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d002      	beq.n	8002000 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 fa84 	bl	8002508 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800200e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800201e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 0201 	orr.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 fb0b 	bl	800264c <UART_CheckIdleState>
 8002036:	4603      	mov	r3, r0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3708      	adds	r7, #8
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b088      	sub	sp, #32
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	431a      	orrs	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	431a      	orrs	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	4313      	orrs	r3, r2
 8002062:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	4ba6      	ldr	r3, [pc, #664]	; (8002304 <UART_SetConfig+0x2c4>)
 800206c:	4013      	ands	r3, r2
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	6979      	ldr	r1, [r7, #20]
 8002074:	430b      	orrs	r3, r1
 8002076:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	4313      	orrs	r3, r2
 800209c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	697a      	ldr	r2, [r7, #20]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a94      	ldr	r2, [pc, #592]	; (8002308 <UART_SetConfig+0x2c8>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d120      	bne.n	80020fe <UART_SetConfig+0xbe>
 80020bc:	4b93      	ldr	r3, [pc, #588]	; (800230c <UART_SetConfig+0x2cc>)
 80020be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d816      	bhi.n	80020f8 <UART_SetConfig+0xb8>
 80020ca:	a201      	add	r2, pc, #4	; (adr r2, 80020d0 <UART_SetConfig+0x90>)
 80020cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d0:	080020e1 	.word	0x080020e1
 80020d4:	080020ed 	.word	0x080020ed
 80020d8:	080020e7 	.word	0x080020e7
 80020dc:	080020f3 	.word	0x080020f3
 80020e0:	2301      	movs	r3, #1
 80020e2:	77fb      	strb	r3, [r7, #31]
 80020e4:	e150      	b.n	8002388 <UART_SetConfig+0x348>
 80020e6:	2302      	movs	r3, #2
 80020e8:	77fb      	strb	r3, [r7, #31]
 80020ea:	e14d      	b.n	8002388 <UART_SetConfig+0x348>
 80020ec:	2304      	movs	r3, #4
 80020ee:	77fb      	strb	r3, [r7, #31]
 80020f0:	e14a      	b.n	8002388 <UART_SetConfig+0x348>
 80020f2:	2308      	movs	r3, #8
 80020f4:	77fb      	strb	r3, [r7, #31]
 80020f6:	e147      	b.n	8002388 <UART_SetConfig+0x348>
 80020f8:	2310      	movs	r3, #16
 80020fa:	77fb      	strb	r3, [r7, #31]
 80020fc:	e144      	b.n	8002388 <UART_SetConfig+0x348>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a83      	ldr	r2, [pc, #524]	; (8002310 <UART_SetConfig+0x2d0>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d132      	bne.n	800216e <UART_SetConfig+0x12e>
 8002108:	4b80      	ldr	r3, [pc, #512]	; (800230c <UART_SetConfig+0x2cc>)
 800210a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b0c      	cmp	r3, #12
 8002114:	d828      	bhi.n	8002168 <UART_SetConfig+0x128>
 8002116:	a201      	add	r2, pc, #4	; (adr r2, 800211c <UART_SetConfig+0xdc>)
 8002118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211c:	08002151 	.word	0x08002151
 8002120:	08002169 	.word	0x08002169
 8002124:	08002169 	.word	0x08002169
 8002128:	08002169 	.word	0x08002169
 800212c:	0800215d 	.word	0x0800215d
 8002130:	08002169 	.word	0x08002169
 8002134:	08002169 	.word	0x08002169
 8002138:	08002169 	.word	0x08002169
 800213c:	08002157 	.word	0x08002157
 8002140:	08002169 	.word	0x08002169
 8002144:	08002169 	.word	0x08002169
 8002148:	08002169 	.word	0x08002169
 800214c:	08002163 	.word	0x08002163
 8002150:	2300      	movs	r3, #0
 8002152:	77fb      	strb	r3, [r7, #31]
 8002154:	e118      	b.n	8002388 <UART_SetConfig+0x348>
 8002156:	2302      	movs	r3, #2
 8002158:	77fb      	strb	r3, [r7, #31]
 800215a:	e115      	b.n	8002388 <UART_SetConfig+0x348>
 800215c:	2304      	movs	r3, #4
 800215e:	77fb      	strb	r3, [r7, #31]
 8002160:	e112      	b.n	8002388 <UART_SetConfig+0x348>
 8002162:	2308      	movs	r3, #8
 8002164:	77fb      	strb	r3, [r7, #31]
 8002166:	e10f      	b.n	8002388 <UART_SetConfig+0x348>
 8002168:	2310      	movs	r3, #16
 800216a:	77fb      	strb	r3, [r7, #31]
 800216c:	e10c      	b.n	8002388 <UART_SetConfig+0x348>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a68      	ldr	r2, [pc, #416]	; (8002314 <UART_SetConfig+0x2d4>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d120      	bne.n	80021ba <UART_SetConfig+0x17a>
 8002178:	4b64      	ldr	r3, [pc, #400]	; (800230c <UART_SetConfig+0x2cc>)
 800217a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800217e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002182:	2b30      	cmp	r3, #48	; 0x30
 8002184:	d013      	beq.n	80021ae <UART_SetConfig+0x16e>
 8002186:	2b30      	cmp	r3, #48	; 0x30
 8002188:	d814      	bhi.n	80021b4 <UART_SetConfig+0x174>
 800218a:	2b20      	cmp	r3, #32
 800218c:	d009      	beq.n	80021a2 <UART_SetConfig+0x162>
 800218e:	2b20      	cmp	r3, #32
 8002190:	d810      	bhi.n	80021b4 <UART_SetConfig+0x174>
 8002192:	2b00      	cmp	r3, #0
 8002194:	d002      	beq.n	800219c <UART_SetConfig+0x15c>
 8002196:	2b10      	cmp	r3, #16
 8002198:	d006      	beq.n	80021a8 <UART_SetConfig+0x168>
 800219a:	e00b      	b.n	80021b4 <UART_SetConfig+0x174>
 800219c:	2300      	movs	r3, #0
 800219e:	77fb      	strb	r3, [r7, #31]
 80021a0:	e0f2      	b.n	8002388 <UART_SetConfig+0x348>
 80021a2:	2302      	movs	r3, #2
 80021a4:	77fb      	strb	r3, [r7, #31]
 80021a6:	e0ef      	b.n	8002388 <UART_SetConfig+0x348>
 80021a8:	2304      	movs	r3, #4
 80021aa:	77fb      	strb	r3, [r7, #31]
 80021ac:	e0ec      	b.n	8002388 <UART_SetConfig+0x348>
 80021ae:	2308      	movs	r3, #8
 80021b0:	77fb      	strb	r3, [r7, #31]
 80021b2:	e0e9      	b.n	8002388 <UART_SetConfig+0x348>
 80021b4:	2310      	movs	r3, #16
 80021b6:	77fb      	strb	r3, [r7, #31]
 80021b8:	e0e6      	b.n	8002388 <UART_SetConfig+0x348>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a56      	ldr	r2, [pc, #344]	; (8002318 <UART_SetConfig+0x2d8>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d120      	bne.n	8002206 <UART_SetConfig+0x1c6>
 80021c4:	4b51      	ldr	r3, [pc, #324]	; (800230c <UART_SetConfig+0x2cc>)
 80021c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80021ce:	2bc0      	cmp	r3, #192	; 0xc0
 80021d0:	d013      	beq.n	80021fa <UART_SetConfig+0x1ba>
 80021d2:	2bc0      	cmp	r3, #192	; 0xc0
 80021d4:	d814      	bhi.n	8002200 <UART_SetConfig+0x1c0>
 80021d6:	2b80      	cmp	r3, #128	; 0x80
 80021d8:	d009      	beq.n	80021ee <UART_SetConfig+0x1ae>
 80021da:	2b80      	cmp	r3, #128	; 0x80
 80021dc:	d810      	bhi.n	8002200 <UART_SetConfig+0x1c0>
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d002      	beq.n	80021e8 <UART_SetConfig+0x1a8>
 80021e2:	2b40      	cmp	r3, #64	; 0x40
 80021e4:	d006      	beq.n	80021f4 <UART_SetConfig+0x1b4>
 80021e6:	e00b      	b.n	8002200 <UART_SetConfig+0x1c0>
 80021e8:	2300      	movs	r3, #0
 80021ea:	77fb      	strb	r3, [r7, #31]
 80021ec:	e0cc      	b.n	8002388 <UART_SetConfig+0x348>
 80021ee:	2302      	movs	r3, #2
 80021f0:	77fb      	strb	r3, [r7, #31]
 80021f2:	e0c9      	b.n	8002388 <UART_SetConfig+0x348>
 80021f4:	2304      	movs	r3, #4
 80021f6:	77fb      	strb	r3, [r7, #31]
 80021f8:	e0c6      	b.n	8002388 <UART_SetConfig+0x348>
 80021fa:	2308      	movs	r3, #8
 80021fc:	77fb      	strb	r3, [r7, #31]
 80021fe:	e0c3      	b.n	8002388 <UART_SetConfig+0x348>
 8002200:	2310      	movs	r3, #16
 8002202:	77fb      	strb	r3, [r7, #31]
 8002204:	e0c0      	b.n	8002388 <UART_SetConfig+0x348>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a44      	ldr	r2, [pc, #272]	; (800231c <UART_SetConfig+0x2dc>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d125      	bne.n	800225c <UART_SetConfig+0x21c>
 8002210:	4b3e      	ldr	r3, [pc, #248]	; (800230c <UART_SetConfig+0x2cc>)
 8002212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800221a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800221e:	d017      	beq.n	8002250 <UART_SetConfig+0x210>
 8002220:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002224:	d817      	bhi.n	8002256 <UART_SetConfig+0x216>
 8002226:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800222a:	d00b      	beq.n	8002244 <UART_SetConfig+0x204>
 800222c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002230:	d811      	bhi.n	8002256 <UART_SetConfig+0x216>
 8002232:	2b00      	cmp	r3, #0
 8002234:	d003      	beq.n	800223e <UART_SetConfig+0x1fe>
 8002236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800223a:	d006      	beq.n	800224a <UART_SetConfig+0x20a>
 800223c:	e00b      	b.n	8002256 <UART_SetConfig+0x216>
 800223e:	2300      	movs	r3, #0
 8002240:	77fb      	strb	r3, [r7, #31]
 8002242:	e0a1      	b.n	8002388 <UART_SetConfig+0x348>
 8002244:	2302      	movs	r3, #2
 8002246:	77fb      	strb	r3, [r7, #31]
 8002248:	e09e      	b.n	8002388 <UART_SetConfig+0x348>
 800224a:	2304      	movs	r3, #4
 800224c:	77fb      	strb	r3, [r7, #31]
 800224e:	e09b      	b.n	8002388 <UART_SetConfig+0x348>
 8002250:	2308      	movs	r3, #8
 8002252:	77fb      	strb	r3, [r7, #31]
 8002254:	e098      	b.n	8002388 <UART_SetConfig+0x348>
 8002256:	2310      	movs	r3, #16
 8002258:	77fb      	strb	r3, [r7, #31]
 800225a:	e095      	b.n	8002388 <UART_SetConfig+0x348>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a2f      	ldr	r2, [pc, #188]	; (8002320 <UART_SetConfig+0x2e0>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d125      	bne.n	80022b2 <UART_SetConfig+0x272>
 8002266:	4b29      	ldr	r3, [pc, #164]	; (800230c <UART_SetConfig+0x2cc>)
 8002268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002270:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002274:	d017      	beq.n	80022a6 <UART_SetConfig+0x266>
 8002276:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800227a:	d817      	bhi.n	80022ac <UART_SetConfig+0x26c>
 800227c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002280:	d00b      	beq.n	800229a <UART_SetConfig+0x25a>
 8002282:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002286:	d811      	bhi.n	80022ac <UART_SetConfig+0x26c>
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <UART_SetConfig+0x254>
 800228c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002290:	d006      	beq.n	80022a0 <UART_SetConfig+0x260>
 8002292:	e00b      	b.n	80022ac <UART_SetConfig+0x26c>
 8002294:	2301      	movs	r3, #1
 8002296:	77fb      	strb	r3, [r7, #31]
 8002298:	e076      	b.n	8002388 <UART_SetConfig+0x348>
 800229a:	2302      	movs	r3, #2
 800229c:	77fb      	strb	r3, [r7, #31]
 800229e:	e073      	b.n	8002388 <UART_SetConfig+0x348>
 80022a0:	2304      	movs	r3, #4
 80022a2:	77fb      	strb	r3, [r7, #31]
 80022a4:	e070      	b.n	8002388 <UART_SetConfig+0x348>
 80022a6:	2308      	movs	r3, #8
 80022a8:	77fb      	strb	r3, [r7, #31]
 80022aa:	e06d      	b.n	8002388 <UART_SetConfig+0x348>
 80022ac:	2310      	movs	r3, #16
 80022ae:	77fb      	strb	r3, [r7, #31]
 80022b0:	e06a      	b.n	8002388 <UART_SetConfig+0x348>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a1b      	ldr	r2, [pc, #108]	; (8002324 <UART_SetConfig+0x2e4>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d138      	bne.n	800232e <UART_SetConfig+0x2ee>
 80022bc:	4b13      	ldr	r3, [pc, #76]	; (800230c <UART_SetConfig+0x2cc>)
 80022be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022c2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80022c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80022ca:	d017      	beq.n	80022fc <UART_SetConfig+0x2bc>
 80022cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80022d0:	d82a      	bhi.n	8002328 <UART_SetConfig+0x2e8>
 80022d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022d6:	d00b      	beq.n	80022f0 <UART_SetConfig+0x2b0>
 80022d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022dc:	d824      	bhi.n	8002328 <UART_SetConfig+0x2e8>
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <UART_SetConfig+0x2aa>
 80022e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022e6:	d006      	beq.n	80022f6 <UART_SetConfig+0x2b6>
 80022e8:	e01e      	b.n	8002328 <UART_SetConfig+0x2e8>
 80022ea:	2300      	movs	r3, #0
 80022ec:	77fb      	strb	r3, [r7, #31]
 80022ee:	e04b      	b.n	8002388 <UART_SetConfig+0x348>
 80022f0:	2302      	movs	r3, #2
 80022f2:	77fb      	strb	r3, [r7, #31]
 80022f4:	e048      	b.n	8002388 <UART_SetConfig+0x348>
 80022f6:	2304      	movs	r3, #4
 80022f8:	77fb      	strb	r3, [r7, #31]
 80022fa:	e045      	b.n	8002388 <UART_SetConfig+0x348>
 80022fc:	2308      	movs	r3, #8
 80022fe:	77fb      	strb	r3, [r7, #31]
 8002300:	e042      	b.n	8002388 <UART_SetConfig+0x348>
 8002302:	bf00      	nop
 8002304:	efff69f3 	.word	0xefff69f3
 8002308:	40011000 	.word	0x40011000
 800230c:	40023800 	.word	0x40023800
 8002310:	40004400 	.word	0x40004400
 8002314:	40004800 	.word	0x40004800
 8002318:	40004c00 	.word	0x40004c00
 800231c:	40005000 	.word	0x40005000
 8002320:	40011400 	.word	0x40011400
 8002324:	40007800 	.word	0x40007800
 8002328:	2310      	movs	r3, #16
 800232a:	77fb      	strb	r3, [r7, #31]
 800232c:	e02c      	b.n	8002388 <UART_SetConfig+0x348>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a72      	ldr	r2, [pc, #456]	; (80024fc <UART_SetConfig+0x4bc>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d125      	bne.n	8002384 <UART_SetConfig+0x344>
 8002338:	4b71      	ldr	r3, [pc, #452]	; (8002500 <UART_SetConfig+0x4c0>)
 800233a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002342:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002346:	d017      	beq.n	8002378 <UART_SetConfig+0x338>
 8002348:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800234c:	d817      	bhi.n	800237e <UART_SetConfig+0x33e>
 800234e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002352:	d00b      	beq.n	800236c <UART_SetConfig+0x32c>
 8002354:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002358:	d811      	bhi.n	800237e <UART_SetConfig+0x33e>
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <UART_SetConfig+0x326>
 800235e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002362:	d006      	beq.n	8002372 <UART_SetConfig+0x332>
 8002364:	e00b      	b.n	800237e <UART_SetConfig+0x33e>
 8002366:	2300      	movs	r3, #0
 8002368:	77fb      	strb	r3, [r7, #31]
 800236a:	e00d      	b.n	8002388 <UART_SetConfig+0x348>
 800236c:	2302      	movs	r3, #2
 800236e:	77fb      	strb	r3, [r7, #31]
 8002370:	e00a      	b.n	8002388 <UART_SetConfig+0x348>
 8002372:	2304      	movs	r3, #4
 8002374:	77fb      	strb	r3, [r7, #31]
 8002376:	e007      	b.n	8002388 <UART_SetConfig+0x348>
 8002378:	2308      	movs	r3, #8
 800237a:	77fb      	strb	r3, [r7, #31]
 800237c:	e004      	b.n	8002388 <UART_SetConfig+0x348>
 800237e:	2310      	movs	r3, #16
 8002380:	77fb      	strb	r3, [r7, #31]
 8002382:	e001      	b.n	8002388 <UART_SetConfig+0x348>
 8002384:	2310      	movs	r3, #16
 8002386:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002390:	d15b      	bne.n	800244a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8002392:	7ffb      	ldrb	r3, [r7, #31]
 8002394:	2b08      	cmp	r3, #8
 8002396:	d828      	bhi.n	80023ea <UART_SetConfig+0x3aa>
 8002398:	a201      	add	r2, pc, #4	; (adr r2, 80023a0 <UART_SetConfig+0x360>)
 800239a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239e:	bf00      	nop
 80023a0:	080023c5 	.word	0x080023c5
 80023a4:	080023cd 	.word	0x080023cd
 80023a8:	080023d5 	.word	0x080023d5
 80023ac:	080023eb 	.word	0x080023eb
 80023b0:	080023db 	.word	0x080023db
 80023b4:	080023eb 	.word	0x080023eb
 80023b8:	080023eb 	.word	0x080023eb
 80023bc:	080023eb 	.word	0x080023eb
 80023c0:	080023e3 	.word	0x080023e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023c4:	f7ff f99e 	bl	8001704 <HAL_RCC_GetPCLK1Freq>
 80023c8:	61b8      	str	r0, [r7, #24]
        break;
 80023ca:	e013      	b.n	80023f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80023cc:	f7ff f9ae 	bl	800172c <HAL_RCC_GetPCLK2Freq>
 80023d0:	61b8      	str	r0, [r7, #24]
        break;
 80023d2:	e00f      	b.n	80023f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80023d4:	4b4b      	ldr	r3, [pc, #300]	; (8002504 <UART_SetConfig+0x4c4>)
 80023d6:	61bb      	str	r3, [r7, #24]
        break;
 80023d8:	e00c      	b.n	80023f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023da:	f7ff f881 	bl	80014e0 <HAL_RCC_GetSysClockFreq>
 80023de:	61b8      	str	r0, [r7, #24]
        break;
 80023e0:	e008      	b.n	80023f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80023e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023e6:	61bb      	str	r3, [r7, #24]
        break;
 80023e8:	e004      	b.n	80023f4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	77bb      	strb	r3, [r7, #30]
        break;
 80023f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d074      	beq.n	80024e4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	005a      	lsls	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	085b      	lsrs	r3, r3, #1
 8002404:	441a      	add	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	fbb2 f3f3 	udiv	r3, r2, r3
 800240e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	2b0f      	cmp	r3, #15
 8002414:	d916      	bls.n	8002444 <UART_SetConfig+0x404>
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800241c:	d212      	bcs.n	8002444 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	b29b      	uxth	r3, r3
 8002422:	f023 030f 	bic.w	r3, r3, #15
 8002426:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	085b      	lsrs	r3, r3, #1
 800242c:	b29b      	uxth	r3, r3
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	b29a      	uxth	r2, r3
 8002434:	89fb      	ldrh	r3, [r7, #14]
 8002436:	4313      	orrs	r3, r2
 8002438:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	89fa      	ldrh	r2, [r7, #14]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	e04f      	b.n	80024e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	77bb      	strb	r3, [r7, #30]
 8002448:	e04c      	b.n	80024e4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800244a:	7ffb      	ldrb	r3, [r7, #31]
 800244c:	2b08      	cmp	r3, #8
 800244e:	d828      	bhi.n	80024a2 <UART_SetConfig+0x462>
 8002450:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <UART_SetConfig+0x418>)
 8002452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002456:	bf00      	nop
 8002458:	0800247d 	.word	0x0800247d
 800245c:	08002485 	.word	0x08002485
 8002460:	0800248d 	.word	0x0800248d
 8002464:	080024a3 	.word	0x080024a3
 8002468:	08002493 	.word	0x08002493
 800246c:	080024a3 	.word	0x080024a3
 8002470:	080024a3 	.word	0x080024a3
 8002474:	080024a3 	.word	0x080024a3
 8002478:	0800249b 	.word	0x0800249b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800247c:	f7ff f942 	bl	8001704 <HAL_RCC_GetPCLK1Freq>
 8002480:	61b8      	str	r0, [r7, #24]
        break;
 8002482:	e013      	b.n	80024ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002484:	f7ff f952 	bl	800172c <HAL_RCC_GetPCLK2Freq>
 8002488:	61b8      	str	r0, [r7, #24]
        break;
 800248a:	e00f      	b.n	80024ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800248c:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <UART_SetConfig+0x4c4>)
 800248e:	61bb      	str	r3, [r7, #24]
        break;
 8002490:	e00c      	b.n	80024ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002492:	f7ff f825 	bl	80014e0 <HAL_RCC_GetSysClockFreq>
 8002496:	61b8      	str	r0, [r7, #24]
        break;
 8002498:	e008      	b.n	80024ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800249a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800249e:	61bb      	str	r3, [r7, #24]
        break;
 80024a0:	e004      	b.n	80024ac <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	77bb      	strb	r3, [r7, #30]
        break;
 80024aa:	bf00      	nop
    }

    if (pclk != 0U)
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d018      	beq.n	80024e4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	085a      	lsrs	r2, r3, #1
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	441a      	add	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b0f      	cmp	r3, #15
 80024ca:	d909      	bls.n	80024e0 <UART_SetConfig+0x4a0>
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024d2:	d205      	bcs.n	80024e0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	60da      	str	r2, [r3, #12]
 80024de:	e001      	b.n	80024e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80024f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3720      	adds	r7, #32
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40007c00 	.word	0x40007c00
 8002500:	40023800 	.word	0x40023800
 8002504:	00f42400 	.word	0x00f42400

08002508 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00a      	beq.n	8002532 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	430a      	orrs	r2, r1
 8002530:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00a      	beq.n	8002554 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	430a      	orrs	r2, r1
 8002552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00a      	beq.n	8002576 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00a      	beq.n	8002598 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	430a      	orrs	r2, r1
 8002596:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259c:	f003 0310 	and.w	r3, r3, #16
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d00a      	beq.n	80025ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025be:	f003 0320 	and.w	r3, r3, #32
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00a      	beq.n	80025dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d01a      	beq.n	800261e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002606:	d10a      	bne.n	800261e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00a      	beq.n	8002640 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	605a      	str	r2, [r3, #4]
  }
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af02      	add	r7, sp, #8
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800265c:	f7fe f88e 	bl	800077c <HAL_GetTick>
 8002660:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b08      	cmp	r3, #8
 800266e:	d10e      	bne.n	800268e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002670:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f82d 	bl	80026de <UART_WaitOnFlagUntilTimeout>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e023      	b.n	80026d6 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	2b04      	cmp	r3, #4
 800269a:	d10e      	bne.n	80026ba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800269c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f817 	bl	80026de <UART_WaitOnFlagUntilTimeout>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e00d      	b.n	80026d6 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2220      	movs	r2, #32
 80026be:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2220      	movs	r2, #32
 80026c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b09c      	sub	sp, #112	; 0x70
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	60f8      	str	r0, [r7, #12]
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	603b      	str	r3, [r7, #0]
 80026ea:	4613      	mov	r3, r2
 80026ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026ee:	e0a5      	b.n	800283c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026f6:	f000 80a1 	beq.w	800283c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026fa:	f7fe f83f 	bl	800077c <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002706:	429a      	cmp	r2, r3
 8002708:	d302      	bcc.n	8002710 <UART_WaitOnFlagUntilTimeout+0x32>
 800270a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800270c:	2b00      	cmp	r3, #0
 800270e:	d13e      	bne.n	800278e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002718:	e853 3f00 	ldrex	r3, [r3]
 800271c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800271e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002720:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002724:	667b      	str	r3, [r7, #100]	; 0x64
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	461a      	mov	r2, r3
 800272c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800272e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002730:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002732:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002734:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002736:	e841 2300 	strex	r3, r2, [r1]
 800273a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800273c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1e6      	bne.n	8002710 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	3308      	adds	r3, #8
 8002748:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800274a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800274c:	e853 3f00 	ldrex	r3, [r3]
 8002750:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002754:	f023 0301 	bic.w	r3, r3, #1
 8002758:	663b      	str	r3, [r7, #96]	; 0x60
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	3308      	adds	r3, #8
 8002760:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002762:	64ba      	str	r2, [r7, #72]	; 0x48
 8002764:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002766:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002768:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800276a:	e841 2300 	strex	r3, r2, [r1]
 800276e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002770:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1e5      	bne.n	8002742 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2220      	movs	r2, #32
 800277a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2220      	movs	r2, #32
 8002780:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e067      	b.n	800285e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	2b00      	cmp	r3, #0
 800279a:	d04f      	beq.n	800283c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027aa:	d147      	bne.n	800283c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027b4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027be:	e853 3f00 	ldrex	r3, [r3]
 80027c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80027ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	461a      	mov	r2, r3
 80027d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027d4:	637b      	str	r3, [r7, #52]	; 0x34
 80027d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80027da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027dc:	e841 2300 	strex	r3, r2, [r1]
 80027e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80027e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1e6      	bne.n	80027b6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3308      	adds	r3, #8
 80027ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	e853 3f00 	ldrex	r3, [r3]
 80027f6:	613b      	str	r3, [r7, #16]
   return(result);
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	f023 0301 	bic.w	r3, r3, #1
 80027fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	3308      	adds	r3, #8
 8002806:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002808:	623a      	str	r2, [r7, #32]
 800280a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800280c:	69f9      	ldr	r1, [r7, #28]
 800280e:	6a3a      	ldr	r2, [r7, #32]
 8002810:	e841 2300 	strex	r3, r2, [r1]
 8002814:	61bb      	str	r3, [r7, #24]
   return(result);
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1e5      	bne.n	80027e8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2220      	movs	r2, #32
 8002820:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2220      	movs	r2, #32
 8002826:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2220      	movs	r2, #32
 800282c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e010      	b.n	800285e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	69da      	ldr	r2, [r3, #28]
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	4013      	ands	r3, r2
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	429a      	cmp	r2, r3
 800284a:	bf0c      	ite	eq
 800284c:	2301      	moveq	r3, #1
 800284e:	2300      	movne	r3, #0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	461a      	mov	r2, r3
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	429a      	cmp	r2, r3
 8002858:	f43f af4a 	beq.w	80026f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3770      	adds	r7, #112	; 0x70
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
	...

08002868 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800286e:	f7fd ff33 	bl	80006d8 <HAL_Init>

	/* USER CODE BEGIN Init */

	BSP_LED_Init(LED1);
 8002872:	2000      	movs	r0, #0
 8002874:	f7fd feb0 	bl	80005d8 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 8002878:	2001      	movs	r0, #1
 800287a:	f7fd fead 	bl	80005d8 <BSP_LED_Init>
	BSP_LED_Init(LED3);
 800287e:	2002      	movs	r0, #2
 8002880:	f7fd feaa 	bl	80005d8 <BSP_LED_Init>

	delayInit(&delay_strled, delay_toogle);
 8002884:	4b1a      	ldr	r3, [pc, #104]	; (80028f0 <main+0x88>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	481a      	ldr	r0, [pc, #104]	; (80028f4 <main+0x8c>)
 800288c:	f7fd fe56 	bl	800053c <delayInit>
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002890:	f000 f834 	bl	80028fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002894:	f000 f8d4 	bl	8002a40 <MX_GPIO_Init>
//  MX_ETH_Init();
	MX_USART3_UART_Init();
 8002898:	f000 f8a2 	bl	80029e0 <MX_USART3_UART_Init>
//  MX_USB_OTG_FS_PCD_Init();
	/* USER CODE BEGIN 2 */
	uint8_t ledCurrent_index = 0;
 800289c:	2300      	movs	r3, #0
 800289e:	71fb      	strb	r3, [r7, #7]
	uint8_t ledPrevious_index = 0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	71bb      	strb	r3, [r7, #6]
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (delayRead(&delay_strled)) {
 80028a4:	4813      	ldr	r0, [pc, #76]	; (80028f4 <main+0x8c>)
 80028a6:	f7fd fe5d 	bl	8000564 <delayRead>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f9      	beq.n	80028a4 <main+0x3c>
			ledPrevious_index = ledCurrent_index - 1;
 80028b0:	79fb      	ldrb	r3, [r7, #7]
 80028b2:	3b01      	subs	r3, #1
 80028b4:	71bb      	strb	r3, [r7, #6]

			if (ledPrevious_index > LED_COUNT - 1) {
 80028b6:	2203      	movs	r2, #3
 80028b8:	79bb      	ldrb	r3, [r7, #6]
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d302      	bcc.n	80028c4 <main+0x5c>
				ledPrevious_index = LED_COUNT - 1;
 80028be:	2303      	movs	r3, #3
 80028c0:	3b01      	subs	r3, #1
 80028c2:	71bb      	strb	r3, [r7, #6]
			}

			BSP_LED_Off(leds_list[ledPrevious_index]);
 80028c4:	79bb      	ldrb	r3, [r7, #6]
 80028c6:	4a0c      	ldr	r2, [pc, #48]	; (80028f8 <main+0x90>)
 80028c8:	5cd3      	ldrb	r3, [r2, r3]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fd feea 	bl	80006a4 <BSP_LED_Off>
			BSP_LED_On(leds_list[ledCurrent_index]);
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	4a09      	ldr	r2, [pc, #36]	; (80028f8 <main+0x90>)
 80028d4:	5cd3      	ldrb	r3, [r2, r3]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd feca 	bl	8000670 <BSP_LED_On>

			ledCurrent_index++;
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	3301      	adds	r3, #1
 80028e0:	71fb      	strb	r3, [r7, #7]
			if (ledCurrent_index > LED_COUNT - 1) {
 80028e2:	2203      	movs	r2, #3
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d3dc      	bcc.n	80028a4 <main+0x3c>
				ledCurrent_index = 0;
 80028ea:	2300      	movs	r3, #0
 80028ec:	71fb      	strb	r3, [r7, #7]
		if (delayRead(&delay_strled)) {
 80028ee:	e7d9      	b.n	80028a4 <main+0x3c>
 80028f0:	20000018 	.word	0x20000018
 80028f4:	200000c4 	.word	0x200000c4
 80028f8:	20000014 	.word	0x20000014

080028fc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b094      	sub	sp, #80	; 0x50
 8002900:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002902:	f107 031c 	add.w	r3, r7, #28
 8002906:	2234      	movs	r2, #52	; 0x34
 8002908:	2100      	movs	r1, #0
 800290a:	4618      	mov	r0, r3
 800290c:	f000 fa4e 	bl	8002dac <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002910:	f107 0308 	add.w	r3, r7, #8
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	605a      	str	r2, [r3, #4]
 800291a:	609a      	str	r2, [r3, #8]
 800291c:	60da      	str	r2, [r3, #12]
 800291e:	611a      	str	r2, [r3, #16]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8002920:	f7fe f9e4 	bl	8000cec <HAL_PWR_EnableBkUpAccess>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002924:	4b2c      	ldr	r3, [pc, #176]	; (80029d8 <SystemClock_Config+0xdc>)
 8002926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002928:	4a2b      	ldr	r2, [pc, #172]	; (80029d8 <SystemClock_Config+0xdc>)
 800292a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800292e:	6413      	str	r3, [r2, #64]	; 0x40
 8002930:	4b29      	ldr	r3, [pc, #164]	; (80029d8 <SystemClock_Config+0xdc>)
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002938:	607b      	str	r3, [r7, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800293c:	4b27      	ldr	r3, [pc, #156]	; (80029dc <SystemClock_Config+0xe0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002944:	4a25      	ldr	r2, [pc, #148]	; (80029dc <SystemClock_Config+0xe0>)
 8002946:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800294a:	6013      	str	r3, [r2, #0]
 800294c:	4b23      	ldr	r3, [pc, #140]	; (80029dc <SystemClock_Config+0xe0>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002954:	603b      	str	r3, [r7, #0]
 8002956:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002958:	2301      	movs	r3, #1
 800295a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800295c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002960:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002962:	2302      	movs	r3, #2
 8002964:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002966:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800296a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 800296c:	2304      	movs	r3, #4
 800296e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 96;
 8002970:	2360      	movs	r3, #96	; 0x60
 8002972:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002974:	2302      	movs	r3, #2
 8002976:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002978:	2304      	movs	r3, #4
 800297a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800297c:	2302      	movs	r3, #2
 800297e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002980:	f107 031c 	add.w	r3, r7, #28
 8002984:	4618      	mov	r0, r3
 8002986:	f7fe fa11 	bl	8000dac <HAL_RCC_OscConfig>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <SystemClock_Config+0x98>
		Error_Handler();
 8002990:	f000 f8f8 	bl	8002b84 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8002994:	f7fe f9ba 	bl	8000d0c <HAL_PWREx_EnableOverDrive>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <SystemClock_Config+0xa6>
		Error_Handler();
 800299e:	f000 f8f1 	bl	8002b84 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80029a2:	230f      	movs	r3, #15
 80029a4:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029a6:	2302      	movs	r3, #2
 80029a8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029b2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80029b8:	f107 0308 	add.w	r3, r7, #8
 80029bc:	2103      	movs	r1, #3
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe fca2 	bl	8001308 <HAL_RCC_ClockConfig>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <SystemClock_Config+0xd2>
		Error_Handler();
 80029ca:	f000 f8db 	bl	8002b84 <Error_Handler>
	}
}
 80029ce:	bf00      	nop
 80029d0:	3750      	adds	r7, #80	; 0x50
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40023800 	.word	0x40023800
 80029dc:	40007000 	.word	0x40007000

080029e0 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80029e4:	4b14      	ldr	r3, [pc, #80]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 80029e6:	4a15      	ldr	r2, [pc, #84]	; (8002a3c <MX_USART3_UART_Init+0x5c>)
 80029e8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80029ea:	4b13      	ldr	r3, [pc, #76]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 80029ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029f0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80029f2:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80029f8:	4b0f      	ldr	r3, [pc, #60]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80029fe:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 8002a06:	220c      	movs	r2, #12
 8002a08:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a0a:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a10:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a16:	4b08      	ldr	r3, [pc, #32]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8002a22:	4805      	ldr	r0, [pc, #20]	; (8002a38 <MX_USART3_UART_Init+0x58>)
 8002a24:	f7ff fabe 	bl	8001fa4 <HAL_UART_Init>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <MX_USART3_UART_Init+0x52>
		Error_Handler();
 8002a2e:	f000 f8a9 	bl	8002b84 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000040 	.word	0x20000040
 8002a3c:	40004800 	.word	0x40004800

08002a40 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08c      	sub	sp, #48	; 0x30
 8002a44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002a46:	f107 031c 	add.w	r3, r7, #28
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	605a      	str	r2, [r3, #4]
 8002a50:	609a      	str	r2, [r3, #8]
 8002a52:	60da      	str	r2, [r3, #12]
 8002a54:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002a56:	4b47      	ldr	r3, [pc, #284]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	4a46      	ldr	r2, [pc, #280]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a5c:	f043 0304 	orr.w	r3, r3, #4
 8002a60:	6313      	str	r3, [r2, #48]	; 0x30
 8002a62:	4b44      	ldr	r3, [pc, #272]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	61bb      	str	r3, [r7, #24]
 8002a6c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002a6e:	4b41      	ldr	r3, [pc, #260]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	4a40      	ldr	r2, [pc, #256]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a78:	6313      	str	r3, [r2, #48]	; 0x30
 8002a7a:	4b3e      	ldr	r3, [pc, #248]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a82:	617b      	str	r3, [r7, #20]
 8002a84:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002a86:	4b3b      	ldr	r3, [pc, #236]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8a:	4a3a      	ldr	r2, [pc, #232]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a8c:	f043 0301 	orr.w	r3, r3, #1
 8002a90:	6313      	str	r3, [r2, #48]	; 0x30
 8002a92:	4b38      	ldr	r3, [pc, #224]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	613b      	str	r3, [r7, #16]
 8002a9c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9e:	4b35      	ldr	r3, [pc, #212]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	4a34      	ldr	r2, [pc, #208]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002aa4:	f043 0302 	orr.w	r3, r3, #2
 8002aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aaa:	4b32      	ldr	r3, [pc, #200]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	4a2e      	ldr	r2, [pc, #184]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002abc:	f043 0308 	orr.w	r3, r3, #8
 8002ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac2:	4b2c      	ldr	r3, [pc, #176]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	60bb      	str	r3, [r7, #8]
 8002acc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002ace:	4b29      	ldr	r3, [pc, #164]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	4a28      	ldr	r2, [pc, #160]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ada:	4b26      	ldr	r3, [pc, #152]	; (8002b74 <MX_GPIO_Init+0x134>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae2:	607b      	str	r3, [r7, #4]
 8002ae4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f244 0181 	movw	r1, #16513	; 0x4081
 8002aec:	4822      	ldr	r0, [pc, #136]	; (8002b78 <MX_GPIO_Init+0x138>)
 8002aee:	f7fe f8e3 	bl	8000cb8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin,
 8002af2:	2200      	movs	r2, #0
 8002af4:	2140      	movs	r1, #64	; 0x40
 8002af6:	4821      	ldr	r0, [pc, #132]	; (8002b7c <MX_GPIO_Init+0x13c>)
 8002af8:	f7fe f8de 	bl	8000cb8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002afc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b00:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b02:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b06:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002b0c:	f107 031c 	add.w	r3, r7, #28
 8002b10:	4619      	mov	r1, r3
 8002b12:	481b      	ldr	r0, [pc, #108]	; (8002b80 <MX_GPIO_Init+0x140>)
 8002b14:	f7fd ff24 	bl	8000960 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8002b18:	f244 0381 	movw	r3, #16513	; 0x4081
 8002b1c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b26:	2300      	movs	r3, #0
 8002b28:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b2a:	f107 031c 	add.w	r3, r7, #28
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4811      	ldr	r0, [pc, #68]	; (8002b78 <MX_GPIO_Init+0x138>)
 8002b32:	f7fd ff15 	bl	8000960 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002b36:	2340      	movs	r3, #64	; 0x40
 8002b38:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b42:	2300      	movs	r3, #0
 8002b44:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002b46:	f107 031c 	add.w	r3, r7, #28
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	480b      	ldr	r0, [pc, #44]	; (8002b7c <MX_GPIO_Init+0x13c>)
 8002b4e:	f7fd ff07 	bl	8000960 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002b52:	2380      	movs	r3, #128	; 0x80
 8002b54:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b56:	2300      	movs	r3, #0
 8002b58:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002b5e:	f107 031c 	add.w	r3, r7, #28
 8002b62:	4619      	mov	r1, r3
 8002b64:	4805      	ldr	r0, [pc, #20]	; (8002b7c <MX_GPIO_Init+0x13c>)
 8002b66:	f7fd fefb 	bl	8000960 <HAL_GPIO_Init>

}
 8002b6a:	bf00      	nop
 8002b6c:	3730      	adds	r7, #48	; 0x30
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40023800 	.word	0x40023800
 8002b78:	40020400 	.word	0x40020400
 8002b7c:	40021800 	.word	0x40021800
 8002b80:	40020800 	.word	0x40020800

08002b84 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b88:	b672      	cpsid	i
}
 8002b8a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002b8c:	e7fe      	b.n	8002b8c <Error_Handler+0x8>
	...

08002b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b96:	4b0f      	ldr	r3, [pc, #60]	; (8002bd4 <HAL_MspInit+0x44>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9a:	4a0e      	ldr	r2, [pc, #56]	; (8002bd4 <HAL_MspInit+0x44>)
 8002b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ba2:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <HAL_MspInit+0x44>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <HAL_MspInit+0x44>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	4a08      	ldr	r2, [pc, #32]	; (8002bd4 <HAL_MspInit+0x44>)
 8002bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <HAL_MspInit+0x44>)
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40023800 	.word	0x40023800

08002bd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b0ae      	sub	sp, #184	; 0xb8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	605a      	str	r2, [r3, #4]
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	2290      	movs	r2, #144	; 0x90
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f000 f8d7 	bl	8002dac <memset>
  if(huart->Instance==USART3)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a22      	ldr	r2, [pc, #136]	; (8002c8c <HAL_UART_MspInit+0xb4>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d13c      	bne.n	8002c82 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c0c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c12:	f107 0314 	add.w	r3, r7, #20
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fe fd9c 	bl	8001754 <HAL_RCCEx_PeriphCLKConfig>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002c22:	f7ff ffaf 	bl	8002b84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c26:	4b1a      	ldr	r3, [pc, #104]	; (8002c90 <HAL_UART_MspInit+0xb8>)
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	4a19      	ldr	r2, [pc, #100]	; (8002c90 <HAL_UART_MspInit+0xb8>)
 8002c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c30:	6413      	str	r3, [r2, #64]	; 0x40
 8002c32:	4b17      	ldr	r3, [pc, #92]	; (8002c90 <HAL_UART_MspInit+0xb8>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c3e:	4b14      	ldr	r3, [pc, #80]	; (8002c90 <HAL_UART_MspInit+0xb8>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c42:	4a13      	ldr	r2, [pc, #76]	; (8002c90 <HAL_UART_MspInit+0xb8>)
 8002c44:	f043 0308 	orr.w	r3, r3, #8
 8002c48:	6313      	str	r3, [r2, #48]	; 0x30
 8002c4a:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <HAL_UART_MspInit+0xb8>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	f003 0308 	and.w	r3, r3, #8
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002c56:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c70:	2307      	movs	r3, #7
 8002c72:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c76:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4805      	ldr	r0, [pc, #20]	; (8002c94 <HAL_UART_MspInit+0xbc>)
 8002c7e:	f7fd fe6f 	bl	8000960 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002c82:	bf00      	nop
 8002c84:	37b8      	adds	r7, #184	; 0xb8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40004800 	.word	0x40004800
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40020c00 	.word	0x40020c00

08002c98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c9c:	e7fe      	b.n	8002c9c <NMI_Handler+0x4>

08002c9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ca2:	e7fe      	b.n	8002ca2 <HardFault_Handler+0x4>

08002ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ca8:	e7fe      	b.n	8002ca8 <MemManage_Handler+0x4>

08002caa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002caa:	b480      	push	{r7}
 8002cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cae:	e7fe      	b.n	8002cae <BusFault_Handler+0x4>

08002cb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cb4:	e7fe      	b.n	8002cb4 <UsageFault_Handler+0x4>

08002cb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cc8:	bf00      	nop
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ce4:	f7fd fd36 	bl	8000754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ce8:	bf00      	nop
 8002cea:	bd80      	pop	{r7, pc}

08002cec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cf0:	4b06      	ldr	r3, [pc, #24]	; (8002d0c <SystemInit+0x20>)
 8002cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf6:	4a05      	ldr	r2, [pc, #20]	; (8002d0c <SystemInit+0x20>)
 8002cf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d00:	bf00      	nop
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d14:	480d      	ldr	r0, [pc, #52]	; (8002d4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d16:	490e      	ldr	r1, [pc, #56]	; (8002d50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d18:	4a0e      	ldr	r2, [pc, #56]	; (8002d54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d1c:	e002      	b.n	8002d24 <LoopCopyDataInit>

08002d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d22:	3304      	adds	r3, #4

08002d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d28:	d3f9      	bcc.n	8002d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d2a:	4a0b      	ldr	r2, [pc, #44]	; (8002d58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d2c:	4c0b      	ldr	r4, [pc, #44]	; (8002d5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d30:	e001      	b.n	8002d36 <LoopFillZerobss>

08002d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d34:	3204      	adds	r2, #4

08002d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d38:	d3fb      	bcc.n	8002d32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d3a:	f7ff ffd7 	bl	8002cec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d3e:	f000 f811 	bl	8002d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d42:	f7ff fd91 	bl	8002868 <main>
  bx  lr    
 8002d46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d48:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d50:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8002d54:	08002e04 	.word	0x08002e04
  ldr r2, =_sbss
 8002d58:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8002d5c:	200000d0 	.word	0x200000d0

08002d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d60:	e7fe      	b.n	8002d60 <ADC_IRQHandler>
	...

08002d64 <__libc_init_array>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	4d0d      	ldr	r5, [pc, #52]	; (8002d9c <__libc_init_array+0x38>)
 8002d68:	4c0d      	ldr	r4, [pc, #52]	; (8002da0 <__libc_init_array+0x3c>)
 8002d6a:	1b64      	subs	r4, r4, r5
 8002d6c:	10a4      	asrs	r4, r4, #2
 8002d6e:	2600      	movs	r6, #0
 8002d70:	42a6      	cmp	r6, r4
 8002d72:	d109      	bne.n	8002d88 <__libc_init_array+0x24>
 8002d74:	4d0b      	ldr	r5, [pc, #44]	; (8002da4 <__libc_init_array+0x40>)
 8002d76:	4c0c      	ldr	r4, [pc, #48]	; (8002da8 <__libc_init_array+0x44>)
 8002d78:	f000 f820 	bl	8002dbc <_init>
 8002d7c:	1b64      	subs	r4, r4, r5
 8002d7e:	10a4      	asrs	r4, r4, #2
 8002d80:	2600      	movs	r6, #0
 8002d82:	42a6      	cmp	r6, r4
 8002d84:	d105      	bne.n	8002d92 <__libc_init_array+0x2e>
 8002d86:	bd70      	pop	{r4, r5, r6, pc}
 8002d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8c:	4798      	blx	r3
 8002d8e:	3601      	adds	r6, #1
 8002d90:	e7ee      	b.n	8002d70 <__libc_init_array+0xc>
 8002d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d96:	4798      	blx	r3
 8002d98:	3601      	adds	r6, #1
 8002d9a:	e7f2      	b.n	8002d82 <__libc_init_array+0x1e>
 8002d9c:	08002dfc 	.word	0x08002dfc
 8002da0:	08002dfc 	.word	0x08002dfc
 8002da4:	08002dfc 	.word	0x08002dfc
 8002da8:	08002e00 	.word	0x08002e00

08002dac <memset>:
 8002dac:	4402      	add	r2, r0
 8002dae:	4603      	mov	r3, r0
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d100      	bne.n	8002db6 <memset+0xa>
 8002db4:	4770      	bx	lr
 8002db6:	f803 1b01 	strb.w	r1, [r3], #1
 8002dba:	e7f9      	b.n	8002db0 <memset+0x4>

08002dbc <_init>:
 8002dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbe:	bf00      	nop
 8002dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc2:	bc08      	pop	{r3}
 8002dc4:	469e      	mov	lr, r3
 8002dc6:	4770      	bx	lr

08002dc8 <_fini>:
 8002dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dca:	bf00      	nop
 8002dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dce:	bc08      	pop	{r3}
 8002dd0:	469e      	mov	lr, r3
 8002dd2:	4770      	bx	lr
