# Copyright (c) 2020, Xilinx
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# * Redistributions of source code must retain the above copyright notice, this
#   list of conditions and the following disclaimer.
#
# * Redistributions in binary form must reproduce the above copyright notice,
#   this list of conditions and the following disclaimer in the documentation
#   and/or other materials provided with the distribution.
#
# * Neither the name of FINN nor the names of its
#   contributors may be used to endorse or promote products derived from
#   this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

"""Template strings for FPGA dataflow build scripts."""

# flake8: noqa

call_pynqshell_makefile_template = """
#!/bin/bash
cd %s
export platform=%s
export ip_config=%s
make %s
cd %s
"""

custom_zynq_shell_template = """
set FREQ_MHZ %s
set NUM_AXILITE %d
set NUM_AXIMM %d
set BOARD %s
set FPGA_PART %s
create_project finn_zynq_link ./ -part $FPGA_PART

# Prevent limitation on number of elements for string representations of Vivado collections of objects
# Otherwise we might run into the default limit of 500 if we have many IP_REPO_PATHS
set_param tcl.collectionResultDisplayLimit 0

# set board part repo paths to find PYNQ-Z1/Z2
set paths_prop [get_property BOARD_PART_REPO_PATHS [current_project]]
set paths_param [get_param board.repoPaths]
lappend paths_prop "$BOARDFILES$"
lappend paths_param "$BOARDFILES$"
set_property BOARD_PART_REPO_PATHS $paths_prop [current_project]
set_param board.repoPaths $paths_param

if {$BOARD == "ZCU104"} {
    set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
    set ZYNQ_TYPE "zynq_us+"
} elseif {$BOARD == "ZCU102"} {
    set_property board_part xilinx.com:zcu102:part0:3.3 [current_project]
    set ZYNQ_TYPE "zynq_us+"
} elseif {$BOARD == "RFSoC2x2"} {
    set_property board_part xilinx.com:rfsoc2x2:part0:1.1 [current_project]
    set ZYNQ_TYPE "zynq_us+"
} elseif {$BOARD == "RFSoC4x2"} {
    set_property board_part realdigital.org:rfsoc4x2:part0:1.0 [current_project]
    set ZYNQ_TYPE "zynq_us+"
} elseif {$BOARD == "Ultra96"} {
    set_property board_part avnet.com:ultra96v1:part0:1.2 [current_project]
    set ZYNQ_TYPE "zynq_us+"
} elseif {$BOARD == "Ultra96-V2"} {
    set_property board_part avnet.com:ultra96v2:part0:1.2 [current_project]
    set ZYNQ_TYPE "zynq_us+"
} elseif {$BOARD == "Pynq-Z2"} {
    set ZYNQ_TYPE "zynq_7000"
    set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
} elseif {$BOARD == "Pynq-Z1"} {
    set ZYNQ_TYPE "zynq_7000"
    set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
} elseif {$BOARD == "KV260_SOM"} {
    set ZYNQ_TYPE "zynq_us+"
    set_property board_part xilinx.com:kv260_som:part0:1.3 [current_project]
} elseif {$BOARD == "AUP-ZU3_8GB"} {
    set ZYNQ_TYPE "zynq_us+"
    set_property board_part realdigital.org:aup-zu3-8gb:part0:1.0 [current_project]
} else {
    puts "Unrecognized board"
}

create_bd_design "top"
if {$ZYNQ_TYPE == "zynq_us+"} {
    set zynq_ps_vlnv [get_property VLNV [get_ipdefs "xilinx.com:ip:zynq_ultra_ps_e:*"]]
    set zynq_ps_clkname "pl_clk0"
    create_bd_cell -type ip -vlnv $zynq_ps_vlnv zynq_ps
    apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ps]
    #activate one slave port, deactivate the second master port
    set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ps]
    set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ps]
    #activate one master port and deactivate third master port for AUP-ZU3
    if {$BOARD == "AUP-ZU3_8GB"} {
        set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1}] [get_bd_cells zynq_ps]
        set_property -dict [list CONFIG.PSU__USE__M_AXI_GP2 {0}] [get_bd_cells zynq_ps]
    }
    #set frequency of PS clock (this can't always be exactly met)
    set_property -dict [list CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0}] [get_bd_cells zynq_ps]
    set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ [expr int($FREQ_MHZ)]] [get_bd_cells zynq_ps]
} elseif {$ZYNQ_TYPE == "zynq_7000"} {
    set zynq_ps_vlnv [get_property VLNV [get_ipdefs "xilinx.com:ip:processing_system7:*"]]
    set zynq_ps_clkname "FCLK_CLK0"
    create_bd_cell -type ip -vlnv $zynq_ps_vlnv zynq_ps
    apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells zynq_ps]
    set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells zynq_ps]
    set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ [expr int($FREQ_MHZ)]] [get_bd_cells zynq_ps]
} else {
    puts "Unrecognized Zynq type"
}

#instantiate axi interconnect, axi smartconnect
set interconnect_vlnv [get_property VLNV [get_ipdefs -all "xilinx.com:ip:axi_interconnect:*" -filter design_tool_contexts=~*IPI*]]
set smartconnect_vlnv [get_property VLNV [get_ipdefs "xilinx.com:ip:smartconnect:*"]]
create_bd_cell -type ip -vlnv $interconnect_vlnv axi_interconnect_0
create_bd_cell -type ip -vlnv $smartconnect_vlnv smartconnect_0
#set number of axilite interfaces, and number of axi master interfaces
set_property -dict [list CONFIG.NUM_SI $NUM_AXIMM] [get_bd_cells smartconnect_0]
set_property -dict [list CONFIG.NUM_MI $NUM_AXILITE] [get_bd_cells axi_interconnect_0]

#create reset controller and connect interconnects to PS
if {$ZYNQ_TYPE == "zynq_us+"} {
    set axi_peripheral_base 0xA0000000
    connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ps/S_AXI_HP0_FPD]
    connect_bd_intf_net [get_bd_intf_pins zynq_ps/M_AXI_HPM0_FPD] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
    #connect interconnect clocks and resets
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/S00_ACLK]
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins zynq_ps/saxihp0_fpd_aclk]
} elseif {$ZYNQ_TYPE == "zynq_7000"} {
    set axi_peripheral_base 0x40000000
    connect_bd_intf_net -boundary_type upper [get_bd_intf_pins zynq_ps/M_AXI_GP0] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
    connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ps/S_AXI_HP0]
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/S00_ACLK]
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins zynq_ps/S_AXI_HP0_ACLK]
}
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins smartconnect_0/aresetn]

#procedure used by below IP instantiations to map BD address segments based on the axi interface aperture
proc assign_axi_addr_proc {axi_intf_path} {
    #global variable holds current base address
    global axi_peripheral_base
    #infer range
    set range [expr 2**[get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins $axi_intf_path]]]
    set range [expr $range < 4096 ? 4096 : $range]
    #align base address to range
    set offset [expr ($axi_peripheral_base + ($range-1)) & ~($range-1)]
    #perform assignment
    assign_bd_address [get_bd_addr_segs $axi_intf_path/Reg*] -offset $offset -range $range
    #advance base address
    set axi_peripheral_base [expr $offset + $range]
}

#custom IP instantiations/connections start here
%s

# set up debug
if {%d == 1} {
    set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {idma0_m_axis_0}]
    set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {StreamingDataflowPartition_1_m_axis_0}]
    set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {smartconnect_0_M00_AXI}]
    apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                              [get_bd_intf_nets smartconnect_0_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/zynq_ps/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                              [get_bd_intf_nets idma0_m_axis_0] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/zynq_ps/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                              [get_bd_intf_nets StreamingDataflowPartition_1_m_axis_0] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/zynq_ps/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                             ]
}

# set up GPIO to trigger reset
set enable_gpio_reset %d
set enable_finn_switch %d

if { $enable_gpio_reset == 1 || $enable_finn_switch == 1 } {
    create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
    set_property -dict [list CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_DOUT_DEFAULT {0x00000001} CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
    connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
    assign_axi_addr_proc axi_gpio_0/S_AXI
    connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
    connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK]
}

# Connect GPIO1 to
if { $enable_gpio_reset == 1 } {
    connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins rst_zynq_ps_*/aux_reset_in]
}

#finalize clock and reset connections for interconnects
if {$ZYNQ_TYPE == "zynq_us+"} {
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} }  [get_bd_pins axi_interconnect_0/M*_ACLK]
} elseif {$ZYNQ_TYPE == "zynq_7000"} {
    apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} }  [get_bd_pins axi_interconnect_0/M*_ACLK]
}

if { $enable_finn_switch == 1 } {
    set_property -dict [list CONFIG.C_ALL_OUTPUTS_2 {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
    connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins finn_switch/sel]
    # TODO: This is a workaround - FREQ_HZ changes after applying validate_bd_design the first time, which results in an error
    catch validate_bd_design
    set clk_freq_hz [get_property CONFIG.FREQ_HZ [get_bd_intf_pins /zynq_ps/M_AXI_HPM0_FPD]]
    set_property CONFIG.FREQ_HZ $clk_freq_hz [get_bd_intf_pins /finn_switch/*]
    # instrumentation_wrap_0 AXI-Stream ports inherit FREQ_HZ from HLS synthesis and differ
    # from finn_switch's frequency, triggering BD 41-237.  Normalise them here.
    foreach pin {finnix finnox} {
        set pin_obj [get_bd_intf_pins /instrumentation_wrap_0/$pin -quiet]
        if {$pin_obj ne ""} {
            set_property CONFIG.FREQ_HZ $clk_freq_hz $pin_obj
        }
    }
}

save_bd_design
assign_bd_address
validate_bd_design

set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [ get_files top.bd ]
make_wrapper -files [get_files top.bd] -import -fileset sources_1 -top
set_property top top_wrapper [get_filesets sim_1]
set_property top top_wrapper [get_filesets sources_1]
update_compile_order -fileset sources_1

# TODO: make strategies and optimization options configurable
#set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
#set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_1]
#set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
#set_property strategy Performance_ExtraTimingOpt [get_runs impl_1]
#set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
#set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
#set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
#set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]

set pr_flow 0

$PR_CONFIG$

if {$pr_flow == 0} {
    # out-of-context synth can't be used for bitstream generation
    # set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
    # TODO: make number of jobs configurable
    launch_runs -jobs 4 -to_step write_bitstream impl_1
    wait_on_run [get_runs impl_1]

}
# generate synthesis report
open_run impl_1
report_utilization -hierarchical -hierarchical_depth 4 -file synth_report.xml -format xml
close_project
"""

selector_zynq_shell_template_procs = """
proc create_broadcaster_tree {num_outputs base_name} {
    set MAX_MI 16
    set bc_cells [list]

    if {$num_outputs <= $MAX_MI} {
        set cell_name "${base_name}_0"
        create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 $cell_name
        set_property CONFIG.NUM_MI $num_outputs [get_bd_cells $cell_name]
        lappend bc_cells $cell_name

    } else {
        set leaf_broadcasters [list]
        set outputs_left $num_outputs
        set bc_idx 0
        set eff_max_mi $MAX_MI
        if {$outputs_left > $MAX_MI && $outputs_left % $MAX_MI == 1} {
            set eff_max_mi [expr {$MAX_MI - 1}]
        }
        while {$outputs_left > 0} {
            set mi [expr {min($outputs_left, $eff_max_mi)}]
            set eff_max_mi $MAX_MI
            set cell_name "${base_name}_leaf_${bc_idx}"
            create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 $cell_name
            set_property CONFIG.NUM_MI $mi [get_bd_cells $cell_name]
            lappend leaf_broadcasters $cell_name
            lappend bc_cells $cell_name
            set outputs_left [expr {$outputs_left - $mi}]
            incr bc_idx
        }

        set current_level $leaf_broadcasters
        set level 0

        # Create levels of broadcasters until we have a single root
        while {[llength $current_level] > 1} {
            set next_level [list]
            set inputs_needed [llength $current_level]
            set outputs_left $inputs_needed
            set bc_idx 0
            set tmp_max_mi $MAX_MI
            if {$inputs_needed % $MAX_MI == 1} {
                # Reduce the amount of ports for the first broadcaster by one to avoid creating a
                # leaf broadcaster with just one output port
                set tmp_max_mi [expr {$MAX_MI - 1}]
            }

            while {$outputs_left > 0} {
                set mi [expr {min($outputs_left, $tmp_max_mi)}]
                set tmp_max_mi $MAX_MI
                set cell_name "${base_name}_lvl${level}_${bc_idx}"
                create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 $cell_name
                set_property CONFIG.NUM_MI $mi [get_bd_cells $cell_name]
                lappend next_level $cell_name
                lappend bc_cells $cell_name
                set outputs_left [expr {$outputs_left - $mi}]
                incr bc_idx
            }

            set leaf_idx 0
            foreach parent $next_level {
                set parent_mi [get_property CONFIG.NUM_MI [get_bd_cells $parent]]
                for {set mi_port 0} {$mi_port < $parent_mi} {incr mi_port} {
                    set child [lindex $current_level $leaf_idx]
                    set port_str [format "M%02d_AXIS" $mi_port]
                    connect_bd_intf_net \
                        [get_bd_intf_pins ${parent}/${port_str}] \
                        [get_bd_intf_pins ${child}/S_AXIS]
                    incr leaf_idx
                }
            }

            set current_level $next_level
            incr level
        }
    }

    group_bd_cells $base_name [get_bd_cells $bc_cells]

    current_bd_instance $base_name
    create_bd_pin -dir I -type clk aclk
    create_bd_pin -dir I -type rst aresetn
    connect_bd_net [get_bd_pins aclk] \
        [get_bd_pins -of_objects [get_bd_cells *] -filter {NAME == aclk}]
    connect_bd_net [get_bd_pins aresetn] \
        [get_bd_pins -of_objects [get_bd_cells *] -filter {NAME == aresetn}]

    set master_idx 0
    foreach cell [get_bd_cells *] {
        foreach intf_pin [get_bd_intf_pins -of_objects $cell] {
            if {[llength [get_bd_intf_nets -quiet -of_objects $intf_pin]] == 0} {
                set mode [get_property MODE $intf_pin]
                set vlnv [get_property VLNV $intf_pin]
                if {$mode eq "Slave"} {
                    set hier_port [get_property NAME $intf_pin]
                } else {
                    set hier_port [format "M%02d_AXIS" $master_idx]
                    incr master_idx
                }
                create_bd_intf_pin -mode $mode -vlnv $vlnv $hier_port
                connect_bd_intf_net [get_bd_intf_pins $hier_port] $intf_pin
            }
        }
    }
    current_bd_instance ..

    return [get_bd_cells $base_name]
}

proc create_fifo_stage {num_inputs depth base_name} {
    set fifo_list [list]

    for {set i 0} {$i < $num_inputs} {incr i} {
        set fifo_name "axis_data_fifo_${i}"
        create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 $fifo_name
        set_property CONFIG.FIFO_DEPTH $depth [get_bd_cells $fifo_name]
        lappend fifo_list $fifo_name
    }

    group_bd_cells $base_name [get_bd_cells $fifo_list]
    current_bd_instance $base_name

    create_bd_pin -dir I -type clk aclk
    create_bd_pin -dir I -type rst aresetn
    connect_bd_net [get_bd_pins aclk] [get_bd_pins -of_objects [get_bd_cells *] -filter {NAME == s_axis_aclk}]
    connect_bd_net [get_bd_pins aresetn] [get_bd_pins -of_objects [get_bd_cells *] -filter {NAME == s_axis_aresetn}]

    set slave_idx 0
    set master_idx 0
    foreach cell [get_bd_cells *] {
        foreach intf_pin [get_bd_intf_pins -of_objects $cell] {
            if {[llength [get_bd_intf_nets -quiet -of_objects $intf_pin]] == 0} {
                set mode [get_property MODE $intf_pin]
                set vlnv [get_property VLNV $intf_pin]
                if {$mode eq "Slave"} {
                    set hier_port [format "S%02d_AXIS" $slave_idx]
                    incr slave_idx
                } else {
                    set hier_port [format "M%02d_AXIS" $master_idx]
                    incr master_idx
                }
                create_bd_intf_pin -mode $mode -vlnv $vlnv $hier_port
                connect_bd_intf_net [get_bd_intf_pins $hier_port] $intf_pin
            }
        }
    }

    current_bd_instance ..
    return [get_bd_cells $base_name]
}
"""

selector_zynq_shell_template = """
set partition_name %s
set clk_net [get_bd_pins ${partition_name}/ap_clk]
set rst_net [get_bd_pins ${partition_name}/ap_rst_n]
set s_axis_pins [get_bd_intf_pins ${partition_name}/s_axis_tap*]
set num_inputs [llength $s_axis_pins]

set fifo_name "${partition_name}_selector_fifo"
set broadcaster_name "${partition_name}_selector_broadcaster"
set selector_name "${partition_name}_selector"

set bc_cells [create_fifo_stage $num_inputs 32 $fifo_name]

create_bd_cell -type module -reference selector_verilog $selector_name
set_property CONFIG.N {%d} [get_bd_cells $selector_name]
# CLK/RESET
connect_bd_net $clk_net [get_bd_pins $fifo_name/aclk]
connect_bd_net $clk_net [get_bd_pins $selector_name/aclk]

# -boundary_type upper
connect_bd_net $rst_net [get_bd_pins $fifo_name/aresetn ]
connect_bd_net $rst_net [get_bd_pins $selector_name/aresetn]

#AXI
if {$num_inputs == 1} {
    connect_bd_intf_net [get_bd_intf_pins $selector_name/M_AXIS] [get_bd_intf_pins $fifo_name/S00_AXIS]
} else {
    set bc_cells [create_broadcaster_tree $num_inputs $broadcaster_name]
    connect_bd_net $clk_net [get_bd_pins $broadcaster_name/aclk]
    connect_bd_net $rst_net [get_bd_pins $broadcaster_name/aresetn]
    connect_bd_intf_net [get_bd_intf_pins $selector_name/M_AXIS] [get_bd_intf_pins $broadcaster_name/S_AXIS]
    for {set i 0} {$i < $num_inputs} {incr i} {
        connect_bd_intf_net [get_bd_intf_pins $broadcaster_name/[format "M%%02d_AXIS" $i]] [get_bd_intf_pins $fifo_name/[format "S%%02d_AXIS" $i]]
    }
}
set s_axis_pins_sorted [lsort $s_axis_pins]
for {set i 0} {$i < $num_inputs} {incr i} {
    connect_bd_intf_net [get_bd_intf_pins $fifo_name/[format "M%%02d_AXIS" $i]] [lindex $s_axis_pins_sorted $i]
}
"""

vitis_gen_xml_report_tcl_template = """
open_project $VITIS_PROJ_PATH$/_x/link/vivado/vpl/prj/prj.xpr
open_run impl_1
report_utilization -hierarchical -hierarchical_depth 5 -file $VITIS_PROJ_PATH$/synth_report.xml -format xml
"""

# Template scripts for Vivado power estimation
# Initially based on code from Lucas Reuter
# Modified by Felix Jentzsch

template_vivado_open = """
open_project  $PROJ_PATH$
open_run $RUN$
"""

template_vivado_power_fixed = """
#set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -hier -type lut [get_cells -r finn_design_i/.*]
#set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -hier -type register [get_cells -r finn_design_i/.*]
set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -type lut -all
set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -type register -all
set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -type lut_ram -all
set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -type dsp -all
set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -type io_output -all
set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -type bram_enable -all
set_switching_activity -toggle_rate $TOGGLE_RATE$ -static_probability $STATIC_PROB$ -type bram_wr_enable -all

set_switching_activity -deassert_resets
report_power -file $REPORT_PATH$/$REPORT_NAME$.xml -format xml
#reset_switching_activity -hier -type lut [get_cells -r finn_design_i/.*]
#reset_switching_activity -hier -type register [get_cells -r finn_design_i/.*]
"""

template_vivado_power_simulated = """
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse $TB_FILE_PATH$
set_property top switching_simulation_tb [get_filesets sim_1]
update_compile_order -fileset sim_1

launch_simulation -mode post-implementation -type $SIM_TYPE$
restart
open_saif $SAIF_FILE_PATH$
log_saif [get_objects -r *]
run $SIM_DURATION_NS$ ns
close_saif

read_saif $SAIF_FILE_PATH$
report_power -file $REPORT_PATH$/$REPORT_NAME$.xml -format xml
"""

# TODO: configurable clock frequency instead of hardcoded 100 MHz
template_switching_simulation_tb = """
`timescale 1 ns/10 ps

module switching_simulation_tb;
reg clk;
reg rst;

//dut inputs
reg tready;
reg [$INSTREAM_WIDTH$-1:0] tdata;
reg tvalid;

//dut outputs
wire [$OUTSTREAM_WIDTH$-1:0] accel_tdata;
wire accel_tready;
wire accel_tvalid;

finn_design_wrapper dut(
        .ap_clk(clk),
        .ap_rst_n(rst),
        .m_axis_0_tdata(accel_tdata),
        .m_axis_0_tready(tready),
        .m_axis_0_tvalid(accel_tvalid),
        .s_axis_0_tdata(tdata),
        .s_axis_0_tready(accel_tready),
        .s_axis_0_tvalid(tvalid)
        );

always
    begin
        clk = 0;
        #5;
        clk = 1;
        #5;
    end

integer i;
initial
    begin
        tready = 0;
        tdata = 0;
        tvalid = 0;
        rst = 0;
        #100;
        rst = 1;
        tvalid = 1;
        tready = 1;
        while(1)
            begin
                for (i = 0; i < $INSTREAM_WIDTH$/$DTYPE_WIDTH$; i = i+1) begin
                    tdata[i*$DTYPE_WIDTH$ +: $DTYPE_WIDTH$] = $RANDOM_FUNCTION$;
                end
                #10;
            end
    end
endmodule
"""
