Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Oct 27 15:28:41 2019
| Host         : PC-LIUQIN running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SCCPUSOC_Top_timing_summary_routed.rpt -rpx SCCPUSOC_Top_timing_summary_routed.rpx
| Design       : SCCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1119 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1119 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1119 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3684 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.382        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.382        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.382ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.096ns (30.561%)  route 2.490ns (69.439%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.962     6.628    U_7SEG/i_data_store[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.752 f  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.752    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     6.969 f  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.528     8.497    U_7SEG/sel0[3]
    SLICE_X28Y113        LUT4 (Prop_lut4_I0_O)        0.299     8.796 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.796    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X28Y113        FDPE (Setup_fdpe_C_D)        0.032   105.178    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 96.382    

Slack (MET) :             96.383ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.096ns (30.573%)  route 2.489ns (69.427%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.962     6.628    U_7SEG/i_data_store[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.752    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     6.969 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.527     8.495    U_7SEG/sel0[3]
    SLICE_X28Y113        LUT4 (Prop_lut4_I0_O)        0.299     8.794 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.794    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X28Y113        FDPE (Setup_fdpe_C_D)        0.031   105.177    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 96.383    

Slack (MET) :             96.394ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.096ns (30.667%)  route 2.478ns (69.333%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.962     6.628    U_7SEG/i_data_store[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.752    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     6.969 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.516     8.484    U_7SEG/sel0[3]
    SLICE_X28Y113        LUT4 (Prop_lut4_I0_O)        0.299     8.783 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.783    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X28Y113        FDPE (Setup_fdpe_C_D)        0.031   105.177    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 96.394    

Slack (MET) :             96.394ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.096ns (30.690%)  route 2.475ns (69.310%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.962     6.628    U_7SEG/i_data_store[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.752    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     6.969 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.513     8.482    U_7SEG/sel0[3]
    SLICE_X28Y113        LUT4 (Prop_lut4_I0_O)        0.299     8.781 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.781    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X28Y113        FDPE (Setup_fdpe_C_D)        0.029   105.175    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.175    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 96.394    

Slack (MET) :             96.397ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.126ns (31.149%)  route 2.489ns (68.851%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.962     6.628    U_7SEG/i_data_store[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.752    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     6.969 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.527     8.495    U_7SEG/sel0[3]
    SLICE_X28Y113        LUT4 (Prop_lut4_I0_O)        0.329     8.824 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.824    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X28Y113        FDPE (Setup_fdpe_C_D)        0.075   105.221    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.221    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 96.397    

Slack (MET) :             96.410ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.124ns (31.206%)  route 2.478ns (68.794%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.962     6.628    U_7SEG/i_data_store[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.752    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     6.969 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.516     8.484    U_7SEG/sel0[3]
    SLICE_X28Y113        LUT4 (Prop_lut4_I0_O)        0.327     8.811 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.811    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X28Y113        FDPE (Setup_fdpe_C_D)        0.075   105.221    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.221    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                 96.410    

Slack (MET) :             96.412ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.124ns (31.229%)  route 2.475ns (68.771%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.607     5.209    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           0.962     6.628    U_7SEG/i_data_store[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.752    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     6.969 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.513     8.482    U_7SEG/sel0[3]
    SLICE_X28Y113        LUT4 (Prop_lut4_I0_O)        0.327     8.809 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.809    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y113        FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X28Y113        FDPE (Setup_fdpe_C_D)        0.075   105.221    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.221    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                 96.412    

Slack (MET) :             96.917ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 1.091ns (35.908%)  route 1.947ns (64.092%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.608     5.210    U_Multi/CLK
    SLICE_X45Y118        FDCE                                         r  U_Multi/disp_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDCE (Prop_fdce_C_Q)         0.456     5.666 r  U_Multi/disp_data_reg[21]/Q
                         net (fo=1, routed)           0.856     6.523    U_SCCPU/U_PC/disp_data_reg[31][20]
    SLICE_X45Y118        LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  U_SCCPU/U_PC/i_data_store[21]_i_8/O
                         net (fo=1, routed)           0.000     6.647    U_SCCPU/U_PC/i_data_store[21]_i_8_n_0
    SLICE_X45Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     6.859 r  U_SCCPU/U_PC/i_data_store_reg[21]_i_3/O
                         net (fo=1, routed)           1.091     7.950    U_SCCPU/U_RF/PC_reg[21]
    SLICE_X41Y119        LUT6 (Prop_lut6_I5_O)        0.299     8.249 r  U_SCCPU/U_RF/i_data_store[21]_i_1/O
                         net (fo=1, routed)           0.000     8.249    U_7SEG/D[21]
    SLICE_X41Y119        FDCE                                         r  U_7SEG/i_data_store_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.491   104.913    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y119        FDCE                                         r  U_7SEG/i_data_store_reg[21]/C
                         clock pessimism              0.259   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X41Y119        FDCE (Setup_fdce_C_D)        0.029   105.166    U_7SEG/i_data_store_reg[21]
  -------------------------------------------------------------------
                         required time                        105.166    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 96.917    

Slack (MET) :             97.262ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.086ns (40.325%)  route 1.607ns (59.675%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.616     5.218    U_Multi/CLK
    SLICE_X49Y110        FDPE                                         r  U_Multi/disp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  U_Multi/disp_data_reg[1]/Q
                         net (fo=1, routed)           0.600     6.274    U_SCCPU/U_PC/disp_data_reg[31][0]
    SLICE_X50Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.398 r  U_SCCPU/U_PC/i_data_store[1]_i_8/O
                         net (fo=1, routed)           0.000     6.398    U_SCCPU/U_PC/i_data_store[1]_i_8_n_0
    SLICE_X50Y110        MUXF7 (Prop_muxf7_I0_O)      0.209     6.607 r  U_SCCPU/U_PC/i_data_store_reg[1]_i_3/O
                         net (fo=1, routed)           1.007     7.614    U_SCCPU/U_RF/PC_reg[1]
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.297     7.911 r  U_SCCPU/U_RF/i_data_store[1]_i_1/O
                         net (fo=1, routed)           0.000     7.911    U_7SEG/D[1]
    SLICE_X41Y111        FDCE                                         r  U_7SEG/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.499   104.921    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y111        FDCE                                         r  U_7SEG/i_data_store_reg[1]/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X41Y111        FDCE (Setup_fdce_C_D)        0.029   105.174    U_7SEG/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        105.174    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 97.262    

Slack (MET) :             97.268ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.091ns (40.393%)  route 1.610ns (59.607%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.608     5.210    U_Multi/CLK
    SLICE_X45Y118        FDPE                                         r  U_Multi/disp_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.666 r  U_Multi/disp_data_reg[27]/Q
                         net (fo=1, routed)           0.808     6.474    U_SCCPU/U_PC/disp_data_reg[31][26]
    SLICE_X45Y119        LUT6 (Prop_lut6_I5_O)        0.124     6.598 r  U_SCCPU/U_PC/i_data_store[27]_i_8/O
                         net (fo=1, routed)           0.000     6.598    U_SCCPU/U_PC/i_data_store[27]_i_8_n_0
    SLICE_X45Y119        MUXF7 (Prop_muxf7_I0_O)      0.212     6.810 r  U_SCCPU/U_PC/i_data_store_reg[27]_i_3/O
                         net (fo=1, routed)           0.802     7.612    U_SCCPU/U_RF/PC_reg[27]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.299     7.911 r  U_SCCPU/U_RF/i_data_store[27]_i_1/O
                         net (fo=1, routed)           0.000     7.911    U_7SEG/D[27]
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488   104.910    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
                         clock pessimism              0.275   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X43Y119        FDCE (Setup_fdce_C_D)        0.029   105.179    U_7SEG/i_data_store_reg[27]
  -------------------------------------------------------------------
                         required time                        105.179    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 97.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y101        FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.736    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  U_7SEG/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    U_7SEG/cnt_reg[0]_i_1_n_4
    SLICE_X29Y101        FDCE                                         r  U_7SEG/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y101        FDCE                                         r  U_7SEG/cnt_reg[3]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X29Y101        FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.736    U_7SEG/cnt_reg_n_0_[7]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X29Y102        FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.735    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X29Y103        FDCE (Hold_fdce_C_D)         0.105     1.590    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.733    U_7SEG/cnt_reg_n_0_[4]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  U_7SEG/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    U_7SEG/cnt_reg[4]_i_1_n_7
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[4]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X29Y102        FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y104        FDCE                                         r  U_7SEG/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_7SEG/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.732    U_7SEG/cnt_reg_n_0_[12]
    SLICE_X29Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X29Y104        FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y104        FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X29Y104        FDCE (Hold_fdce_C_D)         0.105     1.590    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_7SEG/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.732    U_7SEG/cnt_reg_n_0_[8]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X29Y103        FDCE (Hold_fdce_C_D)         0.105     1.590    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y101        FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.737    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  U_7SEG/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    U_7SEG/cnt_reg[0]_i_1_n_5
    SLICE_X29Y101        FDCE                                         r  U_7SEG/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y101        FDCE                                         r  U_7SEG/cnt_reg[2]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X29Y101        FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.737    U_7SEG/cnt_reg_n_0_[6]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  U_7SEG/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    U_7SEG/cnt_reg[4]_i_1_n_5
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y102        FDCE                                         r  U_7SEG/cnt_reg[6]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X29Y102        FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_7SEG/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.736    U_7SEG/cnt_reg_n_0_[10]
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X29Y103        FDCE (Hold_fdce_C_D)         0.105     1.590    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.481    U_CLKDIV/CLK
    SLICE_X44Y105        FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.744    U_CLKDIV/clkdiv_reg_n_0_[10]
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    U_CLKDIV/clkdiv_reg[8]_i_1_n_5
    SLICE_X44Y105        FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.831     1.997    U_CLKDIV/CLK
    SLICE_X44Y105        FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X44Y105        FDCE (Hold_fdce_C_D)         0.105     1.586    U_CLKDIV/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y101   U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y103   U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y103   U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y104   U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y104   U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y104   U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y101   U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y101   U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y101   U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y101   U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y103   U_7SEG/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y103   U_7SEG/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y104   U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y104   U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y104   U_7SEG/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y101   U_7SEG/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y101   U_7SEG/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y101   U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y105   U_CLKDIV/clkdiv_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y114   U_7SEG/i_data_store_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y114   U_7SEG/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y114   U_7SEG/i_data_store_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y111   U_7SEG/i_data_store_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y116   U_7SEG/i_data_store_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y119   U_7SEG/i_data_store_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y119   U_7SEG/i_data_store_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y114   U_7SEG/i_data_store_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X44Y119   U_Multi/disp_data_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y101   U_7SEG/cnt_reg[0]/C



