

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config39_Pipeline_PadMain'
================================================================
* Date:           Tue Jun 13 19:53:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.703 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.410 us|  0.410 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |       80|       80|        11|         10|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     145|    -|
|Register         |        -|     -|      86|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      86|     178|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_77_p2                       |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_71_p2                 |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  33|          14|          13|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  59|         11|    1|         11|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5         |   9|          2|    4|          8|
    |i_fu_40                      |   9|          2|    4|          8|
    |layer11_out_blk_n            |   9|          2|    1|          2|
    |layer39_out_blk_n            |   9|          2|    1|          2|
    |layer39_out_din              |  14|          3|   64|        192|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 145|         30|   79|        231|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_6_reg_98                   |   4|   0|    4|          0|
    |i_fu_40                      |   4|   0|    4|          0|
    |icmp_ln59_reg_94             |   1|   0|    1|          0|
    |reg_58                       |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  86|   0|   86|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,4u>,config39>_Pipeline_PadMain|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,4u>,config39>_Pipeline_PadMain|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,4u>,config39>_Pipeline_PadMain|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,4u>,config39>_Pipeline_PadMain|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,4u>,config39>_Pipeline_PadMain|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,4u>,config39>_Pipeline_PadMain|  return value|
|layer39_out_din             |  out|   64|     ap_fifo|                                                                   layer39_out|       pointer|
|layer39_out_num_data_valid  |   in|    8|     ap_fifo|                                                                   layer39_out|       pointer|
|layer39_out_fifo_cap        |   in|    8|     ap_fifo|                                                                   layer39_out|       pointer|
|layer39_out_full_n          |   in|    1|     ap_fifo|                                                                   layer39_out|       pointer|
|layer39_out_write           |  out|    1|     ap_fifo|                                                                   layer39_out|       pointer|
|layer11_out_dout            |   in|   64|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    7|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    7|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_empty_n         |   in|    1|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_read            |  out|    1|     ap_fifo|                                                                   layer11_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

