/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 344 160)
	(text "pip" (rect 5 0 15 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "start" (rect 0 0 17 12)(font "Arial" ))
		(text "start" (rect 21 43 38 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "rd" (rect 0 0 8 12)(font "Arial" ))
		(text "rd" (rect 21 59 29 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "wr" (rect 0 0 9 12)(font "Arial" ))
		(text "wr" (rect 21 75 30 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "data[DATA_WIDTH-1..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "data[DATA_WIDTH-1..0]" (rect 21 91 127 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 328 32)
		(output)
		(text "q[DATA_WIDTH-1..0]" (rect 0 0 94 12)(font "Arial" ))
		(text "q[DATA_WIDTH-1..0]" (rect 213 27 307 39)(font "Arial" ))
		(line (pt 328 32)(pt 312 32)(line_width 3))
	)
	(port
		(pt 328 48)
		(output)
		(text "wr_addr[ADDR_WIDTH-1..0]" (rect 0 0 123 12)(font "Arial" ))
		(text "wr_addr[ADDR_WIDTH-1..0]" (rect 184 43 307 55)(font "Arial" ))
		(line (pt 328 48)(pt 312 48)(line_width 3))
	)
	(port
		(pt 328 64)
		(output)
		(text "rd_addr[ADDR_WIDTH-1..0]" (rect 0 0 122 12)(font "Arial" ))
		(text "rd_addr[ADDR_WIDTH-1..0]" (rect 185 59 307 71)(font "Arial" ))
		(line (pt 328 64)(pt 312 64)(line_width 3))
	)
	(port
		(pt 328 80)
		(output)
		(text "empty" (rect 0 0 25 12)(font "Arial" ))
		(text "empty" (rect 282 75 307 87)(font "Arial" ))
		(line (pt 328 80)(pt 312 80)(line_width 1))
	)
	(parameter
		"DATA_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"13"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 312 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 344 -64 444 16))
)
