.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* P0_0 */
.set P0_0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P0_0__0__MASK, 0x01
.set P0_0__0__PC, CYREG_PRT0_PC0
.set P0_0__0__PORT, 0
.set P0_0__0__SHIFT, 0
.set P0_0__AG, CYREG_PRT0_AG
.set P0_0__AMUX, CYREG_PRT0_AMUX
.set P0_0__BIE, CYREG_PRT0_BIE
.set P0_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_0__BYP, CYREG_PRT0_BYP
.set P0_0__CTL, CYREG_PRT0_CTL
.set P0_0__DM0, CYREG_PRT0_DM0
.set P0_0__DM1, CYREG_PRT0_DM1
.set P0_0__DM2, CYREG_PRT0_DM2
.set P0_0__DR, CYREG_PRT0_DR
.set P0_0__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_0__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_0__MASK, 0x01
.set P0_0__PORT, 0
.set P0_0__PRT, CYREG_PRT0_PRT
.set P0_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_0__PS, CYREG_PRT0_PS
.set P0_0__SHIFT, 0
.set P0_0__SLW, CYREG_PRT0_SLW

/* P0_4 */
.set P0_4__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set P0_4__0__MASK, 0x10
.set P0_4__0__PC, CYREG_PRT0_PC4
.set P0_4__0__PORT, 0
.set P0_4__0__SHIFT, 4
.set P0_4__AG, CYREG_PRT0_AG
.set P0_4__AMUX, CYREG_PRT0_AMUX
.set P0_4__BIE, CYREG_PRT0_BIE
.set P0_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_4__BYP, CYREG_PRT0_BYP
.set P0_4__CTL, CYREG_PRT0_CTL
.set P0_4__DM0, CYREG_PRT0_DM0
.set P0_4__DM1, CYREG_PRT0_DM1
.set P0_4__DM2, CYREG_PRT0_DM2
.set P0_4__DR, CYREG_PRT0_DR
.set P0_4__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_4__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_4__MASK, 0x10
.set P0_4__PORT, 0
.set P0_4__PRT, CYREG_PRT0_PRT
.set P0_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_4__PS, CYREG_PRT0_PS
.set P0_4__SHIFT, 4
.set P0_4__SLW, CYREG_PRT0_SLW

/* P0_5 */
.set P0_5__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set P0_5__0__MASK, 0x20
.set P0_5__0__PC, CYREG_PRT0_PC5
.set P0_5__0__PORT, 0
.set P0_5__0__SHIFT, 5
.set P0_5__AG, CYREG_PRT0_AG
.set P0_5__AMUX, CYREG_PRT0_AMUX
.set P0_5__BIE, CYREG_PRT0_BIE
.set P0_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_5__BYP, CYREG_PRT0_BYP
.set P0_5__CTL, CYREG_PRT0_CTL
.set P0_5__DM0, CYREG_PRT0_DM0
.set P0_5__DM1, CYREG_PRT0_DM1
.set P0_5__DM2, CYREG_PRT0_DM2
.set P0_5__DR, CYREG_PRT0_DR
.set P0_5__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_5__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_5__MASK, 0x20
.set P0_5__PORT, 0
.set P0_5__PRT, CYREG_PRT0_PRT
.set P0_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_5__PS, CYREG_PRT0_PS
.set P0_5__SHIFT, 5
.set P0_5__SLW, CYREG_PRT0_SLW

/* P0_6 */
.set P0_6__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set P0_6__0__MASK, 0x40
.set P0_6__0__PC, CYREG_PRT0_PC6
.set P0_6__0__PORT, 0
.set P0_6__0__SHIFT, 6
.set P0_6__AG, CYREG_PRT0_AG
.set P0_6__AMUX, CYREG_PRT0_AMUX
.set P0_6__BIE, CYREG_PRT0_BIE
.set P0_6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_6__BYP, CYREG_PRT0_BYP
.set P0_6__CTL, CYREG_PRT0_CTL
.set P0_6__DM0, CYREG_PRT0_DM0
.set P0_6__DM1, CYREG_PRT0_DM1
.set P0_6__DM2, CYREG_PRT0_DM2
.set P0_6__DR, CYREG_PRT0_DR
.set P0_6__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_6__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_6__MASK, 0x40
.set P0_6__PORT, 0
.set P0_6__PRT, CYREG_PRT0_PRT
.set P0_6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_6__PS, CYREG_PRT0_PS
.set P0_6__SHIFT, 6
.set P0_6__SLW, CYREG_PRT0_SLW

/* P3_2 */
.set P3_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set P3_2__0__MASK, 0x02
.set P3_2__0__PC, CYREG_PRT3_PC1
.set P3_2__0__PORT, 3
.set P3_2__0__SHIFT, 1
.set P3_2__AG, CYREG_PRT3_AG
.set P3_2__AMUX, CYREG_PRT3_AMUX
.set P3_2__BIE, CYREG_PRT3_BIE
.set P3_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_2__BYP, CYREG_PRT3_BYP
.set P3_2__CTL, CYREG_PRT3_CTL
.set P3_2__DM0, CYREG_PRT3_DM0
.set P3_2__DM1, CYREG_PRT3_DM1
.set P3_2__DM2, CYREG_PRT3_DM2
.set P3_2__DR, CYREG_PRT3_DR
.set P3_2__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_2__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_2__MASK, 0x02
.set P3_2__PORT, 3
.set P3_2__PRT, CYREG_PRT3_PRT
.set P3_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_2__PS, CYREG_PRT3_PS
.set P3_2__SHIFT, 1
.set P3_2__SLW, CYREG_PRT3_SLW

/* P3_3 */
.set P3_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set P3_3__0__MASK, 0x08
.set P3_3__0__PC, CYREG_PRT3_PC3
.set P3_3__0__PORT, 3
.set P3_3__0__SHIFT, 3
.set P3_3__AG, CYREG_PRT3_AG
.set P3_3__AMUX, CYREG_PRT3_AMUX
.set P3_3__BIE, CYREG_PRT3_BIE
.set P3_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_3__BYP, CYREG_PRT3_BYP
.set P3_3__CTL, CYREG_PRT3_CTL
.set P3_3__DM0, CYREG_PRT3_DM0
.set P3_3__DM1, CYREG_PRT3_DM1
.set P3_3__DM2, CYREG_PRT3_DM2
.set P3_3__DR, CYREG_PRT3_DR
.set P3_3__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_3__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_3__MASK, 0x08
.set P3_3__PORT, 3
.set P3_3__PRT, CYREG_PRT3_PRT
.set P3_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_3__PS, CYREG_PRT3_PS
.set P3_3__SHIFT, 3
.set P3_3__SLW, CYREG_PRT3_SLW

/* P3_4 */
.set P3_4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set P3_4__0__MASK, 0x10
.set P3_4__0__PC, CYREG_PRT3_PC4
.set P3_4__0__PORT, 3
.set P3_4__0__SHIFT, 4
.set P3_4__AG, CYREG_PRT3_AG
.set P3_4__AMUX, CYREG_PRT3_AMUX
.set P3_4__BIE, CYREG_PRT3_BIE
.set P3_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_4__BYP, CYREG_PRT3_BYP
.set P3_4__CTL, CYREG_PRT3_CTL
.set P3_4__DM0, CYREG_PRT3_DM0
.set P3_4__DM1, CYREG_PRT3_DM1
.set P3_4__DM2, CYREG_PRT3_DM2
.set P3_4__DR, CYREG_PRT3_DR
.set P3_4__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_4__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_4__MASK, 0x10
.set P3_4__PORT, 3
.set P3_4__PRT, CYREG_PRT3_PRT
.set P3_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_4__PS, CYREG_PRT3_PS
.set P3_4__SHIFT, 4
.set P3_4__SLW, CYREG_PRT3_SLW

/* P3_5 */
.set P3_5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set P3_5__0__MASK, 0x20
.set P3_5__0__PC, CYREG_PRT3_PC5
.set P3_5__0__PORT, 3
.set P3_5__0__SHIFT, 5
.set P3_5__AG, CYREG_PRT3_AG
.set P3_5__AMUX, CYREG_PRT3_AMUX
.set P3_5__BIE, CYREG_PRT3_BIE
.set P3_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_5__BYP, CYREG_PRT3_BYP
.set P3_5__CTL, CYREG_PRT3_CTL
.set P3_5__DM0, CYREG_PRT3_DM0
.set P3_5__DM1, CYREG_PRT3_DM1
.set P3_5__DM2, CYREG_PRT3_DM2
.set P3_5__DR, CYREG_PRT3_DR
.set P3_5__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_5__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_5__MASK, 0x20
.set P3_5__PORT, 3
.set P3_5__PRT, CYREG_PRT3_PRT
.set P3_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_5__PS, CYREG_PRT3_PS
.set P3_5__SHIFT, 5
.set P3_5__SLW, CYREG_PRT3_SLW

/* P3_7 */
.set P3_7__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set P3_7__0__MASK, 0x80
.set P3_7__0__PC, CYREG_PRT3_PC7
.set P3_7__0__PORT, 3
.set P3_7__0__SHIFT, 7
.set P3_7__AG, CYREG_PRT3_AG
.set P3_7__AMUX, CYREG_PRT3_AMUX
.set P3_7__BIE, CYREG_PRT3_BIE
.set P3_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_7__BYP, CYREG_PRT3_BYP
.set P3_7__CTL, CYREG_PRT3_CTL
.set P3_7__DM0, CYREG_PRT3_DM0
.set P3_7__DM1, CYREG_PRT3_DM1
.set P3_7__DM2, CYREG_PRT3_DM2
.set P3_7__DR, CYREG_PRT3_DR
.set P3_7__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_7__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_7__MASK, 0x80
.set P3_7__PORT, 3
.set P3_7__PRT, CYREG_PRT3_PRT
.set P3_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_7__PS, CYREG_PRT3_PS
.set P3_7__SHIFT, 7
.set P3_7__SLW, CYREG_PRT3_SLW

/* P6_1 */
.set P6_1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set P6_1__0__MASK, 0x02
.set P6_1__0__PC, CYREG_PRT6_PC1
.set P6_1__0__PORT, 6
.set P6_1__0__SHIFT, 1
.set P6_1__AG, CYREG_PRT6_AG
.set P6_1__AMUX, CYREG_PRT6_AMUX
.set P6_1__BIE, CYREG_PRT6_BIE
.set P6_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set P6_1__BYP, CYREG_PRT6_BYP
.set P6_1__CTL, CYREG_PRT6_CTL
.set P6_1__DM0, CYREG_PRT6_DM0
.set P6_1__DM1, CYREG_PRT6_DM1
.set P6_1__DM2, CYREG_PRT6_DM2
.set P6_1__DR, CYREG_PRT6_DR
.set P6_1__INP_DIS, CYREG_PRT6_INP_DIS
.set P6_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set P6_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set P6_1__LCD_EN, CYREG_PRT6_LCD_EN
.set P6_1__MASK, 0x02
.set P6_1__PORT, 6
.set P6_1__PRT, CYREG_PRT6_PRT
.set P6_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set P6_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set P6_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set P6_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set P6_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set P6_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set P6_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set P6_1__PS, CYREG_PRT6_PS
.set P6_1__SHIFT, 1
.set P6_1__SLW, CYREG_PRT6_SLW

/* P15_5 */
.set P15_5__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set P15_5__0__MASK, 0x20
.set P15_5__0__PC, CYREG_IO_PC_PRT15_PC5
.set P15_5__0__PORT, 15
.set P15_5__0__SHIFT, 5
.set P15_5__AG, CYREG_PRT15_AG
.set P15_5__AMUX, CYREG_PRT15_AMUX
.set P15_5__BIE, CYREG_PRT15_BIE
.set P15_5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P15_5__BYP, CYREG_PRT15_BYP
.set P15_5__CTL, CYREG_PRT15_CTL
.set P15_5__DM0, CYREG_PRT15_DM0
.set P15_5__DM1, CYREG_PRT15_DM1
.set P15_5__DM2, CYREG_PRT15_DM2
.set P15_5__DR, CYREG_PRT15_DR
.set P15_5__INP_DIS, CYREG_PRT15_INP_DIS
.set P15_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P15_5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P15_5__LCD_EN, CYREG_PRT15_LCD_EN
.set P15_5__MASK, 0x20
.set P15_5__PORT, 15
.set P15_5__PRT, CYREG_PRT15_PRT
.set P15_5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P15_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P15_5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P15_5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P15_5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P15_5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P15_5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P15_5__PS, CYREG_PRT15_PS
.set P15_5__SHIFT, 5
.set P15_5__SLW, CYREG_PRT15_SLW

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_Bypass */
.set ADC_SAR_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_Bypass__0__MASK, 0x04
.set ADC_SAR_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_Bypass__0__PORT, 0
.set ADC_SAR_Bypass__0__SHIFT, 2
.set ADC_SAR_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Bypass__MASK, 0x04
.set ADC_SAR_Bypass__PORT, 0
.set ADC_SAR_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Bypass__SHIFT, 2
.set ADC_SAR_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_IRQ */
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_IRQ__INTC_MASK, 0x01
.set ADC_SAR_IRQ__INTC_NUMBER, 0
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_theACLK */
.set ADC_SAR_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_theACLK__INDEX, 0x01
.set ADC_SAR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_theACLK__PM_STBY_MSK, 0x02

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* LED_DAC_viDAC8 */
.set LED_DAC_viDAC8__CR0, CYREG_DAC1_CR0
.set LED_DAC_viDAC8__CR1, CYREG_DAC1_CR1
.set LED_DAC_viDAC8__D, CYREG_DAC1_D
.set LED_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set LED_DAC_viDAC8__PM_ACT_MSK, 0x02
.set LED_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set LED_DAC_viDAC8__PM_STBY_MSK, 0x02
.set LED_DAC_viDAC8__STROBE, CYREG_DAC1_STROBE
.set LED_DAC_viDAC8__SW0, CYREG_DAC1_SW0
.set LED_DAC_viDAC8__SW2, CYREG_DAC1_SW2
.set LED_DAC_viDAC8__SW3, CYREG_DAC1_SW3
.set LED_DAC_viDAC8__SW4, CYREG_DAC1_SW4
.set LED_DAC_viDAC8__TR, CYREG_DAC1_TR
.set LED_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set LED_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set LED_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set LED_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set LED_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set LED_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set LED_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set LED_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set LED_DAC_viDAC8__TST, CYREG_DAC1_TST

/* CapSense_BufCH0 */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10

/* CapSense_ClockGen */
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB10_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB10_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB10_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB13_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB15_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB15_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB15_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB15_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB15_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB15_F1

/* CapSense_CmodCH0 */
.set CapSense_CmodCH0__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_CmodCH0__0__MASK, 0x10
.set CapSense_CmodCH0__0__PC, CYREG_PRT6_PC4
.set CapSense_CmodCH0__0__PORT, 6
.set CapSense_CmodCH0__0__SHIFT, 4
.set CapSense_CmodCH0__AG, CYREG_PRT6_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT6_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT6_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT6_BYP
.set CapSense_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x10
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_PRT6_PC4
.set CapSense_CmodCH0__Cmod_CH0__PORT, 6
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 4
.set CapSense_CmodCH0__CTL, CYREG_PRT6_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT6_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT6_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT6_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT6_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_CmodCH0__MASK, 0x10
.set CapSense_CmodCH0__PORT, 6
.set CapSense_CmodCH0__PRT, CYREG_PRT6_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT6_PS
.set CapSense_CmodCH0__SHIFT, 4
.set CapSense_CmodCH0__SLW, CYREG_PRT6_SLW

/* CapSense_CompCH0_ctComp */
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP2_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x04
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 2
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP2_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT2_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x04
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 2
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT2_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x04
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 2
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x04
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x04
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP2_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP2_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP2_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP2_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP2_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP2_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP2_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x04
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 2

/* CapSense_IdacCH0_viDAC8 */
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC0_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC0_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC0_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC0_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC0_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC0_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC0_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC0_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC0_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC0_TST

/* CapSense_IntClock */
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__INDEX, 0x00
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x01
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x01

/* CapSense_IsrCH0 */
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x02
.set CapSense_IsrCH0__INTC_NUMBER, 1
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CapSense_MeasureCH0 */
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB14_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB14_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB14_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB14_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB14_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB14_F1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB10_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB10_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB10_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB10_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB10_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB10_F1
.set CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* CapSense_PortCH0 */
.set CapSense_PortCH0__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set CapSense_PortCH0__0__MASK, 0x20
.set CapSense_PortCH0__0__PC, CYREG_PRT5_PC5
.set CapSense_PortCH0__0__PORT, 5
.set CapSense_PortCH0__0__SHIFT, 5
.set CapSense_PortCH0__1__INTTYPE, CYREG_PICU5_INTTYPE6
.set CapSense_PortCH0__1__MASK, 0x40
.set CapSense_PortCH0__1__PC, CYREG_PRT5_PC6
.set CapSense_PortCH0__1__PORT, 5
.set CapSense_PortCH0__1__SHIFT, 6
.set CapSense_PortCH0__2__INTTYPE, CYREG_PICU5_INTTYPE0
.set CapSense_PortCH0__2__MASK, 0x01
.set CapSense_PortCH0__2__PC, CYREG_PRT5_PC0
.set CapSense_PortCH0__2__PORT, 5
.set CapSense_PortCH0__2__SHIFT, 0
.set CapSense_PortCH0__3__INTTYPE, CYREG_PICU5_INTTYPE1
.set CapSense_PortCH0__3__MASK, 0x02
.set CapSense_PortCH0__3__PC, CYREG_PRT5_PC1
.set CapSense_PortCH0__3__PORT, 5
.set CapSense_PortCH0__3__SHIFT, 1
.set CapSense_PortCH0__4__INTTYPE, CYREG_PICU5_INTTYPE2
.set CapSense_PortCH0__4__MASK, 0x04
.set CapSense_PortCH0__4__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__4__PORT, 5
.set CapSense_PortCH0__4__SHIFT, 2
.set CapSense_PortCH0__5__INTTYPE, CYREG_PICU5_INTTYPE3
.set CapSense_PortCH0__5__MASK, 0x08
.set CapSense_PortCH0__5__PC, CYREG_PRT5_PC3
.set CapSense_PortCH0__5__PORT, 5
.set CapSense_PortCH0__5__SHIFT, 3
.set CapSense_PortCH0__6__INTTYPE, CYREG_PICU5_INTTYPE4
.set CapSense_PortCH0__6__MASK, 0x10
.set CapSense_PortCH0__6__PC, CYREG_PRT5_PC4
.set CapSense_PortCH0__6__PORT, 5
.set CapSense_PortCH0__6__SHIFT, 4
.set CapSense_PortCH0__AG, CYREG_PRT5_AG
.set CapSense_PortCH0__AMUX, CYREG_PRT5_AMUX
.set CapSense_PortCH0__BIE, CYREG_PRT5_BIE
.set CapSense_PortCH0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CapSense_PortCH0__Button0__BTN__INTTYPE, CYREG_PICU5_INTTYPE5
.set CapSense_PortCH0__Button0__BTN__MASK, 0x20
.set CapSense_PortCH0__Button0__BTN__PC, CYREG_PRT5_PC5
.set CapSense_PortCH0__Button0__BTN__PORT, 5
.set CapSense_PortCH0__Button0__BTN__SHIFT, 5
.set CapSense_PortCH0__Button1__BTN__INTTYPE, CYREG_PICU5_INTTYPE6
.set CapSense_PortCH0__Button1__BTN__MASK, 0x40
.set CapSense_PortCH0__Button1__BTN__PC, CYREG_PRT5_PC6
.set CapSense_PortCH0__Button1__BTN__PORT, 5
.set CapSense_PortCH0__Button1__BTN__SHIFT, 6
.set CapSense_PortCH0__BYP, CYREG_PRT5_BYP
.set CapSense_PortCH0__CTL, CYREG_PRT5_CTL
.set CapSense_PortCH0__DM0, CYREG_PRT5_DM0
.set CapSense_PortCH0__DM1, CYREG_PRT5_DM1
.set CapSense_PortCH0__DM2, CYREG_PRT5_DM2
.set CapSense_PortCH0__DR, CYREG_PRT5_DR
.set CapSense_PortCH0__INP_DIS, CYREG_PRT5_INP_DIS
.set CapSense_PortCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CapSense_PortCH0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CapSense_PortCH0__LCD_EN, CYREG_PRT5_LCD_EN
.set CapSense_PortCH0__LinearSlider0_e0__LS__INTTYPE, CYREG_PICU5_INTTYPE0
.set CapSense_PortCH0__LinearSlider0_e0__LS__MASK, 0x01
.set CapSense_PortCH0__LinearSlider0_e0__LS__PC, CYREG_PRT5_PC0
.set CapSense_PortCH0__LinearSlider0_e0__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT, 0
.set CapSense_PortCH0__LinearSlider0_e1__LS__INTTYPE, CYREG_PICU5_INTTYPE1
.set CapSense_PortCH0__LinearSlider0_e1__LS__MASK, 0x02
.set CapSense_PortCH0__LinearSlider0_e1__LS__PC, CYREG_PRT5_PC1
.set CapSense_PortCH0__LinearSlider0_e1__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT, 1
.set CapSense_PortCH0__LinearSlider0_e2__LS__INTTYPE, CYREG_PICU5_INTTYPE2
.set CapSense_PortCH0__LinearSlider0_e2__LS__MASK, 0x04
.set CapSense_PortCH0__LinearSlider0_e2__LS__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__LinearSlider0_e2__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT, 2
.set CapSense_PortCH0__LinearSlider0_e3__LS__INTTYPE, CYREG_PICU5_INTTYPE3
.set CapSense_PortCH0__LinearSlider0_e3__LS__MASK, 0x08
.set CapSense_PortCH0__LinearSlider0_e3__LS__PC, CYREG_PRT5_PC3
.set CapSense_PortCH0__LinearSlider0_e3__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT, 3
.set CapSense_PortCH0__LinearSlider0_e4__LS__INTTYPE, CYREG_PICU5_INTTYPE4
.set CapSense_PortCH0__LinearSlider0_e4__LS__MASK, 0x10
.set CapSense_PortCH0__LinearSlider0_e4__LS__PC, CYREG_PRT5_PC4
.set CapSense_PortCH0__LinearSlider0_e4__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT, 4
.set CapSense_PortCH0__PORT, 5
.set CapSense_PortCH0__PRT, CYREG_PRT5_PRT
.set CapSense_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CapSense_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CapSense_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CapSense_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CapSense_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CapSense_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CapSense_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CapSense_PortCH0__PS, CYREG_PRT5_PS
.set CapSense_PortCH0__SLW, CYREG_PRT5_SLW

/* ADC_Buffer_ABuf */
.set ADC_Buffer_ABuf__CR, CYREG_OPAMP0_CR
.set ADC_Buffer_ABuf__MX, CYREG_OPAMP0_MX
.set ADC_Buffer_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set ADC_Buffer_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set ADC_Buffer_ABuf__PM_ACT_MSK, 0x01
.set ADC_Buffer_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set ADC_Buffer_ABuf__PM_STBY_MSK, 0x01
.set ADC_Buffer_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set ADC_Buffer_ABuf__SW, CYREG_OPAMP0_SW
.set ADC_Buffer_ABuf__TR0, CYREG_OPAMP0_TR0
.set ADC_Buffer_ABuf__TR1, CYREG_OPAMP0_TR1

/* LED_Follower_ABuf */
.set LED_Follower_ABuf__CR, CYREG_OPAMP1_CR
.set LED_Follower_ABuf__MX, CYREG_OPAMP1_MX
.set LED_Follower_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set LED_Follower_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set LED_Follower_ABuf__PM_ACT_MSK, 0x02
.set LED_Follower_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set LED_Follower_ABuf__PM_STBY_MSK, 0x02
.set LED_Follower_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set LED_Follower_ABuf__SW, CYREG_OPAMP1_SW
.set LED_Follower_ABuf__TR0, CYREG_OPAMP1_TR0
.set LED_Follower_ABuf__TR1, CYREG_OPAMP1_TR1

/* isr_ToggleLED */
.set isr_ToggleLED__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ToggleLED__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ToggleLED__INTC_MASK, 0x04
.set isr_ToggleLED__INTC_NUMBER, 2
.set isr_ToggleLED__INTC_PRIOR_NUM, 7
.set isr_ToggleLED__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_ToggleLED__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ToggleLED__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PhotoDiode_Amp_ABuf */
.set PhotoDiode_Amp_ABuf__CR, CYREG_OPAMP2_CR
.set PhotoDiode_Amp_ABuf__MX, CYREG_OPAMP2_MX
.set PhotoDiode_Amp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set PhotoDiode_Amp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set PhotoDiode_Amp_ABuf__PM_ACT_MSK, 0x04
.set PhotoDiode_Amp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set PhotoDiode_Amp_ABuf__PM_STBY_MSK, 0x04
.set PhotoDiode_Amp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set PhotoDiode_Amp_ABuf__SW, CYREG_OPAMP2_SW
.set PhotoDiode_Amp_ABuf__TR0, CYREG_OPAMP2_TR0
.set PhotoDiode_Amp_ABuf__TR1, CYREG_OPAMP2_TR1

/* isr_ToggleSensor */
.set isr_ToggleSensor__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ToggleSensor__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ToggleSensor__INTC_MASK, 0x08
.set isr_ToggleSensor__INTC_NUMBER, 3
.set isr_ToggleSensor__INTC_PRIOR_NUM, 7
.set isr_ToggleSensor__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_ToggleSensor__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ToggleSensor__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set Dedicated_Output_1__INTTYPE, CYREG_PICU0_INTTYPE1
.set Dedicated_Output_1__MASK, 0x02
.set Dedicated_Output_1__PC, CYREG_PRT0_PC1
.set Dedicated_Output_1__PORT, 0
.set Dedicated_Output_1__SHIFT, 1
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
