
rf_banddecoder_g030.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002464  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800251c  0800251c  0000351c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025f4  080025f4  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080025f4  080025f4  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025f4  080025f4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025f4  080025f4  000035f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025f8  080025f8  000035f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080025fc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  2000000c  08002608  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08002608  00004128  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011cad  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000281e  00000000  00000000  00015ce1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000921c  00000000  00000000  000184ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a78  00000000  00000000  00021720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011f0  00000000  00000000  00022198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016132  00000000  00000000  00023388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013e91  00000000  00000000  000394ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a7a0  00000000  00000000  0004d34b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d7aeb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001ab8  00000000  00000000  000d7b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  000d95e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002504 	.word	0x08002504

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002504 	.word	0x08002504

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <HAL_TIM_PeriodElapsedCallback>:
	LL_GPIO_ResetOutputPin(PTT_OUT_GPIO_Port, PTT_OUT_Pin);
	ResetAllOuts();
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000218:	b570      	push	{r4, r5, r6, lr}
	if ((htim == &htim16)&&(LL_GPIO_IsInputPinSet(PTT_IN_GPIO_Port, PTT_IN_Pin) == 0)) {
 800021a:	4c1b      	ldr	r4, [pc, #108]	@ (8000288 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800021c:	4284      	cmp	r4, r0
 800021e:	d000      	beq.n	8000222 <HAL_TIM_PeriodElapsedCallback+0xa>
		//LL_GPIO_TogglePin(BAND1_GPIO_Port, BAND1_Pin);
		__HAL_TIM_SET_COUNTER(&htim1, 0x0000);
		__HAL_TIM_SET_COUNTER(&htim3, 0x0000);
		 HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
	}
}
 8000220:	bd70      	pop	{r4, r5, r6, pc}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000222:	2280      	movs	r2, #128	@ 0x80
 8000224:	0015      	movs	r5, r2
 8000226:	4b19      	ldr	r3, [pc, #100]	@ (800028c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000228:	691b      	ldr	r3, [r3, #16]
 800022a:	401d      	ands	r5, r3
 800022c:	421a      	tst	r2, r3
 800022e:	d1f7      	bne.n	8000220 <HAL_TIM_PeriodElapsedCallback+0x8>
		HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 8000230:	2100      	movs	r1, #0
 8000232:	0020      	movs	r0, r4
 8000234:	f001 fbb6 	bl	80019a4 <HAL_TIM_PWM_Stop>
		uint16_t count_main = __HAL_TIM_GET_COUNTER(&htim1);
 8000238:	4b15      	ldr	r3, [pc, #84]	@ (8000290 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800023a:	6819      	ldr	r1, [r3, #0]
		uint16_t count_secondary = __HAL_TIM_GET_COUNTER(&htim3);
 800023c:	4b15      	ldr	r3, [pc, #84]	@ (8000294 <HAL_TIM_PeriodElapsedCallback+0x7c>)
		uint16_t count_main = __HAL_TIM_GET_COUNTER(&htim1);
 800023e:	6a4e      	ldr	r6, [r1, #36]	@ 0x24
		uint16_t count_secondary = __HAL_TIM_GET_COUNTER(&htim3);
 8000240:	6818      	ldr	r0, [r3, #0]
 8000242:	6a43      	ldr	r3, [r0, #36]	@ 0x24
		uint16_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8000244:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
		uint32_t freq_raw = count_main + (count_secondary * (arr + 1));
 8000246:	041b      	lsls	r3, r3, #16
 8000248:	0412      	lsls	r2, r2, #16
 800024a:	0c12      	lsrs	r2, r2, #16
 800024c:	3201      	adds	r2, #1
 800024e:	0c1b      	lsrs	r3, r3, #16
 8000250:	4353      	muls	r3, r2
 8000252:	0432      	lsls	r2, r6, #16
 8000254:	0c12      	lsrs	r2, r2, #16
 8000256:	189b      	adds	r3, r3, r2
		current_freq = freq_raw>>2;
 8000258:	4a0f      	ldr	r2, [pc, #60]	@ (8000298 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800025a:	089b      	lsrs	r3, r3, #2
 800025c:	6013      	str	r3, [r2, #0]
		if (current_freq >= 1) count++; else count = 0;
 800025e:	d010      	beq.n	8000282 <HAL_TIM_PeriodElapsedCallback+0x6a>
 8000260:	4e0e      	ldr	r6, [pc, #56]	@ (800029c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000262:	6832      	ldr	r2, [r6, #0]
 8000264:	3201      	adds	r2, #1
 8000266:	6032      	str	r2, [r6, #0]
		if (count == 3) {
 8000268:	2a03      	cmp	r2, #3
 800026a:	d102      	bne.n	8000272 <HAL_TIM_PeriodElapsedCallback+0x5a>
			freq = current_freq;
 800026c:	4a0c      	ldr	r2, [pc, #48]	@ (80002a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
			count=0;
 800026e:	6035      	str	r5, [r6, #0]
			freq = current_freq;
 8000270:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim1, 0x0000);
 8000272:	2300      	movs	r3, #0
 8000274:	624b      	str	r3, [r1, #36]	@ 0x24
		__HAL_TIM_SET_COUNTER(&htim3, 0x0000);
 8000276:	6243      	str	r3, [r0, #36]	@ 0x24
		 HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8000278:	2100      	movs	r1, #0
 800027a:	0020      	movs	r0, r4
 800027c:	f001 fb2e 	bl	80018dc <HAL_TIM_PWM_Start>
}
 8000280:	e7ce      	b.n	8000220 <HAL_TIM_PeriodElapsedCallback+0x8>
 8000282:	4a06      	ldr	r2, [pc, #24]	@ (800029c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000284:	6013      	str	r3, [r2, #0]
		if (count == 3) {
 8000286:	e7f4      	b.n	8000272 <HAL_TIM_PeriodElapsedCallback+0x5a>
 8000288:	20000028 	.word	0x20000028
 800028c:	50000400 	.word	0x50000400
 8000290:	200000c0 	.word	0x200000c0
 8000294:	20000074 	.word	0x20000074
 8000298:	2000011c 	.word	0x2000011c
 800029c:	20000118 	.word	0x20000118
 80002a0:	20000120 	.word	0x20000120

080002a4 <SetBand>:

void SetBand(){
	if ((freq >= 900)&&(freq <= 2900)) {flag_band=1; freq = 0;}
 80002a4:	4a32      	ldr	r2, [pc, #200]	@ (8000370 <SetBand+0xcc>)
 80002a6:	4b33      	ldr	r3, [pc, #204]	@ (8000374 <SetBand+0xd0>)
 80002a8:	6811      	ldr	r1, [r2, #0]
void SetBand(){
 80002aa:	b510      	push	{r4, lr}
	if ((freq >= 900)&&(freq <= 2900)) {flag_band=1; freq = 0;}
 80002ac:	18c8      	adds	r0, r1, r3
 80002ae:	23fa      	movs	r3, #250	@ 0xfa
 80002b0:	00db      	lsls	r3, r3, #3
 80002b2:	4298      	cmp	r0, r3
 80002b4:	d817      	bhi.n	80002e6 <SetBand+0x42>
 80002b6:	2101      	movs	r1, #1
 80002b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000378 <SetBand+0xd4>)
 80002ba:	6019      	str	r1, [r3, #0]
 80002bc:	2100      	movs	r1, #0
 80002be:	6011      	str	r1, [r2, #0]
	if ((freq >= 2950)&&(freq <= 4500)) {flag_band=2; freq = 0;}
	if ((freq >= 6500)&&(freq <= 7500)) {flag_band=3; freq = 0;}
	if ((freq >= 9000)&&(freq <= 11000)) {flag_band=4; freq = 0;}
	if ((freq >= 13000)&&(freq <=15000)) {flag_band=5; freq = 0;}
 80002c0:	24fa      	movs	r4, #250	@ 0xfa
 80002c2:	482e      	ldr	r0, [pc, #184]	@ (800037c <SetBand+0xd8>)
 80002c4:	00e4      	lsls	r4, r4, #3
 80002c6:	1808      	adds	r0, r1, r0
 80002c8:	42a0      	cmp	r0, r4
 80002ca:	d816      	bhi.n	80002fa <SetBand+0x56>
 80002cc:	2105      	movs	r1, #5
 80002ce:	6019      	str	r1, [r3, #0]
 80002d0:	2100      	movs	r1, #0
 80002d2:	6011      	str	r1, [r2, #0]
	if ((freq >= 17000)&&(freq <= 19000)) {flag_band=6; freq = 0;}
	if ((freq >= 20000)&&(freq <= 22000)) {flag_band=7; freq = 0;}
	if ((freq >= 23000)&&(freq <= 31000)) {flag_band=8; freq = 0;}
	if (previous_flag_band == flag_band) flag_ptt = 1; else flag_ptt  = 0;
 80002d4:	681a      	ldr	r2, [r3, #0]
 80002d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000380 <SetBand+0xdc>)
 80002d8:	492a      	ldr	r1, [pc, #168]	@ (8000384 <SetBand+0xe0>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	1a9b      	subs	r3, r3, r2
 80002de:	425a      	negs	r2, r3
 80002e0:	4153      	adcs	r3, r2
 80002e2:	600b      	str	r3, [r1, #0]
}
 80002e4:	bd10      	pop	{r4, pc}
	if ((freq >= 2950)&&(freq <= 4500)) {flag_band=2; freq = 0;}
 80002e6:	4828      	ldr	r0, [pc, #160]	@ (8000388 <SetBand+0xe4>)
 80002e8:	4c28      	ldr	r4, [pc, #160]	@ (800038c <SetBand+0xe8>)
 80002ea:	1808      	adds	r0, r1, r0
 80002ec:	42a0      	cmp	r0, r4
 80002ee:	d80f      	bhi.n	8000310 <SetBand+0x6c>
 80002f0:	2102      	movs	r1, #2
 80002f2:	4b21      	ldr	r3, [pc, #132]	@ (8000378 <SetBand+0xd4>)
 80002f4:	6019      	str	r1, [r3, #0]
 80002f6:	2100      	movs	r1, #0
 80002f8:	6011      	str	r1, [r2, #0]
	if ((freq >= 17000)&&(freq <= 19000)) {flag_band=6; freq = 0;}
 80002fa:	24fa      	movs	r4, #250	@ 0xfa
 80002fc:	4824      	ldr	r0, [pc, #144]	@ (8000390 <SetBand+0xec>)
 80002fe:	00e4      	lsls	r4, r4, #3
 8000300:	1808      	adds	r0, r1, r0
 8000302:	42a0      	cmp	r0, r4
 8000304:	d80f      	bhi.n	8000326 <SetBand+0x82>
 8000306:	2106      	movs	r1, #6
 8000308:	6019      	str	r1, [r3, #0]
 800030a:	2100      	movs	r1, #0
 800030c:	6011      	str	r1, [r2, #0]
	if ((freq >= 23000)&&(freq <= 31000)) {flag_band=8; freq = 0;}
 800030e:	e7e1      	b.n	80002d4 <SetBand+0x30>
	if ((freq >= 6500)&&(freq <= 7500)) {flag_band=3; freq = 0;}
 8000310:	24fa      	movs	r4, #250	@ 0xfa
 8000312:	4820      	ldr	r0, [pc, #128]	@ (8000394 <SetBand+0xf0>)
 8000314:	00a4      	lsls	r4, r4, #2
 8000316:	1808      	adds	r0, r1, r0
 8000318:	42a0      	cmp	r0, r4
 800031a:	d810      	bhi.n	800033e <SetBand+0x9a>
 800031c:	2103      	movs	r1, #3
 800031e:	4b16      	ldr	r3, [pc, #88]	@ (8000378 <SetBand+0xd4>)
 8000320:	6019      	str	r1, [r3, #0]
 8000322:	2100      	movs	r1, #0
 8000324:	6011      	str	r1, [r2, #0]
	if ((freq >= 20000)&&(freq <= 22000)) {flag_band=7; freq = 0;}
 8000326:	24fa      	movs	r4, #250	@ 0xfa
 8000328:	481b      	ldr	r0, [pc, #108]	@ (8000398 <SetBand+0xf4>)
 800032a:	00e4      	lsls	r4, r4, #3
 800032c:	1808      	adds	r0, r1, r0
 800032e:	42a0      	cmp	r0, r4
 8000330:	d80e      	bhi.n	8000350 <SetBand+0xac>
 8000332:	2107      	movs	r1, #7
 8000334:	6019      	str	r1, [r3, #0]
 8000336:	2300      	movs	r3, #0
 8000338:	6013      	str	r3, [r2, #0]
 800033a:	2207      	movs	r2, #7
 800033c:	e7cb      	b.n	80002d6 <SetBand+0x32>
	if ((freq >= 9000)&&(freq <= 11000)) {flag_band=4; freq = 0;}
 800033e:	4817      	ldr	r0, [pc, #92]	@ (800039c <SetBand+0xf8>)
 8000340:	1808      	adds	r0, r1, r0
 8000342:	4298      	cmp	r0, r3
 8000344:	d811      	bhi.n	800036a <SetBand+0xc6>
 8000346:	2104      	movs	r1, #4
 8000348:	4b0b      	ldr	r3, [pc, #44]	@ (8000378 <SetBand+0xd4>)
 800034a:	6019      	str	r1, [r3, #0]
 800034c:	2100      	movs	r1, #0
 800034e:	6011      	str	r1, [r2, #0]
	if ((freq >= 23000)&&(freq <= 31000)) {flag_band=8; freq = 0;}
 8000350:	4813      	ldr	r0, [pc, #76]	@ (80003a0 <SetBand+0xfc>)
 8000352:	4684      	mov	ip, r0
 8000354:	20fa      	movs	r0, #250	@ 0xfa
 8000356:	4461      	add	r1, ip
 8000358:	0140      	lsls	r0, r0, #5
 800035a:	4281      	cmp	r1, r0
 800035c:	d8ba      	bhi.n	80002d4 <SetBand+0x30>
 800035e:	2108      	movs	r1, #8
 8000360:	6019      	str	r1, [r3, #0]
 8000362:	2300      	movs	r3, #0
 8000364:	6013      	str	r3, [r2, #0]
 8000366:	2208      	movs	r2, #8
 8000368:	e7b5      	b.n	80002d6 <SetBand+0x32>
 800036a:	4b03      	ldr	r3, [pc, #12]	@ (8000378 <SetBand+0xd4>)
 800036c:	e7a8      	b.n	80002c0 <SetBand+0x1c>
 800036e:	46c0      	nop			@ (mov r8, r8)
 8000370:	20000120 	.word	0x20000120
 8000374:	fffffc7c 	.word	0xfffffc7c
 8000378:	20000114 	.word	0x20000114
 800037c:	ffffcd38 	.word	0xffffcd38
 8000380:	20000110 	.word	0x20000110
 8000384:	2000010c 	.word	0x2000010c
 8000388:	fffff47a 	.word	0xfffff47a
 800038c:	0000060e 	.word	0x0000060e
 8000390:	ffffbd98 	.word	0xffffbd98
 8000394:	ffffe69c 	.word	0xffffe69c
 8000398:	ffffb1e0 	.word	0xffffb1e0
 800039c:	ffffdcd8 	.word	0xffffdcd8
 80003a0:	ffffa628 	.word	0xffffa628

080003a4 <SetOuts>:


void SetOuts() {
	if (flag_band == 1) {
 80003a4:	4b65      	ldr	r3, [pc, #404]	@ (800053c <SetOuts+0x198>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2b01      	cmp	r3, #1
 80003aa:	d05a      	beq.n	8000462 <SetOuts+0xbe>
		previous_flag_band = flag_band;
		ResetAllOuts();
		LL_GPIO_SetOutputPin(BAND1_GPIO_Port, BAND1_Pin);
		flag_ptt = 1;
	}
	if (flag_band == 2) {
 80003ac:	2b02      	cmp	r3, #2
 80003ae:	d117      	bne.n	80003e0 <SetOuts+0x3c>
		previous_flag_band = flag_band;
 80003b0:	4a63      	ldr	r2, [pc, #396]	@ (8000540 <SetOuts+0x19c>)
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80003b2:	2004      	movs	r0, #4
 80003b4:	6013      	str	r3, [r2, #0]
 80003b6:	22a0      	movs	r2, #160	@ 0xa0
 80003b8:	2101      	movs	r1, #1
 80003ba:	05d2      	lsls	r2, r2, #23
 80003bc:	6291      	str	r1, [r2, #40]	@ 0x28
 80003be:	6293      	str	r3, [r2, #40]	@ 0x28
 80003c0:	6290      	str	r0, [r2, #40]	@ 0x28
 80003c2:	3004      	adds	r0, #4
 80003c4:	6290      	str	r0, [r2, #40]	@ 0x28
 80003c6:	3008      	adds	r0, #8
 80003c8:	6290      	str	r0, [r2, #40]	@ 0x28
 80003ca:	3010      	adds	r0, #16
 80003cc:	6290      	str	r0, [r2, #40]	@ 0x28
 80003ce:	3060      	adds	r0, #96	@ 0x60
 80003d0:	6290      	str	r0, [r2, #40]	@ 0x28
 80003d2:	2080      	movs	r0, #128	@ 0x80
 80003d4:	0100      	lsls	r0, r0, #4
 80003d6:	6290      	str	r0, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80003d8:	6193      	str	r3, [r2, #24]
	}
	if (flag_band == 4) {
		previous_flag_band = flag_band;
		ResetAllOuts();
		LL_GPIO_SetOutputPin(BAND4_GPIO_Port, BAND4_Pin);
		flag_ptt = 1;
 80003da:	4b5a      	ldr	r3, [pc, #360]	@ (8000544 <SetOuts+0x1a0>)
 80003dc:	6019      	str	r1, [r3, #0]
	if (flag_band == 0) {
		flag_ptt = 0;
		ResetAllOuts();
	}

}
 80003de:	4770      	bx	lr
	if (flag_band == 3) {
 80003e0:	2b03      	cmp	r3, #3
 80003e2:	d016      	beq.n	8000412 <SetOuts+0x6e>
	if (flag_band == 4) {
 80003e4:	2b04      	cmp	r3, #4
 80003e6:	d054      	beq.n	8000492 <SetOuts+0xee>
	if (flag_band == 5) {
 80003e8:	2b05      	cmp	r3, #5
 80003ea:	d02b      	beq.n	8000444 <SetOuts+0xa0>
	if (flag_band == 6) {
 80003ec:	2b06      	cmp	r3, #6
 80003ee:	d15d      	bne.n	80004ac <SetOuts+0x108>
		previous_flag_band = flag_band;
 80003f0:	4a53      	ldr	r2, [pc, #332]	@ (8000540 <SetOuts+0x19c>)
  WRITE_REG(GPIOx->BRR, PinMask);
 80003f2:	2102      	movs	r1, #2
 80003f4:	6013      	str	r3, [r2, #0]
 80003f6:	23a0      	movs	r3, #160	@ 0xa0
 80003f8:	2201      	movs	r2, #1
 80003fa:	05db      	lsls	r3, r3, #23
 80003fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80003fe:	6299      	str	r1, [r3, #40]	@ 0x28
 8000400:	3102      	adds	r1, #2
 8000402:	6299      	str	r1, [r3, #40]	@ 0x28
 8000404:	3104      	adds	r1, #4
 8000406:	6299      	str	r1, [r3, #40]	@ 0x28
 8000408:	3108      	adds	r1, #8
 800040a:	6299      	str	r1, [r3, #40]	@ 0x28
 800040c:	3110      	adds	r1, #16
 800040e:	6299      	str	r1, [r3, #40]	@ 0x28
 8000410:	e00f      	b.n	8000432 <SetOuts+0x8e>
		previous_flag_band = flag_band;
 8000412:	4a4b      	ldr	r2, [pc, #300]	@ (8000540 <SetOuts+0x19c>)
 8000414:	2102      	movs	r1, #2
 8000416:	6013      	str	r3, [r2, #0]
 8000418:	23a0      	movs	r3, #160	@ 0xa0
 800041a:	2201      	movs	r2, #1
 800041c:	2008      	movs	r0, #8
 800041e:	05db      	lsls	r3, r3, #23
 8000420:	629a      	str	r2, [r3, #40]	@ 0x28
 8000422:	6299      	str	r1, [r3, #40]	@ 0x28
 8000424:	3102      	adds	r1, #2
 8000426:	6299      	str	r1, [r3, #40]	@ 0x28
 8000428:	6298      	str	r0, [r3, #40]	@ 0x28
 800042a:	3008      	adds	r0, #8
 800042c:	6298      	str	r0, [r3, #40]	@ 0x28
 800042e:	2020      	movs	r0, #32
 8000430:	6298      	str	r0, [r3, #40]	@ 0x28
 8000432:	2080      	movs	r0, #128	@ 0x80
 8000434:	6298      	str	r0, [r3, #40]	@ 0x28
 8000436:	2080      	movs	r0, #128	@ 0x80
 8000438:	0100      	lsls	r0, r0, #4
 800043a:	6298      	str	r0, [r3, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800043c:	6199      	str	r1, [r3, #24]
		flag_ptt = 1;
 800043e:	4b41      	ldr	r3, [pc, #260]	@ (8000544 <SetOuts+0x1a0>)
 8000440:	601a      	str	r2, [r3, #0]
	if (flag_band == 0) {
 8000442:	e7cc      	b.n	80003de <SetOuts+0x3a>
		previous_flag_band = flag_band;
 8000444:	4a3e      	ldr	r2, [pc, #248]	@ (8000540 <SetOuts+0x19c>)
  WRITE_REG(GPIOx->BRR, PinMask);
 8000446:	2102      	movs	r1, #2
 8000448:	6013      	str	r3, [r2, #0]
 800044a:	23a0      	movs	r3, #160	@ 0xa0
 800044c:	2201      	movs	r2, #1
 800044e:	05db      	lsls	r3, r3, #23
 8000450:	629a      	str	r2, [r3, #40]	@ 0x28
 8000452:	6299      	str	r1, [r3, #40]	@ 0x28
 8000454:	3102      	adds	r1, #2
 8000456:	6299      	str	r1, [r3, #40]	@ 0x28
 8000458:	3104      	adds	r1, #4
 800045a:	6299      	str	r1, [r3, #40]	@ 0x28
 800045c:	3108      	adds	r1, #8
 800045e:	6299      	str	r1, [r3, #40]	@ 0x28
 8000460:	e7e5      	b.n	800042e <SetOuts+0x8a>
		previous_flag_band = flag_band;
 8000462:	4a37      	ldr	r2, [pc, #220]	@ (8000540 <SetOuts+0x19c>)
 8000464:	2102      	movs	r1, #2
 8000466:	6013      	str	r3, [r2, #0]
 8000468:	22a0      	movs	r2, #160	@ 0xa0
 800046a:	05d2      	lsls	r2, r2, #23
 800046c:	6293      	str	r3, [r2, #40]	@ 0x28
 800046e:	6291      	str	r1, [r2, #40]	@ 0x28
 8000470:	3102      	adds	r1, #2
 8000472:	6291      	str	r1, [r2, #40]	@ 0x28
 8000474:	3104      	adds	r1, #4
 8000476:	6291      	str	r1, [r2, #40]	@ 0x28
 8000478:	3108      	adds	r1, #8
 800047a:	6291      	str	r1, [r2, #40]	@ 0x28
 800047c:	3110      	adds	r1, #16
 800047e:	6291      	str	r1, [r2, #40]	@ 0x28
 8000480:	3160      	adds	r1, #96	@ 0x60
 8000482:	6291      	str	r1, [r2, #40]	@ 0x28
 8000484:	2180      	movs	r1, #128	@ 0x80
 8000486:	0109      	lsls	r1, r1, #4
 8000488:	6291      	str	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800048a:	6193      	str	r3, [r2, #24]
		flag_ptt = 1;
 800048c:	4a2d      	ldr	r2, [pc, #180]	@ (8000544 <SetOuts+0x1a0>)
 800048e:	6013      	str	r3, [r2, #0]
	if (flag_band == 8) {
 8000490:	e7a5      	b.n	80003de <SetOuts+0x3a>
		previous_flag_band = flag_band;
 8000492:	4a2b      	ldr	r2, [pc, #172]	@ (8000540 <SetOuts+0x19c>)
  WRITE_REG(GPIOx->BRR, PinMask);
 8000494:	2002      	movs	r0, #2
 8000496:	6013      	str	r3, [r2, #0]
 8000498:	22a0      	movs	r2, #160	@ 0xa0
 800049a:	2101      	movs	r1, #1
 800049c:	05d2      	lsls	r2, r2, #23
 800049e:	6291      	str	r1, [r2, #40]	@ 0x28
 80004a0:	6290      	str	r0, [r2, #40]	@ 0x28
 80004a2:	6293      	str	r3, [r2, #40]	@ 0x28
 80004a4:	3304      	adds	r3, #4
 80004a6:	6293      	str	r3, [r2, #40]	@ 0x28
 80004a8:	300e      	adds	r0, #14
 80004aa:	e78d      	b.n	80003c8 <SetOuts+0x24>
	if (flag_band == 7) {
 80004ac:	2b07      	cmp	r3, #7
 80004ae:	d112      	bne.n	80004d6 <SetOuts+0x132>
		previous_flag_band = flag_band;
 80004b0:	4a23      	ldr	r2, [pc, #140]	@ (8000540 <SetOuts+0x19c>)
 80004b2:	2102      	movs	r1, #2
 80004b4:	6013      	str	r3, [r2, #0]
 80004b6:	23a0      	movs	r3, #160	@ 0xa0
 80004b8:	2201      	movs	r2, #1
 80004ba:	05db      	lsls	r3, r3, #23
 80004bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80004be:	6299      	str	r1, [r3, #40]	@ 0x28
 80004c0:	3102      	adds	r1, #2
 80004c2:	6299      	str	r1, [r3, #40]	@ 0x28
 80004c4:	3104      	adds	r1, #4
 80004c6:	6299      	str	r1, [r3, #40]	@ 0x28
 80004c8:	3108      	adds	r1, #8
 80004ca:	6299      	str	r1, [r3, #40]	@ 0x28
 80004cc:	3110      	adds	r1, #16
 80004ce:	6299      	str	r1, [r3, #40]	@ 0x28
 80004d0:	3160      	adds	r1, #96	@ 0x60
 80004d2:	6299      	str	r1, [r3, #40]	@ 0x28
 80004d4:	e7af      	b.n	8000436 <SetOuts+0x92>
	if (flag_band == 8) {
 80004d6:	2b08      	cmp	r3, #8
 80004d8:	d117      	bne.n	800050a <SetOuts+0x166>
		previous_flag_band = flag_band;
 80004da:	4a19      	ldr	r2, [pc, #100]	@ (8000540 <SetOuts+0x19c>)
 80004dc:	2101      	movs	r1, #1
 80004de:	6013      	str	r3, [r2, #0]
 80004e0:	22a0      	movs	r2, #160	@ 0xa0
 80004e2:	2002      	movs	r0, #2
 80004e4:	05d2      	lsls	r2, r2, #23
 80004e6:	6291      	str	r1, [r2, #40]	@ 0x28
 80004e8:	6290      	str	r0, [r2, #40]	@ 0x28
 80004ea:	3002      	adds	r0, #2
 80004ec:	6290      	str	r0, [r2, #40]	@ 0x28
 80004ee:	6293      	str	r3, [r2, #40]	@ 0x28
 80004f0:	3308      	adds	r3, #8
 80004f2:	6293      	str	r3, [r2, #40]	@ 0x28
 80004f4:	3310      	adds	r3, #16
 80004f6:	6293      	str	r3, [r2, #40]	@ 0x28
 80004f8:	3360      	adds	r3, #96	@ 0x60
 80004fa:	6293      	str	r3, [r2, #40]	@ 0x28
 80004fc:	2380      	movs	r3, #128	@ 0x80
 80004fe:	011b      	lsls	r3, r3, #4
 8000500:	6293      	str	r3, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000502:	6193      	str	r3, [r2, #24]
		flag_ptt = 1;
 8000504:	4b0f      	ldr	r3, [pc, #60]	@ (8000544 <SetOuts+0x1a0>)
 8000506:	6019      	str	r1, [r3, #0]
	if (flag_band == 0) {
 8000508:	e769      	b.n	80003de <SetOuts+0x3a>
 800050a:	2b00      	cmp	r3, #0
 800050c:	d000      	beq.n	8000510 <SetOuts+0x16c>
 800050e:	e766      	b.n	80003de <SetOuts+0x3a>
		flag_ptt = 0;
 8000510:	4a0c      	ldr	r2, [pc, #48]	@ (8000544 <SetOuts+0x1a0>)
 8000512:	6013      	str	r3, [r2, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000514:	23a0      	movs	r3, #160	@ 0xa0
 8000516:	2201      	movs	r2, #1
 8000518:	05db      	lsls	r3, r3, #23
 800051a:	629a      	str	r2, [r3, #40]	@ 0x28
 800051c:	3201      	adds	r2, #1
 800051e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000520:	3202      	adds	r2, #2
 8000522:	629a      	str	r2, [r3, #40]	@ 0x28
 8000524:	3204      	adds	r2, #4
 8000526:	629a      	str	r2, [r3, #40]	@ 0x28
 8000528:	3208      	adds	r2, #8
 800052a:	629a      	str	r2, [r3, #40]	@ 0x28
 800052c:	3210      	adds	r2, #16
 800052e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000530:	3260      	adds	r2, #96	@ 0x60
 8000532:	629a      	str	r2, [r3, #40]	@ 0x28
 8000534:	2280      	movs	r2, #128	@ 0x80
 8000536:	0112      	lsls	r2, r2, #4
 8000538:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800053a:	e750      	b.n	80003de <SetOuts+0x3a>
 800053c:	20000114 	.word	0x20000114
 8000540:	20000110 	.word	0x20000110
 8000544:	2000010c 	.word	0x2000010c

08000548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000548:	b510      	push	{r4, lr}
 800054a:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054c:	2234      	movs	r2, #52	@ 0x34
 800054e:	2100      	movs	r1, #0
 8000550:	a804      	add	r0, sp, #16
 8000552:	f001 ffab 	bl	80024ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000556:	2210      	movs	r2, #16
 8000558:	2100      	movs	r1, #0
 800055a:	4668      	mov	r0, sp
 800055c:	f001 ffa6 	bl	80024ac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000560:	2080      	movs	r0, #128	@ 0x80
 8000562:	0080      	lsls	r0, r0, #2
 8000564:	f000 fcc6 	bl	8000ef4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000568:	23a0      	movs	r3, #160	@ 0xa0
 800056a:	2201      	movs	r2, #1
 800056c:	02db      	lsls	r3, r3, #11
 800056e:	9204      	str	r2, [sp, #16]
 8000570:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000572:	2303      	movs	r3, #3
 8000574:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000576:	2300      	movs	r3, #0
 8000578:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 8;
 800057a:	3308      	adds	r3, #8
 800057c:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800057e:	2380      	movs	r3, #128	@ 0x80
 8000580:	029b      	lsls	r3, r3, #10
 8000582:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000584:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000586:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000588:	059b      	lsls	r3, r3, #22
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058a:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800058c:	940b      	str	r4, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800058e:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000590:	f000 fce0 	bl	8000f54 <HAL_RCC_OscConfig>
 8000594:	2800      	cmp	r0, #0
 8000596:	d001      	beq.n	800059c <SystemClock_Config+0x54>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000598:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800059a:	e7fe      	b.n	800059a <SystemClock_Config+0x52>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059c:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800059e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005a0:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005a2:	2102      	movs	r1, #2
 80005a4:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a6:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a8:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005aa:	f000 ff75 	bl	8001498 <HAL_RCC_ClockConfig>
 80005ae:	2800      	cmp	r0, #0
 80005b0:	d001      	beq.n	80005b6 <SystemClock_Config+0x6e>
 80005b2:	b672      	cpsid	i
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <SystemClock_Config+0x6c>
}
 80005b6:	b012      	add	sp, #72	@ 0x48
 80005b8:	bd10      	pop	{r4, pc}
 80005ba:	46c0      	nop			@ (mov r8, r8)

080005bc <main>:
{
 80005bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005be:	46de      	mov	lr, fp
 80005c0:	4657      	mov	r7, sl
 80005c2:	464e      	mov	r6, r9
 80005c4:	4645      	mov	r5, r8
 80005c6:	b5e0      	push	{r5, r6, r7, lr}
 80005c8:	b09f      	sub	sp, #124	@ 0x7c
  HAL_Init();
 80005ca:	f000 fb2b 	bl	8000c24 <HAL_Init>
  SystemClock_Config();
 80005ce:	f7ff ffbb 	bl	8000548 <SystemClock_Config>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d2:	2214      	movs	r2, #20
 80005d4:	2100      	movs	r1, #0
 80005d6:	a811      	add	r0, sp, #68	@ 0x44
 80005d8:	f001 ff68 	bl	80024ac <memset>
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80005dc:	2102      	movs	r1, #2
 80005de:	2704      	movs	r7, #4
 80005e0:	2501      	movs	r5, #1
 80005e2:	2480      	movs	r4, #128	@ 0x80
 80005e4:	4bb6      	ldr	r3, [pc, #728]	@ (80008c0 <main+0x304>)
 80005e6:	2080      	movs	r0, #128	@ 0x80
 80005e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ea:	0224      	lsls	r4, r4, #8
 80005ec:	430a      	orrs	r2, r1
 80005ee:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80005f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005f2:	26a0      	movs	r6, #160	@ 0xa0
 80005f4:	400a      	ands	r2, r1
 80005f6:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80005f8:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 80005fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005fc:	4681      	mov	r9, r0
 80005fe:	433a      	orrs	r2, r7
 8000600:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000602:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000604:	05f6      	lsls	r6, r6, #23
 8000606:	403a      	ands	r2, r7
 8000608:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800060a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->IOPENR, Periphs);
 800060c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800060e:	4688      	mov	r8, r1
 8000610:	432a      	orrs	r2, r5
 8000612:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000616:	2210      	movs	r2, #16
 8000618:	402b      	ands	r3, r5
 800061a:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 800061c:	9b03      	ldr	r3, [sp, #12]
 800061e:	4ba9      	ldr	r3, [pc, #676]	@ (80008c4 <main+0x308>)
 8000620:	629c      	str	r4, [r3, #40]	@ 0x28
 8000622:	469b      	mov	fp, r3
 8000624:	000b      	movs	r3, r1
 8000626:	62b5      	str	r5, [r6, #40]	@ 0x28
 8000628:	3306      	adds	r3, #6
 800062a:	62b1      	str	r1, [r6, #40]	@ 0x28
 800062c:	311e      	adds	r1, #30
 800062e:	62b7      	str	r7, [r6, #40]	@ 0x28
 8000630:	62b3      	str	r3, [r6, #40]	@ 0x28
 8000632:	62b2      	str	r2, [r6, #40]	@ 0x28
 8000634:	62b1      	str	r1, [r6, #40]	@ 0x28
 8000636:	62b0      	str	r0, [r6, #40]	@ 0x28
 8000638:	48a3      	ldr	r0, [pc, #652]	@ (80008c8 <main+0x30c>)
  GPIO_InitStruct.Pin = PTT_IN_Pin;
 800063a:	464b      	mov	r3, r9
 800063c:	6285      	str	r5, [r0, #40]	@ 0x28
 800063e:	4682      	mov	sl, r0
 8000640:	2080      	movs	r0, #128	@ 0x80
 8000642:	0100      	lsls	r0, r0, #4
 8000644:	62b0      	str	r0, [r6, #40]	@ 0x28
  LL_GPIO_Init(PTT_IN_GPIO_Port, &GPIO_InitStruct);
 8000646:	a910      	add	r1, sp, #64	@ 0x40
 8000648:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = PTT_IN_Pin;
 800064a:	9310      	str	r3, [sp, #64]	@ 0x40
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800064c:	9514      	str	r5, [sp, #80]	@ 0x50
  LL_GPIO_Init(PTT_IN_GPIO_Port, &GPIO_InitStruct);
 800064e:	f001 fe51 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = PTT_OUT_Pin;
 8000652:	9410      	str	r4, [sp, #64]	@ 0x40
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000654:	2400      	movs	r4, #0
  LL_GPIO_Init(PTT_OUT_GPIO_Port, &GPIO_InitStruct);
 8000656:	a910      	add	r1, sp, #64	@ 0x40
 8000658:	4658      	mov	r0, fp
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800065a:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800065c:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800065e:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000660:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(PTT_OUT_GPIO_Port, &GPIO_InitStruct);
 8000662:	f001 fe47 	bl	80022f4 <LL_GPIO_Init>
  LL_GPIO_Init(BAND1_GPIO_Port, &GPIO_InitStruct);
 8000666:	0030      	movs	r0, r6
 8000668:	a910      	add	r1, sp, #64	@ 0x40
  GPIO_InitStruct.Pin = BAND1_Pin;
 800066a:	9510      	str	r5, [sp, #64]	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800066c:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800066e:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000670:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000672:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND1_GPIO_Port, &GPIO_InitStruct);
 8000674:	f001 fe3e 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BAND2_Pin;
 8000678:	4643      	mov	r3, r8
  LL_GPIO_Init(BAND2_GPIO_Port, &GPIO_InitStruct);
 800067a:	0030      	movs	r0, r6
 800067c:	a910      	add	r1, sp, #64	@ 0x40
  GPIO_InitStruct.Pin = BAND2_Pin;
 800067e:	9310      	str	r3, [sp, #64]	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000680:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000682:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000684:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000686:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND2_GPIO_Port, &GPIO_InitStruct);
 8000688:	f001 fe34 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BAND3_Pin;
 800068c:	9710      	str	r7, [sp, #64]	@ 0x40
  LL_GPIO_Init(BAND3_GPIO_Port, &GPIO_InitStruct);
 800068e:	af10      	add	r7, sp, #64	@ 0x40
 8000690:	0039      	movs	r1, r7
 8000692:	0030      	movs	r0, r6
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000694:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000696:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000698:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800069a:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND3_GPIO_Port, &GPIO_InitStruct);
 800069c:	f001 fe2a 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BAND4_Pin;
 80006a0:	2308      	movs	r3, #8
  LL_GPIO_Init(BAND4_GPIO_Port, &GPIO_InitStruct);
 80006a2:	0039      	movs	r1, r7
 80006a4:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = BAND4_Pin;
 80006a6:	9310      	str	r3, [sp, #64]	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80006a8:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80006aa:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80006ac:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006ae:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND4_GPIO_Port, &GPIO_InitStruct);
 80006b0:	f001 fe20 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BAND5_Pin;
 80006b4:	2210      	movs	r2, #16
  LL_GPIO_Init(BAND5_GPIO_Port, &GPIO_InitStruct);
 80006b6:	0039      	movs	r1, r7
 80006b8:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = BAND5_Pin;
 80006ba:	9210      	str	r2, [sp, #64]	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80006bc:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80006be:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80006c0:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006c2:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND5_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f001 fe16 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BAND6_Pin;
 80006c8:	2120      	movs	r1, #32
  LL_GPIO_Init(BAND6_GPIO_Port, &GPIO_InitStruct);
 80006ca:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = BAND6_Pin;
 80006cc:	9110      	str	r1, [sp, #64]	@ 0x40
  LL_GPIO_Init(BAND6_GPIO_Port, &GPIO_InitStruct);
 80006ce:	0039      	movs	r1, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80006d0:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80006d2:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80006d4:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006d6:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND6_GPIO_Port, &GPIO_InitStruct);
 80006d8:	f001 fe0c 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BAND7_Pin;
 80006dc:	464b      	mov	r3, r9
  LL_GPIO_Init(BAND7_GPIO_Port, &GPIO_InitStruct);
 80006de:	0039      	movs	r1, r7
 80006e0:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = BAND7_Pin;
 80006e2:	9310      	str	r3, [sp, #64]	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80006e4:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80006e6:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80006e8:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006ea:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND7_GPIO_Port, &GPIO_InitStruct);
 80006ec:	f001 fe02 	bl	80022f4 <LL_GPIO_Init>
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006f0:	0039      	movs	r1, r7
 80006f2:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = LED_Pin;
 80006f4:	9510      	str	r5, [sp, #64]	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80006f6:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80006f8:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80006fa:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006fc:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006fe:	f001 fdf9 	bl	80022f4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = BAND8_Pin;
 8000702:	2080      	movs	r0, #128	@ 0x80
 8000704:	0100      	lsls	r0, r0, #4
  LL_GPIO_Init(BAND8_GPIO_Port, &GPIO_InitStruct);
 8000706:	0039      	movs	r1, r7
  GPIO_InitStruct.Pin = BAND8_Pin;
 8000708:	9010      	str	r0, [sp, #64]	@ 0x40
  LL_GPIO_Init(BAND8_GPIO_Port, &GPIO_InitStruct);
 800070a:	0030      	movs	r0, r6
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800070c:	9511      	str	r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800070e:	9412      	str	r4, [sp, #72]	@ 0x48
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000710:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000712:	9414      	str	r4, [sp, #80]	@ 0x50
  LL_GPIO_Init(BAND8_GPIO_Port, &GPIO_InitStruct);
 8000714:	f001 fdee 	bl	80022f4 <LL_GPIO_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000718:	2210      	movs	r2, #16
 800071a:	2100      	movs	r1, #0
 800071c:	a808      	add	r0, sp, #32
 800071e:	f001 fec5 	bl	80024ac <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000722:	2214      	movs	r2, #20
 8000724:	2100      	movs	r1, #0
 8000726:	0038      	movs	r0, r7
 8000728:	f001 fec0 	bl	80024ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800072c:	220c      	movs	r2, #12
 800072e:	2100      	movs	r1, #0
 8000730:	a804      	add	r0, sp, #16
 8000732:	f001 febb 	bl	80024ac <memset>
  htim1.Instance = TIM1;
 8000736:	4d65      	ldr	r5, [pc, #404]	@ (80008cc <main+0x310>)
 8000738:	4b65      	ldr	r3, [pc, #404]	@ (80008d0 <main+0x314>)
  htim1.Init.Period = 65535;
 800073a:	4e66      	ldr	r6, [pc, #408]	@ (80008d4 <main+0x318>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800073c:	0028      	movs	r0, r5
  htim1.Instance = TIM1;
 800073e:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 0;
 8000740:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000742:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 65535;
 8000744:	60ee      	str	r6, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000746:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8000748:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074a:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800074c:	f000 ff6c 	bl	8001628 <HAL_TIM_Base_Init>
 8000750:	2800      	cmp	r0, #0
 8000752:	d001      	beq.n	8000758 <main+0x19c>
 8000754:	b672      	cpsid	i
  while (1)
 8000756:	e7fe      	b.n	8000756 <main+0x19a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8000758:	2380      	movs	r3, #128	@ 0x80
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 800075a:	9009      	str	r0, [sp, #36]	@ 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800075c:	019b      	lsls	r3, r3, #6
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800075e:	900a      	str	r0, [sp, #40]	@ 0x28
  sClockSourceConfig.ClockFilter = 0;
 8000760:	900b      	str	r0, [sp, #44]	@ 0x2c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000762:	a908      	add	r1, sp, #32
 8000764:	0028      	movs	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8000766:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000768:	f001 fb1e 	bl	8001da8 <HAL_TIM_ConfigClockSource>
 800076c:	2800      	cmp	r0, #0
 800076e:	d001      	beq.n	8000774 <main+0x1b8>
 8000770:	b672      	cpsid	i
  while (1)
 8000772:	e7fe      	b.n	8000772 <main+0x1b6>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8000774:	2205      	movs	r2, #5
 8000776:	2360      	movs	r3, #96	@ 0x60
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000778:	9012      	str	r0, [sp, #72]	@ 0x48
  sSlaveConfig.TriggerFilter = 0;
 800077a:	9014      	str	r0, [sp, #80]	@ 0x50
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800077c:	a910      	add	r1, sp, #64	@ 0x40
 800077e:	0028      	movs	r0, r5
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8000780:	9210      	str	r2, [sp, #64]	@ 0x40
 8000782:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000784:	f001 fbc8 	bl	8001f18 <HAL_TIM_SlaveConfigSynchro>
 8000788:	2800      	cmp	r0, #0
 800078a:	d001      	beq.n	8000790 <main+0x1d4>
 800078c:	b672      	cpsid	i
  while (1)
 800078e:	e7fe      	b.n	800078e <main+0x1d2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000790:	2220      	movs	r2, #32
 8000792:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000794:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000796:	a904      	add	r1, sp, #16
 8000798:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800079a:	9204      	str	r2, [sp, #16]
 800079c:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800079e:	f001 fd0f 	bl	80021c0 <HAL_TIMEx_MasterConfigSynchronization>
 80007a2:	1e04      	subs	r4, r0, #0
 80007a4:	d001      	beq.n	80007aa <main+0x1ee>
 80007a6:	b672      	cpsid	i
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <main+0x1ec>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007aa:	0001      	movs	r1, r0
 80007ac:	2210      	movs	r2, #16
 80007ae:	a808      	add	r0, sp, #32
 80007b0:	f001 fe7c 	bl	80024ac <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80007b4:	2214      	movs	r2, #20
 80007b6:	0021      	movs	r1, r4
 80007b8:	a810      	add	r0, sp, #64	@ 0x40
 80007ba:	f001 fe77 	bl	80024ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007be:	220c      	movs	r2, #12
 80007c0:	0021      	movs	r1, r4
 80007c2:	a804      	add	r0, sp, #16
 80007c4:	f001 fe72 	bl	80024ac <memset>
  htim3.Instance = TIM3;
 80007c8:	4f43      	ldr	r7, [pc, #268]	@ (80008d8 <main+0x31c>)
 80007ca:	4b44      	ldr	r3, [pc, #272]	@ (80008dc <main+0x320>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007cc:	0038      	movs	r0, r7
  htim3.Instance = TIM3;
 80007ce:	603b      	str	r3, [r7, #0]
  htim3.Init.Prescaler = 0;
 80007d0:	607c      	str	r4, [r7, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d2:	60bc      	str	r4, [r7, #8]
  htim3.Init.Period = 65535;
 80007d4:	60fe      	str	r6, [r7, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d6:	613c      	str	r4, [r7, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007d8:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007da:	f000 ff25 	bl	8001628 <HAL_TIM_Base_Init>
 80007de:	2800      	cmp	r0, #0
 80007e0:	d001      	beq.n	80007e6 <main+0x22a>
 80007e2:	b672      	cpsid	i
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <main+0x228>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007e6:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007e8:	0038      	movs	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ea:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007ec:	a908      	add	r1, sp, #32
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ee:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007f0:	f001 fada 	bl	8001da8 <HAL_TIM_ConfigClockSource>
 80007f4:	2800      	cmp	r0, #0
 80007f6:	d001      	beq.n	80007fc <main+0x240>
 80007f8:	b672      	cpsid	i
  while (1)
 80007fa:	e7fe      	b.n	80007fa <main+0x23e>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80007fc:	2205      	movs	r2, #5
 80007fe:	2300      	movs	r3, #0
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000800:	0038      	movs	r0, r7
 8000802:	a910      	add	r1, sp, #64	@ 0x40
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8000804:	9210      	str	r2, [sp, #64]	@ 0x40
 8000806:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000808:	f001 fb86 	bl	8001f18 <HAL_TIM_SlaveConfigSynchro>
 800080c:	2800      	cmp	r0, #0
 800080e:	d001      	beq.n	8000814 <main+0x258>
 8000810:	b672      	cpsid	i
  while (1)
 8000812:	e7fe      	b.n	8000812 <main+0x256>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000814:	9004      	str	r0, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000816:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000818:	a904      	add	r1, sp, #16
 800081a:	0038      	movs	r0, r7
 800081c:	f001 fcd0 	bl	80021c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000820:	1e06      	subs	r6, r0, #0
 8000822:	d001      	beq.n	8000828 <main+0x26c>
 8000824:	b672      	cpsid	i
  while (1)
 8000826:	e7fe      	b.n	8000826 <main+0x26a>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000828:	0001      	movs	r1, r0
 800082a:	221c      	movs	r2, #28
 800082c:	a808      	add	r0, sp, #32
 800082e:	f001 fe3d 	bl	80024ac <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000832:	2234      	movs	r2, #52	@ 0x34
 8000834:	0031      	movs	r1, r6
 8000836:	a810      	add	r0, sp, #64	@ 0x40
 8000838:	f001 fe38 	bl	80024ac <memset>
  htim16.Instance = TIM16;
 800083c:	4c28      	ldr	r4, [pc, #160]	@ (80008e0 <main+0x324>)
 800083e:	4b29      	ldr	r3, [pc, #164]	@ (80008e4 <main+0x328>)
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000840:	0020      	movs	r0, r4
  htim16.Instance = TIM16;
 8000842:	6023      	str	r3, [r4, #0]
  htim16.Init.Prescaler = 63999;
 8000844:	4b28      	ldr	r3, [pc, #160]	@ (80008e8 <main+0x32c>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000846:	60a6      	str	r6, [r4, #8]
  htim16.Init.Prescaler = 63999;
 8000848:	6063      	str	r3, [r4, #4]
  htim16.Init.Period = 5;
 800084a:	2305      	movs	r3, #5
 800084c:	60e3      	str	r3, [r4, #12]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800084e:	464b      	mov	r3, r9
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000850:	6126      	str	r6, [r4, #16]
  htim16.Init.RepetitionCounter = 0;
 8000852:	6166      	str	r6, [r4, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000854:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000856:	f000 fee7 	bl	8001628 <HAL_TIM_Base_Init>
 800085a:	2800      	cmp	r0, #0
 800085c:	d001      	beq.n	8000862 <main+0x2a6>
 800085e:	b672      	cpsid	i
  while (1)
 8000860:	e7fe      	b.n	8000860 <main+0x2a4>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8000862:	0020      	movs	r0, r4
 8000864:	f000 ffba 	bl	80017dc <HAL_TIM_PWM_Init>
 8000868:	2800      	cmp	r0, #0
 800086a:	d001      	beq.n	8000870 <main+0x2b4>
 800086c:	b672      	cpsid	i
  while (1)
 800086e:	e7fe      	b.n	800086e <main+0x2b2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000870:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000872:	2000      	movs	r0, #0
 8000874:	2100      	movs	r1, #0
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000876:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000878:	900c      	str	r0, [sp, #48]	@ 0x30
 800087a:	910d      	str	r1, [sp, #52]	@ 0x34
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800087c:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800087e:	0020      	movs	r0, r4
  sConfigOC.Pulse = 4;
 8000880:	3b5c      	subs	r3, #92	@ 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000882:	a908      	add	r1, sp, #32
  sConfigOC.Pulse = 4;
 8000884:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000886:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000888:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800088a:	920e      	str	r2, [sp, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800088c:	f001 f8e8 	bl	8001a60 <HAL_TIM_PWM_ConfigChannel>
 8000890:	2800      	cmp	r0, #0
 8000892:	d001      	beq.n	8000898 <main+0x2dc>
 8000894:	b672      	cpsid	i
  while (1)
 8000896:	e7fe      	b.n	8000896 <main+0x2da>
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000898:	2380      	movs	r3, #128	@ 0x80
 800089a:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800089c:	9010      	str	r0, [sp, #64]	@ 0x40
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800089e:	9011      	str	r0, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008a0:	9012      	str	r0, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.DeadTime = 0;
 80008a2:	9013      	str	r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008a4:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008a6:	9016      	str	r0, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008a8:	901c      	str	r0, [sp, #112]	@ 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80008aa:	a910      	add	r1, sp, #64	@ 0x40
 80008ac:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008ae:	9214      	str	r2, [sp, #80]	@ 0x50
 80008b0:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80008b2:	f001 fcb9 	bl	8002228 <HAL_TIMEx_ConfigBreakDeadTime>
 80008b6:	1e06      	subs	r6, r0, #0
 80008b8:	d018      	beq.n	80008ec <main+0x330>
 80008ba:	b672      	cpsid	i
  while (1)
 80008bc:	e7fe      	b.n	80008bc <main+0x300>
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	40021000 	.word	0x40021000
 80008c4:	50000800 	.word	0x50000800
 80008c8:	50000400 	.word	0x50000400
 80008cc:	200000c0 	.word	0x200000c0
 80008d0:	40012c00 	.word	0x40012c00
 80008d4:	0000ffff 	.word	0x0000ffff
 80008d8:	20000074 	.word	0x20000074
 80008dc:	40000400 	.word	0x40000400
 80008e0:	20000028 	.word	0x20000028
 80008e4:	40014400 	.word	0x40014400
 80008e8:	0000f9ff 	.word	0x0000f9ff
  HAL_TIM_MspPostInit(&htim16);
 80008ec:	0020      	movs	r0, r4
 80008ee:	f000 f8f3 	bl	8000ad8 <HAL_TIM_MspPostInit>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80008f2:	0031      	movs	r1, r6
 80008f4:	2214      	movs	r2, #20
 80008f6:	a810      	add	r0, sp, #64	@ 0x40
 80008f8:	f001 fdd8 	bl	80024ac <memset>
  SET_BIT(RCC->APBENR2, Periphs);
 80008fc:	2180      	movs	r1, #128	@ 0x80
 80008fe:	4b2c      	ldr	r3, [pc, #176]	@ (80009b0 <main+0x3f4>)
 8000900:	02c9      	lsls	r1, r1, #11
 8000902:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000904:	482b      	ldr	r0, [pc, #172]	@ (80009b4 <main+0x3f8>)
 8000906:	430a      	orrs	r2, r1
 8000908:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800090a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090c:	400b      	ands	r3, r1
 800090e:	21c5      	movs	r1, #197	@ 0xc5
 8000910:	9308      	str	r3, [sp, #32]
  (void)tmpreg;
 8000912:	9b08      	ldr	r3, [sp, #32]
 8000914:	4b28      	ldr	r3, [pc, #160]	@ (80009b8 <main+0x3fc>)
 8000916:	0089      	lsls	r1, r1, #2
 8000918:	585a      	ldr	r2, [r3, r1]
 800091a:	4002      	ands	r2, r0
 800091c:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800091e:	2280      	movs	r2, #128	@ 0x80
 8000920:	03d2      	lsls	r2, r2, #15
 8000922:	601a      	str	r2, [r3, #0]
  TIM_InitStruct.Prescaler = 63999;
 8000924:	2140      	movs	r1, #64	@ 0x40
 8000926:	466a      	mov	r2, sp
 8000928:	4b24      	ldr	r3, [pc, #144]	@ (80009bc <main+0x400>)
 800092a:	1852      	adds	r2, r2, r1
 800092c:	8013      	strh	r3, [r2, #0]
  TIM_InitStruct.Autoreload = 499;
 800092e:	23f4      	movs	r3, #244	@ 0xf4
 8000930:	33ff      	adds	r3, #255	@ 0xff
 8000932:	9312      	str	r3, [sp, #72]	@ 0x48
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 8000934:	4b22      	ldr	r3, [pc, #136]	@ (80009c0 <main+0x404>)
 8000936:	0011      	movs	r1, r2
 8000938:	4698      	mov	r8, r3
 800093a:	0018      	movs	r0, r3
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800093c:	9611      	str	r6, [sp, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800093e:	9613      	str	r6, [sp, #76]	@ 0x4c
  TIM_InitStruct.RepetitionCounter = 0;
 8000940:	9614      	str	r6, [sp, #80]	@ 0x50
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 8000942:	f001 fd5d 	bl	8002400 <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000946:	4643      	mov	r3, r8
 8000948:	2280      	movs	r2, #128	@ 0x80
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4691      	mov	r9, r2
 800094e:	4313      	orrs	r3, r2
 8000950:	4642      	mov	r2, r8
 8000952:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000954:	2301      	movs	r3, #1
 8000956:	4641      	mov	r1, r8
 8000958:	6812      	ldr	r2, [r2, #0]
  HAL_TIM_Base_Start_IT(&htim16);
 800095a:	0020      	movs	r0, r4
 800095c:	431a      	orrs	r2, r3
 800095e:	600a      	str	r2, [r1, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000960:	68ca      	ldr	r2, [r1, #12]
 8000962:	4313      	orrs	r3, r2
 8000964:	60cb      	str	r3, [r1, #12]
 8000966:	f000 ff09 	bl	800177c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 800096a:	0020      	movs	r0, r4
 800096c:	2480      	movs	r4, #128	@ 0x80
 800096e:	0031      	movs	r1, r6
 8000970:	f000 ffb4 	bl	80018dc <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim1);
 8000974:	0028      	movs	r0, r5
 8000976:	f000 fed7 	bl	8001728 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 800097a:	0038      	movs	r0, r7
 800097c:	f000 fed4 	bl	8001728 <HAL_TIM_Base_Start>
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000980:	4d10      	ldr	r5, [pc, #64]	@ (80009c4 <main+0x408>)
 8000982:	4e11      	ldr	r6, [pc, #68]	@ (80009c8 <main+0x40c>)
  WRITE_REG(GPIOx->BRR, PinMask);
 8000984:	0224      	lsls	r4, r4, #8
	  SetBand();
 8000986:	f7ff fc8d 	bl	80002a4 <SetBand>
	  SetOuts();
 800098a:	f7ff fd0b 	bl	80003a4 <SetOuts>
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800098e:	464a      	mov	r2, r9
 8000990:	692b      	ldr	r3, [r5, #16]
 8000992:	4213      	tst	r3, r2
 8000994:	d102      	bne.n	800099c <main+0x3e0>
	if ((LL_GPIO_IsInputPinSet(PTT_IN_GPIO_Port, PTT_IN_Pin) == 0)&&(flag_ptt)) {
 8000996:	6833      	ldr	r3, [r6, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d102      	bne.n	80009a2 <main+0x3e6>
  WRITE_REG(GPIOx->BRR, PinMask);
 800099c:	4b0b      	ldr	r3, [pc, #44]	@ (80009cc <main+0x410>)
 800099e:	629c      	str	r4, [r3, #40]	@ 0x28
}
 80009a0:	e7f1      	b.n	8000986 <main+0x3ca>
		LL_mDelay(10);
 80009a2:	200a      	movs	r0, #10
 80009a4:	f001 fd6c 	bl	8002480 <LL_mDelay>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80009a8:	4b08      	ldr	r3, [pc, #32]	@ (80009cc <main+0x410>)
 80009aa:	619c      	str	r4, [r3, #24]
}
 80009ac:	e7eb      	b.n	8000986 <main+0x3ca>
 80009ae:	46c0      	nop			@ (mov r8, r8)
 80009b0:	40021000 	.word	0x40021000
 80009b4:	ff00ffff 	.word	0xff00ffff
 80009b8:	e000e100 	.word	0xe000e100
 80009bc:	fffff9ff 	.word	0xfffff9ff
 80009c0:	40014800 	.word	0x40014800
 80009c4:	50000400 	.word	0x50000400
 80009c8:	2000010c 	.word	0x2000010c
 80009cc:	50000800 	.word	0x50000800

080009d0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d0:	2201      	movs	r2, #1
 80009d2:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <HAL_MspInit+0x2c>)
{
 80009d4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d6:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80009d8:	4311      	orrs	r1, r2
 80009da:	6419      	str	r1, [r3, #64]	@ 0x40
 80009dc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80009de:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e0:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e2:	9200      	str	r2, [sp, #0]
 80009e4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009e8:	0549      	lsls	r1, r1, #21
 80009ea:	430a      	orrs	r2, r1
 80009ec:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009f0:	400b      	ands	r3, r1
 80009f2:	9301      	str	r3, [sp, #4]
 80009f4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	b002      	add	sp, #8
 80009f8:	4770      	bx	lr
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	40021000 	.word	0x40021000

08000a00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	0004      	movs	r4, r0
 8000a04:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a06:	2214      	movs	r2, #20
 8000a08:	2100      	movs	r1, #0
 8000a0a:	a806      	add	r0, sp, #24
 8000a0c:	f001 fd4e 	bl	80024ac <memset>
  if(htim_base->Instance==TIM1)
 8000a10:	6823      	ldr	r3, [r4, #0]
 8000a12:	4a2c      	ldr	r2, [pc, #176]	@ (8000ac4 <HAL_TIM_Base_MspInit+0xc4>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d024      	beq.n	8000a62 <HAL_TIM_Base_MspInit+0x62>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8000a18:	4a2b      	ldr	r2, [pc, #172]	@ (8000ac8 <HAL_TIM_Base_MspInit+0xc8>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d004      	beq.n	8000a28 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8000a1e:	4a2b      	ldr	r2, [pc, #172]	@ (8000acc <HAL_TIM_Base_MspInit+0xcc>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d00b      	beq.n	8000a3c <HAL_TIM_Base_MspInit+0x3c>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000a24:	b00d      	add	sp, #52	@ 0x34
 8000a26:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a28:	2302      	movs	r3, #2
 8000a2a:	4a29      	ldr	r2, [pc, #164]	@ (8000ad0 <HAL_TIM_Base_MspInit+0xd0>)
 8000a2c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8000a2e:	4319      	orrs	r1, r3
 8000a30:	63d1      	str	r1, [r2, #60]	@ 0x3c
 8000a32:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000a34:	4013      	ands	r3, r2
 8000a36:	9304      	str	r3, [sp, #16]
 8000a38:	9b04      	ldr	r3, [sp, #16]
 8000a3a:	e7f3      	b.n	8000a24 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000a3c:	2180      	movs	r1, #128	@ 0x80
 8000a3e:	4b24      	ldr	r3, [pc, #144]	@ (8000ad0 <HAL_TIM_Base_MspInit+0xd0>)
 8000a40:	0289      	lsls	r1, r1, #10
 8000a42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000a44:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000a46:	430a      	orrs	r2, r1
 8000a48:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000a4c:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000a4e:	400b      	ands	r3, r1
 8000a50:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000a52:	2100      	movs	r1, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000a54:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000a56:	f000 f90b 	bl	8000c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000a5a:	2015      	movs	r0, #21
 8000a5c:	f000 f932 	bl	8000cc4 <HAL_NVIC_EnableIRQ>
}
 8000a60:	e7e0      	b.n	8000a24 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a62:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a64:	2501      	movs	r5, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	2402      	movs	r4, #2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a68:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <HAL_TIM_Base_MspInit+0xd0>)
 8000a6a:	0109      	lsls	r1, r1, #4
 8000a6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6e:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a70:	430a      	orrs	r2, r1
 8000a72:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a76:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a78:	400a      	ands	r2, r1
 8000a7a:	9201      	str	r2, [sp, #4]
 8000a7c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a80:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	432a      	orrs	r2, r5
 8000a84:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a88:	402a      	ands	r2, r5
 8000a8a:	9202      	str	r2, [sp, #8]
 8000a8c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a90:	4322      	orrs	r2, r4
 8000a92:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a96:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a98:	4023      	ands	r3, r4
 8000a9a:	9303      	str	r3, [sp, #12]
 8000a9c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	0152      	lsls	r2, r2, #5
 8000aa2:	9206      	str	r2, [sp, #24]
 8000aa4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000aa6:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f000 f932 	bl	8000d10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000aac:	2308      	movs	r3, #8
 8000aae:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab2:	4808      	ldr	r0, [pc, #32]	@ (8000ad4 <HAL_TIM_Base_MspInit+0xd4>)
 8000ab4:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab6:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000abc:	950a      	str	r5, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000abe:	f000 f927 	bl	8000d10 <HAL_GPIO_Init>
 8000ac2:	e7af      	b.n	8000a24 <HAL_TIM_Base_MspInit+0x24>
 8000ac4:	40012c00 	.word	0x40012c00
 8000ac8:	40000400 	.word	0x40000400
 8000acc:	40014400 	.word	0x40014400
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	50000400 	.word	0x50000400

08000ad8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ad8:	b510      	push	{r4, lr}
 8000ada:	0004      	movs	r4, r0
 8000adc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ade:	2214      	movs	r2, #20
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	a802      	add	r0, sp, #8
 8000ae4:	f001 fce2 	bl	80024ac <memset>
  if(htim->Instance==TIM16)
 8000ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <HAL_TIM_MspPostInit+0x48>)
 8000aea:	6822      	ldr	r2, [r4, #0]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d001      	beq.n	8000af4 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8000af0:	b008      	add	sp, #32
 8000af2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af4:	2301      	movs	r3, #1
 8000af6:	4a0b      	ldr	r2, [pc, #44]	@ (8000b24 <HAL_TIM_MspPostInit+0x4c>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af8:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	6b51      	ldr	r1, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afe:	4319      	orrs	r1, r3
 8000b00:	6351      	str	r1, [r2, #52]	@ 0x34
 8000b02:	6b52      	ldr	r2, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b06:	4013      	ands	r3, r2
 8000b08:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b0a:	2240      	movs	r2, #64	@ 0x40
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	9202      	str	r2, [sp, #8]
 8000b12:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM16;
 8000b14:	2305      	movs	r3, #5
 8000b16:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	f000 f8fa 	bl	8000d10 <HAL_GPIO_Init>
}
 8000b1c:	e7e8      	b.n	8000af0 <HAL_TIM_MspPostInit+0x18>
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	40014400 	.word	0x40014400
 8000b24:	40021000 	.word	0x40021000

08000b28 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b28:	e7fe      	b.n	8000b28 <NMI_Handler>
 8000b2a:	46c0      	nop			@ (mov r8, r8)

08000b2c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <HardFault_Handler>
 8000b2e:	46c0      	nop			@ (mov r8, r8)

08000b30 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b30:	4770      	bx	lr
 8000b32:	46c0      	nop			@ (mov r8, r8)

08000b34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000b34:	4770      	bx	lr
 8000b36:	46c0      	nop			@ (mov r8, r8)

08000b38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b38:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b3a:	f000 f887 	bl	8000c4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b3e:	bd10      	pop	{r4, pc}

08000b40 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000b40:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000b42:	4802      	ldr	r0, [pc, #8]	@ (8000b4c <TIM16_IRQHandler+0xc>)
 8000b44:	f001 fa82 	bl	800204c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000b48:	bd10      	pop	{r4, pc}
 8000b4a:	46c0      	nop			@ (mov r8, r8)
 8000b4c:	20000028 	.word	0x20000028

08000b50 <TIM17_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8000b50:	2301      	movs	r3, #1
 8000b52:	4a09      	ldr	r2, [pc, #36]	@ (8000b78 <TIM17_IRQHandler+0x28>)

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8000b54:	b510      	push	{r4, lr}
 8000b56:	6911      	ldr	r1, [r2, #16]
 8000b58:	420b      	tst	r3, r1
 8000b5a:	d00b      	beq.n	8000b74 <TIM17_IRQHandler+0x24>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000b5c:	2102      	movs	r1, #2
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  uint32_t odr = READ_REG(GPIOx->ODR);
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000b5e:	2480      	movs	r4, #128	@ 0x80
 8000b60:	4249      	negs	r1, r1
 8000b62:	6111      	str	r1, [r2, #16]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000b64:	4905      	ldr	r1, [pc, #20]	@ (8000b7c <TIM17_IRQHandler+0x2c>)
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000b66:	0264      	lsls	r4, r4, #9
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000b68:	6948      	ldr	r0, [r1, #20]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000b6a:	0402      	lsls	r2, r0, #16
 8000b6c:	4022      	ands	r2, r4
 8000b6e:	4383      	bics	r3, r0
 8000b70:	4313      	orrs	r3, r2
 8000b72:	618b      	str	r3, [r1, #24]
	}
  /* USER CODE END TIM17_IRQn 0 */
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8000b74:	bd10      	pop	{r4, pc}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	40014800 	.word	0x40014800
 8000b7c:	50000400 	.word	0x50000400

08000b80 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b80:	4770      	bx	lr
 8000b82:	46c0      	nop			@ (mov r8, r8)

08000b84 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b84:	480d      	ldr	r0, [pc, #52]	@ (8000bbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b86:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b88:	f7ff fffa 	bl	8000b80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b8c:	480c      	ldr	r0, [pc, #48]	@ (8000bc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b8e:	490d      	ldr	r1, [pc, #52]	@ (8000bc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b90:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc8 <LoopForever+0xe>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b94:	e002      	b.n	8000b9c <LoopCopyDataInit>

08000b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9a:	3304      	adds	r3, #4

08000b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba0:	d3f9      	bcc.n	8000b96 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ba4:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd0 <LoopForever+0x16>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba8:	e001      	b.n	8000bae <LoopFillZerobss>

08000baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bac:	3204      	adds	r2, #4

08000bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb0:	d3fb      	bcc.n	8000baa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bb2:	f001 fc83 	bl	80024bc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000bb6:	f7ff fd01 	bl	80005bc <main>

08000bba <LoopForever>:

LoopForever:
  b LoopForever
 8000bba:	e7fe      	b.n	8000bba <LoopForever>
  ldr   r0, =_estack
 8000bbc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000bc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000bc8:	080025fc 	.word	0x080025fc
  ldr r2, =_sbss
 8000bcc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bd0:	20000128 	.word	0x20000128

08000bd4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bd4:	e7fe      	b.n	8000bd4 <ADC1_IRQHandler>
	...

08000bd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000bda:	4b0f      	ldr	r3, [pc, #60]	@ (8000c18 <HAL_InitTick+0x40>)
{
 8000bdc:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0U)
 8000bde:	7819      	ldrb	r1, [r3, #0]
 8000be0:	2900      	cmp	r1, #0
 8000be2:	d101      	bne.n	8000be8 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8000be4:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8000be6:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000be8:	20fa      	movs	r0, #250	@ 0xfa
 8000bea:	0080      	lsls	r0, r0, #2
 8000bec:	f7ff fa88 	bl	8000100 <__udivsi3>
 8000bf0:	4d0a      	ldr	r5, [pc, #40]	@ (8000c1c <HAL_InitTick+0x44>)
 8000bf2:	0001      	movs	r1, r0
 8000bf4:	6828      	ldr	r0, [r5, #0]
 8000bf6:	f7ff fa83 	bl	8000100 <__udivsi3>
 8000bfa:	f000 f86f 	bl	8000cdc <HAL_SYSTICK_Config>
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	d1f0      	bne.n	8000be4 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c02:	2c03      	cmp	r4, #3
 8000c04:	d8ee      	bhi.n	8000be4 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c06:	3801      	subs	r0, #1
 8000c08:	2200      	movs	r2, #0
 8000c0a:	0021      	movs	r1, r4
 8000c0c:	f000 f830 	bl	8000c70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c10:	4b03      	ldr	r3, [pc, #12]	@ (8000c20 <HAL_InitTick+0x48>)
 8000c12:	2000      	movs	r0, #0
 8000c14:	601c      	str	r4, [r3, #0]
  return status;
 8000c16:	e7e6      	b.n	8000be6 <HAL_InitTick+0xe>
 8000c18:	20000004 	.word	0x20000004
 8000c1c:	20000000 	.word	0x20000000
 8000c20:	20000008 	.word	0x20000008

08000c24 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c24:	2380      	movs	r3, #128	@ 0x80
 8000c26:	4a08      	ldr	r2, [pc, #32]	@ (8000c48 <HAL_Init+0x24>)
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	6811      	ldr	r1, [r2, #0]
{
 8000c2c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c2e:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c30:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c32:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c34:	f7ff ffd0 	bl	8000bd8 <HAL_InitTick>
 8000c38:	1e04      	subs	r4, r0, #0
 8000c3a:	d002      	beq.n	8000c42 <HAL_Init+0x1e>
    status = HAL_ERROR;
 8000c3c:	2401      	movs	r4, #1
}
 8000c3e:	0020      	movs	r0, r4
 8000c40:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8000c42:	f7ff fec5 	bl	80009d0 <HAL_MspInit>
 8000c46:	e7fa      	b.n	8000c3e <HAL_Init+0x1a>
 8000c48:	40022000 	.word	0x40022000

08000c4c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000c4c:	4a03      	ldr	r2, [pc, #12]	@ (8000c5c <HAL_IncTick+0x10>)
 8000c4e:	4b04      	ldr	r3, [pc, #16]	@ (8000c60 <HAL_IncTick+0x14>)
 8000c50:	6811      	ldr	r1, [r2, #0]
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	185b      	adds	r3, r3, r1
 8000c56:	6013      	str	r3, [r2, #0]
}
 8000c58:	4770      	bx	lr
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	20000124 	.word	0x20000124
 8000c60:	20000004 	.word	0x20000004

08000c64 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c64:	4b01      	ldr	r3, [pc, #4]	@ (8000c6c <HAL_GetTick+0x8>)
 8000c66:	6818      	ldr	r0, [r3, #0]
}
 8000c68:	4770      	bx	lr
 8000c6a:	46c0      	nop			@ (mov r8, r8)
 8000c6c:	20000124 	.word	0x20000124

08000c70 <HAL_NVIC_SetPriority>:
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c70:	22ff      	movs	r2, #255	@ 0xff
 8000c72:	2303      	movs	r3, #3
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c74:	b510      	push	{r4, lr}
 8000c76:	0014      	movs	r4, r2
 8000c78:	4003      	ands	r3, r0
 8000c7a:	00db      	lsls	r3, r3, #3
 8000c7c:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c7e:	0189      	lsls	r1, r1, #6
 8000c80:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c82:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c84:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 8000c86:	2800      	cmp	r0, #0
 8000c88:	db0b      	blt.n	8000ca2 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <HAL_NVIC_SetPriority+0x4c>)
 8000c8c:	21c0      	movs	r1, #192	@ 0xc0
 8000c8e:	469c      	mov	ip, r3
 8000c90:	0880      	lsrs	r0, r0, #2
 8000c92:	0080      	lsls	r0, r0, #2
 8000c94:	4460      	add	r0, ip
 8000c96:	0089      	lsls	r1, r1, #2
 8000c98:	5843      	ldr	r3, [r0, r1]
 8000c9a:	4023      	ands	r3, r4
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	5043      	str	r3, [r0, r1]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8000ca0:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ca2:	230f      	movs	r3, #15
 8000ca4:	4906      	ldr	r1, [pc, #24]	@ (8000cc0 <HAL_NVIC_SetPriority+0x50>)
 8000ca6:	4003      	ands	r3, r0
 8000ca8:	468c      	mov	ip, r1
 8000caa:	3b08      	subs	r3, #8
 8000cac:	089b      	lsrs	r3, r3, #2
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	4463      	add	r3, ip
 8000cb2:	69d9      	ldr	r1, [r3, #28]
 8000cb4:	400c      	ands	r4, r1
 8000cb6:	4314      	orrs	r4, r2
 8000cb8:	61dc      	str	r4, [r3, #28]
 8000cba:	e7f1      	b.n	8000ca0 <HAL_NVIC_SetPriority+0x30>
 8000cbc:	e000e100 	.word	0xe000e100
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000cc4:	2800      	cmp	r0, #0
 8000cc6:	db05      	blt.n	8000cd4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc8:	221f      	movs	r2, #31
 8000cca:	2301      	movs	r3, #1
 8000ccc:	4002      	ands	r2, r0
 8000cce:	4093      	lsls	r3, r2
 8000cd0:	4a01      	ldr	r2, [pc, #4]	@ (8000cd8 <HAL_NVIC_EnableIRQ+0x14>)
 8000cd2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000cd4:	4770      	bx	lr
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	e000e100 	.word	0xe000e100

08000cdc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cdc:	2280      	movs	r2, #128	@ 0x80
 8000cde:	1e43      	subs	r3, r0, #1
 8000ce0:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ce2:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d20e      	bcs.n	8000d06 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce8:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cea:	4a07      	ldr	r2, [pc, #28]	@ (8000d08 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cec:	4807      	ldr	r0, [pc, #28]	@ (8000d0c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cee:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cf0:	6a03      	ldr	r3, [r0, #32]
 8000cf2:	0609      	lsls	r1, r1, #24
 8000cf4:	021b      	lsls	r3, r3, #8
 8000cf6:	0a1b      	lsrs	r3, r3, #8
 8000cf8:	430b      	orrs	r3, r1
 8000cfa:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cfc:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cfe:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d00:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d02:	3307      	adds	r3, #7
 8000d04:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8000d06:	4770      	bx	lr
 8000d08:	e000e010 	.word	0xe000e010
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d12:	46de      	mov	lr, fp
 8000d14:	4657      	mov	r7, sl
 8000d16:	464e      	mov	r6, r9
 8000d18:	4645      	mov	r5, r8
 8000d1a:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d1c:	680c      	ldr	r4, [r1, #0]
{
 8000d1e:	468b      	mov	fp, r1
  uint32_t position = 0x00u;
 8000d20:	2300      	movs	r3, #0
{
 8000d22:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d24:	2c00      	cmp	r4, #0
 8000d26:	d068      	beq.n	8000dfa <HAL_GPIO_Init+0xea>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	409a      	lsls	r2, r3
 8000d2c:	4694      	mov	ip, r2
 8000d2e:	4022      	ands	r2, r4
 8000d30:	4692      	mov	sl, r2

    if (iocurrent != 0x00u)
 8000d32:	4662      	mov	r2, ip
 8000d34:	4214      	tst	r4, r2
 8000d36:	d05c      	beq.n	8000df2 <HAL_GPIO_Init+0xe2>
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d38:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d3a:	465a      	mov	r2, fp
 8000d3c:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d3e:	40b9      	lsls	r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d40:	6855      	ldr	r5, [r2, #4]
 8000d42:	2203      	movs	r2, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d44:	43c9      	mvns	r1, r1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d46:	402a      	ands	r2, r5
 8000d48:	1e56      	subs	r6, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d4a:	9100      	str	r1, [sp, #0]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d4c:	2e01      	cmp	r6, #1
 8000d4e:	d95b      	bls.n	8000e08 <HAL_GPIO_Init+0xf8>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d50:	2a03      	cmp	r2, #3
 8000d52:	d000      	beq.n	8000d56 <HAL_GPIO_Init+0x46>
 8000d54:	e0ad      	b.n	8000eb2 <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d56:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8000d58:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d5a:	9900      	ldr	r1, [sp, #0]
 8000d5c:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d5e:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 8000d60:	6002      	str	r2, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d62:	22c0      	movs	r2, #192	@ 0xc0
 8000d64:	0292      	lsls	r2, r2, #10
 8000d66:	4215      	tst	r5, r2
 8000d68:	d043      	beq.n	8000df2 <HAL_GPIO_Init+0xe2>
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d6a:	2703      	movs	r7, #3
 8000d6c:	260f      	movs	r6, #15
 8000d6e:	495d      	ldr	r1, [pc, #372]	@ (8000ee4 <HAL_GPIO_Init+0x1d4>)
 8000d70:	401f      	ands	r7, r3
 8000d72:	468c      	mov	ip, r1
 8000d74:	00ff      	lsls	r7, r7, #3
 8000d76:	40be      	lsls	r6, r7
        temp = EXTI->EXTICR[position >> 2u];
 8000d78:	089a      	lsrs	r2, r3, #2
 8000d7a:	0092      	lsls	r2, r2, #2
 8000d7c:	4462      	add	r2, ip
 8000d7e:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d80:	43b1      	bics	r1, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d82:	26a0      	movs	r6, #160	@ 0xa0
 8000d84:	05f6      	lsls	r6, r6, #23
 8000d86:	42b0      	cmp	r0, r6
 8000d88:	d00e      	beq.n	8000da8 <HAL_GPIO_Init+0x98>
 8000d8a:	4e57      	ldr	r6, [pc, #348]	@ (8000ee8 <HAL_GPIO_Init+0x1d8>)
 8000d8c:	42b0      	cmp	r0, r6
 8000d8e:	d100      	bne.n	8000d92 <HAL_GPIO_Init+0x82>
 8000d90:	e0a0      	b.n	8000ed4 <HAL_GPIO_Init+0x1c4>
 8000d92:	4e56      	ldr	r6, [pc, #344]	@ (8000eec <HAL_GPIO_Init+0x1dc>)
 8000d94:	42b0      	cmp	r0, r6
 8000d96:	d100      	bne.n	8000d9a <HAL_GPIO_Init+0x8a>
 8000d98:	e0a0      	b.n	8000edc <HAL_GPIO_Init+0x1cc>
 8000d9a:	4e55      	ldr	r6, [pc, #340]	@ (8000ef0 <HAL_GPIO_Init+0x1e0>)
 8000d9c:	42b0      	cmp	r0, r6
 8000d9e:	d100      	bne.n	8000da2 <HAL_GPIO_Init+0x92>
 8000da0:	e094      	b.n	8000ecc <HAL_GPIO_Init+0x1bc>
 8000da2:	2605      	movs	r6, #5
 8000da4:	40be      	lsls	r6, r7
 8000da6:	4331      	orrs	r1, r6
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000da8:	2680      	movs	r6, #128	@ 0x80
        EXTI->EXTICR[position >> 2u] = temp;
 8000daa:	6611      	str	r1, [r2, #96]	@ 0x60
        temp &= ~(iocurrent);
 8000dac:	4651      	mov	r1, sl
        temp = EXTI->RTSR1;
 8000dae:	4a4d      	ldr	r2, [pc, #308]	@ (8000ee4 <HAL_GPIO_Init+0x1d4>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000db0:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8000db2:	43c9      	mvns	r1, r1
        temp = EXTI->RTSR1;
 8000db4:	6812      	ldr	r2, [r2, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000db6:	4235      	tst	r5, r6
 8000db8:	d000      	beq.n	8000dbc <HAL_GPIO_Init+0xac>
 8000dba:	e077      	b.n	8000eac <HAL_GPIO_Init+0x19c>
        temp &= ~(iocurrent);
 8000dbc:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8000dbe:	4e49      	ldr	r6, [pc, #292]	@ (8000ee4 <HAL_GPIO_Init+0x1d4>)
 8000dc0:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
 8000dc2:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dc4:	2680      	movs	r6, #128	@ 0x80
 8000dc6:	03b6      	lsls	r6, r6, #14
 8000dc8:	4235      	tst	r5, r6
 8000dca:	d16c      	bne.n	8000ea6 <HAL_GPIO_Init+0x196>
        temp &= ~(iocurrent);
 8000dcc:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8000dce:	4e45      	ldr	r6, [pc, #276]	@ (8000ee4 <HAL_GPIO_Init+0x1d4>)
 8000dd0:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000dd2:	2284      	movs	r2, #132	@ 0x84
 8000dd4:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000dd6:	03af      	lsls	r7, r5, #14
 8000dd8:	d462      	bmi.n	8000ea0 <HAL_GPIO_Init+0x190>
        temp &= ~(iocurrent);
 8000dda:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8000ddc:	2784      	movs	r7, #132	@ 0x84
 8000dde:	4e41      	ldr	r6, [pc, #260]	@ (8000ee4 <HAL_GPIO_Init+0x1d4>)
 8000de0:	51f2      	str	r2, [r6, r7]

        temp = EXTI->IMR1;
 8000de2:	2280      	movs	r2, #128	@ 0x80
 8000de4:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000de6:	03ed      	lsls	r5, r5, #15
 8000de8:	d456      	bmi.n	8000e98 <HAL_GPIO_Init+0x188>
        temp &= ~(iocurrent);
 8000dea:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8000dec:	2180      	movs	r1, #128	@ 0x80
 8000dee:	4d3d      	ldr	r5, [pc, #244]	@ (8000ee4 <HAL_GPIO_Init+0x1d4>)
 8000df0:	506a      	str	r2, [r5, r1]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df2:	0022      	movs	r2, r4
      }
    }

    position++;
 8000df4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df6:	40da      	lsrs	r2, r3
 8000df8:	d196      	bne.n	8000d28 <HAL_GPIO_Init+0x18>
  }
}
 8000dfa:	b003      	add	sp, #12
 8000dfc:	bcf0      	pop	{r4, r5, r6, r7}
 8000dfe:	46bb      	mov	fp, r7
 8000e00:	46b2      	mov	sl, r6
 8000e02:	46a9      	mov	r9, r5
 8000e04:	46a0      	mov	r8, r4
 8000e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8000e08:	6881      	ldr	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e0a:	000e      	movs	r6, r1
 8000e0c:	9900      	ldr	r1, [sp, #0]
 8000e0e:	400e      	ands	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e10:	4659      	mov	r1, fp
 8000e12:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e14:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e16:	000e      	movs	r6, r1
 8000e18:	40be      	lsls	r6, r7
 8000e1a:	46b0      	mov	r8, r6
 8000e1c:	464e      	mov	r6, r9
 8000e1e:	4641      	mov	r1, r8
 8000e20:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 8000e22:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000e24:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e26:	000e      	movs	r6, r1
 8000e28:	4661      	mov	r1, ip
 8000e2a:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e2c:	0929      	lsrs	r1, r5, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e2e:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e30:	000e      	movs	r6, r1
 8000e32:	2101      	movs	r1, #1
 8000e34:	400e      	ands	r6, r1
 8000e36:	409e      	lsls	r6, r3
 8000e38:	46b4      	mov	ip, r6
 8000e3a:	4646      	mov	r6, r8
 8000e3c:	4661      	mov	r1, ip
 8000e3e:	430e      	orrs	r6, r1
        GPIOx->OTYPER = temp;
 8000e40:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8000e42:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e44:	000e      	movs	r6, r1
 8000e46:	9900      	ldr	r1, [sp, #0]
 8000e48:	400e      	ands	r6, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e4a:	4659      	mov	r1, fp
 8000e4c:	6889      	ldr	r1, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e4e:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e50:	000e      	movs	r6, r1
 8000e52:	40be      	lsls	r6, r7
 8000e54:	46b4      	mov	ip, r6
 8000e56:	4646      	mov	r6, r8
 8000e58:	4661      	mov	r1, ip
 8000e5a:	430e      	orrs	r6, r1
        GPIOx->PUPDR = temp;
 8000e5c:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5e:	2a02      	cmp	r2, #2
 8000e60:	d000      	beq.n	8000e64 <HAL_GPIO_Init+0x154>
 8000e62:	e778      	b.n	8000d56 <HAL_GPIO_Init+0x46>
        temp = GPIOx->AFR[position >> 3u];
 8000e64:	08d9      	lsrs	r1, r3, #3
 8000e66:	0089      	lsls	r1, r1, #2
 8000e68:	468c      	mov	ip, r1
 8000e6a:	4484      	add	ip, r0
 8000e6c:	4661      	mov	r1, ip
 8000e6e:	6a0e      	ldr	r6, [r1, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e70:	2107      	movs	r1, #7
 8000e72:	4019      	ands	r1, r3
 8000e74:	0089      	lsls	r1, r1, #2
 8000e76:	4688      	mov	r8, r1
        temp = GPIOx->AFR[position >> 3u];
 8000e78:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e7a:	210f      	movs	r1, #15
 8000e7c:	4646      	mov	r6, r8
 8000e7e:	40b1      	lsls	r1, r6
 8000e80:	9e01      	ldr	r6, [sp, #4]
 8000e82:	438e      	bics	r6, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e84:	4659      	mov	r1, fp
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e86:	9601      	str	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e88:	4646      	mov	r6, r8
 8000e8a:	6909      	ldr	r1, [r1, #16]
 8000e8c:	40b1      	lsls	r1, r6
 8000e8e:	9e01      	ldr	r6, [sp, #4]
 8000e90:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3u] = temp;
 8000e92:	4661      	mov	r1, ip
 8000e94:	620e      	str	r6, [r1, #32]
 8000e96:	e75e      	b.n	8000d56 <HAL_GPIO_Init+0x46>
          temp |= iocurrent;
 8000e98:	4651      	mov	r1, sl
 8000e9a:	4311      	orrs	r1, r2
 8000e9c:	000a      	movs	r2, r1
 8000e9e:	e7a5      	b.n	8000dec <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 8000ea0:	4656      	mov	r6, sl
 8000ea2:	4332      	orrs	r2, r6
 8000ea4:	e79a      	b.n	8000ddc <HAL_GPIO_Init+0xcc>
          temp |= iocurrent;
 8000ea6:	4656      	mov	r6, sl
 8000ea8:	4332      	orrs	r2, r6
 8000eaa:	e790      	b.n	8000dce <HAL_GPIO_Init+0xbe>
          temp |= iocurrent;
 8000eac:	4656      	mov	r6, sl
 8000eae:	4332      	orrs	r2, r6
 8000eb0:	e785      	b.n	8000dbe <HAL_GPIO_Init+0xae>
 8000eb2:	000e      	movs	r6, r1
        temp = GPIOx->PUPDR;
 8000eb4:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000eb6:	4031      	ands	r1, r6
 8000eb8:	4688      	mov	r8, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000eba:	4659      	mov	r1, fp
 8000ebc:	6889      	ldr	r1, [r1, #8]
 8000ebe:	40b9      	lsls	r1, r7
 8000ec0:	468c      	mov	ip, r1
 8000ec2:	4641      	mov	r1, r8
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	4331      	orrs	r1, r6
        GPIOx->PUPDR = temp;
 8000ec8:	60c1      	str	r1, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eca:	e744      	b.n	8000d56 <HAL_GPIO_Init+0x46>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000ecc:	2603      	movs	r6, #3
 8000ece:	40be      	lsls	r6, r7
 8000ed0:	4331      	orrs	r1, r6
 8000ed2:	e769      	b.n	8000da8 <HAL_GPIO_Init+0x98>
 8000ed4:	2601      	movs	r6, #1
 8000ed6:	40be      	lsls	r6, r7
 8000ed8:	4331      	orrs	r1, r6
 8000eda:	e765      	b.n	8000da8 <HAL_GPIO_Init+0x98>
 8000edc:	2602      	movs	r6, #2
 8000ede:	40be      	lsls	r6, r7
 8000ee0:	4331      	orrs	r1, r6
 8000ee2:	e761      	b.n	8000da8 <HAL_GPIO_Init+0x98>
 8000ee4:	40021800 	.word	0x40021800
 8000ee8:	50000400 	.word	0x50000400
 8000eec:	50000800 	.word	0x50000800
 8000ef0:	50000c00 	.word	0x50000c00

08000ef4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ef4:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ef6:	4c13      	ldr	r4, [pc, #76]	@ (8000f44 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8000ef8:	4a13      	ldr	r2, [pc, #76]	@ (8000f48 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8000efa:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000efc:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000efe:	4013      	ands	r3, r2
 8000f00:	4303      	orrs	r3, r0
 8000f02:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f04:	2380      	movs	r3, #128	@ 0x80
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	4298      	cmp	r0, r3
 8000f0a:	d001      	beq.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 8000f0c:	0028      	movs	r0, r5
 8000f0e:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000f10:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <HAL_PWREx_ControlVoltageScaling+0x58>)
 8000f12:	490f      	ldr	r1, [pc, #60]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0x5c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	0058      	lsls	r0, r3, #1
 8000f18:	18c0      	adds	r0, r0, r3
 8000f1a:	0040      	lsls	r0, r0, #1
 8000f1c:	f7ff f8f0 	bl	8000100 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f20:	2280      	movs	r2, #128	@ 0x80
 8000f22:	6963      	ldr	r3, [r4, #20]
 8000f24:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000f26:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f28:	4213      	tst	r3, r2
 8000f2a:	d102      	bne.n	8000f32 <HAL_PWREx_ControlVoltageScaling+0x3e>
 8000f2c:	e7ee      	b.n	8000f0c <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 8000f2e:	2800      	cmp	r0, #0
 8000f30:	d005      	beq.n	8000f3e <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f32:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 8000f34:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f36:	4213      	tst	r3, r2
 8000f38:	d1f9      	bne.n	8000f2e <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 8000f3a:	2500      	movs	r5, #0
 8000f3c:	e7e6      	b.n	8000f0c <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8000f3e:	2503      	movs	r5, #3
 8000f40:	e7e4      	b.n	8000f0c <HAL_PWREx_ControlVoltageScaling+0x18>
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	40007000 	.word	0x40007000
 8000f48:	fffff9ff 	.word	0xfffff9ff
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	000f4240 	.word	0x000f4240

08000f54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f56:	46ce      	mov	lr, r9
 8000f58:	4647      	mov	r7, r8
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	0004      	movs	r4, r0
 8000f5e:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f60:	2800      	cmp	r0, #0
 8000f62:	d027      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x60>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f64:	6803      	ldr	r3, [r0, #0]
 8000f66:	07da      	lsls	r2, r3, #31
 8000f68:	d511      	bpl.n	8000f8e <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f6a:	2238      	movs	r2, #56	@ 0x38
 8000f6c:	49c0      	ldr	r1, [pc, #768]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8000f6e:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f70:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f72:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f74:	2a10      	cmp	r2, #16
 8000f76:	d100      	bne.n	8000f7a <HAL_RCC_OscConfig+0x26>
 8000f78:	e0cc      	b.n	8001114 <HAL_RCC_OscConfig+0x1c0>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000f7a:	2a08      	cmp	r2, #8
 8000f7c:	d000      	beq.n	8000f80 <HAL_RCC_OscConfig+0x2c>
 8000f7e:	e0cd      	b.n	800111c <HAL_RCC_OscConfig+0x1c8>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f80:	4abb      	ldr	r2, [pc, #748]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8000f82:	6812      	ldr	r2, [r2, #0]
 8000f84:	0392      	lsls	r2, r2, #14
 8000f86:	d502      	bpl.n	8000f8e <HAL_RCC_OscConfig+0x3a>
 8000f88:	6862      	ldr	r2, [r4, #4]
 8000f8a:	2a00      	cmp	r2, #0
 8000f8c:	d012      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f8e:	079a      	lsls	r2, r3, #30
 8000f90:	d532      	bpl.n	8000ff8 <HAL_RCC_OscConfig+0xa4>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f92:	2338      	movs	r3, #56	@ 0x38
 8000f94:	4ab6      	ldr	r2, [pc, #728]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8000f96:	6891      	ldr	r1, [r2, #8]
 8000f98:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f9a:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000f9c:	2b10      	cmp	r3, #16
 8000f9e:	d100      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x4e>
 8000fa0:	e10b      	b.n	80011ba <HAL_RCC_OscConfig+0x266>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d000      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x54>
 8000fa6:	e10d      	b.n	80011c4 <HAL_RCC_OscConfig+0x270>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fa8:	6813      	ldr	r3, [r2, #0]
 8000faa:	055b      	lsls	r3, r3, #21
 8000fac:	d508      	bpl.n	8000fc0 <HAL_RCC_OscConfig+0x6c>
 8000fae:	68e3      	ldr	r3, [r4, #12]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d105      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x6c>
    return HAL_ERROR;
 8000fb4:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8000fb6:	b003      	add	sp, #12
 8000fb8:	bcc0      	pop	{r6, r7}
 8000fba:	46b9      	mov	r9, r7
 8000fbc:	46b0      	mov	r8, r6
 8000fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc0:	6851      	ldr	r1, [r2, #4]
 8000fc2:	6963      	ldr	r3, [r4, #20]
 8000fc4:	48ab      	ldr	r0, [pc, #684]	@ (8001274 <HAL_RCC_OscConfig+0x320>)
 8000fc6:	021b      	lsls	r3, r3, #8
 8000fc8:	4001      	ands	r1, r0
 8000fca:	430b      	orrs	r3, r1
 8000fcc:	6053      	str	r3, [r2, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000fce:	4aa8      	ldr	r2, [pc, #672]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8000fd0:	49a9      	ldr	r1, [pc, #676]	@ (8001278 <HAL_RCC_OscConfig+0x324>)
 8000fd2:	6813      	ldr	r3, [r2, #0]
 8000fd4:	400b      	ands	r3, r1
 8000fd6:	6921      	ldr	r1, [r4, #16]
 8000fd8:	430b      	orrs	r3, r1
 8000fda:	6013      	str	r3, [r2, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000fdc:	6813      	ldr	r3, [r2, #0]
 8000fde:	4aa7      	ldr	r2, [pc, #668]	@ (800127c <HAL_RCC_OscConfig+0x328>)
 8000fe0:	049b      	lsls	r3, r3, #18
 8000fe2:	0f5b      	lsrs	r3, r3, #29
 8000fe4:	40da      	lsrs	r2, r3
 8000fe6:	49a6      	ldr	r1, [pc, #664]	@ (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000fe8:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000fea:	4ba6      	ldr	r3, [pc, #664]	@ (8001284 <HAL_RCC_OscConfig+0x330>)
 8000fec:	6818      	ldr	r0, [r3, #0]
 8000fee:	f7ff fdf3 	bl	8000bd8 <HAL_InitTick>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	d1de      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x60>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	071a      	lsls	r2, r3, #28
 8000ffa:	d46d      	bmi.n	80010d8 <HAL_RCC_OscConfig+0x184>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ffc:	075b      	lsls	r3, r3, #29
 8000ffe:	d545      	bpl.n	800108c <HAL_RCC_OscConfig+0x138>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001000:	2338      	movs	r3, #56	@ 0x38
 8001002:	4a9b      	ldr	r2, [pc, #620]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8001004:	6891      	ldr	r1, [r2, #8]
 8001006:	400b      	ands	r3, r1
 8001008:	2b20      	cmp	r3, #32
 800100a:	d100      	bne.n	800100e <HAL_RCC_OscConfig+0xba>
 800100c:	e0cc      	b.n	80011a8 <HAL_RCC_OscConfig+0x254>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800100e:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001010:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001012:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001014:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8001016:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001018:	4219      	tst	r1, r3
 800101a:	d108      	bne.n	800102e <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_PWR_CLK_ENABLE();
 800101c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800101e:	4319      	orrs	r1, r3
 8001020:	63d1      	str	r1, [r2, #60]	@ 0x3c
 8001022:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001024:	4013      	ands	r3, r2
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 800102a:	2301      	movs	r3, #1
 800102c:	4699      	mov	r9, r3
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800102e:	2780      	movs	r7, #128	@ 0x80
 8001030:	4e95      	ldr	r6, [pc, #596]	@ (8001288 <HAL_RCC_OscConfig+0x334>)
 8001032:	007f      	lsls	r7, r7, #1
 8001034:	6833      	ldr	r3, [r6, #0]
 8001036:	423b      	tst	r3, r7
 8001038:	d100      	bne.n	800103c <HAL_RCC_OscConfig+0xe8>
 800103a:	e0ff      	b.n	800123c <HAL_RCC_OscConfig+0x2e8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800103c:	68a3      	ldr	r3, [r4, #8]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d100      	bne.n	8001044 <HAL_RCC_OscConfig+0xf0>
 8001042:	e0e5      	b.n	8001210 <HAL_RCC_OscConfig+0x2bc>
 8001044:	2b05      	cmp	r3, #5
 8001046:	d100      	bne.n	800104a <HAL_RCC_OscConfig+0xf6>
 8001048:	e1c8      	b.n	80013dc <HAL_RCC_OscConfig+0x488>
 800104a:	2101      	movs	r1, #1
 800104c:	4e88      	ldr	r6, [pc, #544]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 800104e:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8001050:	438a      	bics	r2, r1
 8001052:	65f2      	str	r2, [r6, #92]	@ 0x5c
 8001054:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8001056:	3103      	adds	r1, #3
 8001058:	438a      	bics	r2, r1
 800105a:	65f2      	str	r2, [r6, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800105c:	2b00      	cmp	r3, #0
 800105e:	d000      	beq.n	8001062 <HAL_RCC_OscConfig+0x10e>
 8001060:	e0da      	b.n	8001218 <HAL_RCC_OscConfig+0x2c4>
        tickstart = HAL_GetTick();
 8001062:	f7ff fdff 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001066:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8001068:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800106a:	4698      	mov	r8, r3
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800106c:	4d87      	ldr	r5, [pc, #540]	@ (800128c <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800106e:	e005      	b.n	800107c <HAL_RCC_OscConfig+0x128>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001070:	f7ff fdf8 	bl	8000c64 <HAL_GetTick>
 8001074:	1bc0      	subs	r0, r0, r7
 8001076:	42a8      	cmp	r0, r5
 8001078:	d900      	bls.n	800107c <HAL_RCC_OscConfig+0x128>
 800107a:	e0ee      	b.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800107c:	4642      	mov	r2, r8
 800107e:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8001080:	421a      	tst	r2, r3
 8001082:	d1f5      	bne.n	8001070 <HAL_RCC_OscConfig+0x11c>
      if (pwrclkchanged == SET)
 8001084:	464b      	mov	r3, r9
 8001086:	2b01      	cmp	r3, #1
 8001088:	d100      	bne.n	800108c <HAL_RCC_OscConfig+0x138>
 800108a:	e163      	b.n	8001354 <HAL_RCC_OscConfig+0x400>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800108c:	69e3      	ldr	r3, [r4, #28]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d020      	beq.n	80010d4 <HAL_RCC_OscConfig+0x180>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001092:	2238      	movs	r2, #56	@ 0x38
 8001094:	4d76      	ldr	r5, [pc, #472]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8001096:	68a9      	ldr	r1, [r5, #8]
 8001098:	400a      	ands	r2, r1
 800109a:	2a10      	cmp	r2, #16
 800109c:	d100      	bne.n	80010a0 <HAL_RCC_OscConfig+0x14c>
 800109e:	e11d      	b.n	80012dc <HAL_RCC_OscConfig+0x388>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d100      	bne.n	80010a6 <HAL_RCC_OscConfig+0x152>
 80010a4:	e15c      	b.n	8001360 <HAL_RCC_OscConfig+0x40c>
        __HAL_RCC_PLL_DISABLE();
 80010a6:	682b      	ldr	r3, [r5, #0]
 80010a8:	4a79      	ldr	r2, [pc, #484]	@ (8001290 <HAL_RCC_OscConfig+0x33c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010aa:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80010ac:	4013      	ands	r3, r2
 80010ae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010b0:	f7ff fdd8 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010b4:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 80010b6:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010b8:	e005      	b.n	80010c6 <HAL_RCC_OscConfig+0x172>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ba:	f7ff fdd3 	bl	8000c64 <HAL_GetTick>
 80010be:	1b00      	subs	r0, r0, r4
 80010c0:	2802      	cmp	r0, #2
 80010c2:	d900      	bls.n	80010c6 <HAL_RCC_OscConfig+0x172>
 80010c4:	e0c9      	b.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010c6:	682b      	ldr	r3, [r5, #0]
 80010c8:	4233      	tst	r3, r6
 80010ca:	d1f6      	bne.n	80010ba <HAL_RCC_OscConfig+0x166>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80010cc:	68eb      	ldr	r3, [r5, #12]
 80010ce:	4a71      	ldr	r2, [pc, #452]	@ (8001294 <HAL_RCC_OscConfig+0x340>)
 80010d0:	4013      	ands	r3, r2
 80010d2:	60eb      	str	r3, [r5, #12]
  return HAL_OK;
 80010d4:	2000      	movs	r0, #0
 80010d6:	e76e      	b.n	8000fb6 <HAL_RCC_OscConfig+0x62>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80010d8:	2238      	movs	r2, #56	@ 0x38
 80010da:	4d65      	ldr	r5, [pc, #404]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 80010dc:	68a9      	ldr	r1, [r5, #8]
 80010de:	400a      	ands	r2, r1
 80010e0:	2a18      	cmp	r2, #24
 80010e2:	d043      	beq.n	800116c <HAL_RCC_OscConfig+0x218>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010e4:	69a3      	ldr	r3, [r4, #24]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d100      	bne.n	80010ec <HAL_RCC_OscConfig+0x198>
 80010ea:	e0b8      	b.n	800125e <HAL_RCC_OscConfig+0x30a>
        __HAL_RCC_LSI_ENABLE();
 80010ec:	2201      	movs	r2, #1
 80010ee:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010f0:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80010f2:	4313      	orrs	r3, r2
 80010f4:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80010f6:	f7ff fdb5 	bl	8000c64 <HAL_GetTick>
 80010fa:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010fc:	e005      	b.n	800110a <HAL_RCC_OscConfig+0x1b6>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010fe:	f7ff fdb1 	bl	8000c64 <HAL_GetTick>
 8001102:	1b80      	subs	r0, r0, r6
 8001104:	2802      	cmp	r0, #2
 8001106:	d900      	bls.n	800110a <HAL_RCC_OscConfig+0x1b6>
 8001108:	e0a7      	b.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800110a:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800110c:	421f      	tst	r7, r3
 800110e:	d0f6      	beq.n	80010fe <HAL_RCC_OscConfig+0x1aa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001110:	6823      	ldr	r3, [r4, #0]
 8001112:	e773      	b.n	8000ffc <HAL_RCC_OscConfig+0xa8>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001114:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001116:	0789      	lsls	r1, r1, #30
 8001118:	d100      	bne.n	800111c <HAL_RCC_OscConfig+0x1c8>
 800111a:	e731      	b.n	8000f80 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800111c:	2280      	movs	r2, #128	@ 0x80
 800111e:	6863      	ldr	r3, [r4, #4]
 8001120:	0252      	lsls	r2, r2, #9
 8001122:	4293      	cmp	r3, r2
 8001124:	d02b      	beq.n	800117e <HAL_RCC_OscConfig+0x22a>
 8001126:	21a0      	movs	r1, #160	@ 0xa0
 8001128:	02c9      	lsls	r1, r1, #11
 800112a:	428b      	cmp	r3, r1
 800112c:	d100      	bne.n	8001130 <HAL_RCC_OscConfig+0x1dc>
 800112e:	e0fc      	b.n	800132a <HAL_RCC_OscConfig+0x3d6>
 8001130:	4d4f      	ldr	r5, [pc, #316]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8001132:	4959      	ldr	r1, [pc, #356]	@ (8001298 <HAL_RCC_OscConfig+0x344>)
 8001134:	682a      	ldr	r2, [r5, #0]
 8001136:	400a      	ands	r2, r1
 8001138:	602a      	str	r2, [r5, #0]
 800113a:	682a      	ldr	r2, [r5, #0]
 800113c:	4957      	ldr	r1, [pc, #348]	@ (800129c <HAL_RCC_OscConfig+0x348>)
 800113e:	400a      	ands	r2, r1
 8001140:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001142:	2b00      	cmp	r3, #0
 8001144:	d11f      	bne.n	8001186 <HAL_RCC_OscConfig+0x232>
        tickstart = HAL_GetTick();
 8001146:	f7ff fd8d 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800114a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800114c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800114e:	02bf      	lsls	r7, r7, #10
 8001150:	e004      	b.n	800115c <HAL_RCC_OscConfig+0x208>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001152:	f7ff fd87 	bl	8000c64 <HAL_GetTick>
 8001156:	1b80      	subs	r0, r0, r6
 8001158:	2864      	cmp	r0, #100	@ 0x64
 800115a:	d87e      	bhi.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800115c:	682b      	ldr	r3, [r5, #0]
 800115e:	423b      	tst	r3, r7
 8001160:	d1f7      	bne.n	8001152 <HAL_RCC_OscConfig+0x1fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001162:	6823      	ldr	r3, [r4, #0]
 8001164:	079a      	lsls	r2, r3, #30
 8001166:	d400      	bmi.n	800116a <HAL_RCC_OscConfig+0x216>
 8001168:	e746      	b.n	8000ff8 <HAL_RCC_OscConfig+0xa4>
 800116a:	e712      	b.n	8000f92 <HAL_RCC_OscConfig+0x3e>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800116c:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 800116e:	0792      	lsls	r2, r2, #30
 8001170:	d400      	bmi.n	8001174 <HAL_RCC_OscConfig+0x220>
 8001172:	e743      	b.n	8000ffc <HAL_RCC_OscConfig+0xa8>
 8001174:	69a2      	ldr	r2, [r4, #24]
 8001176:	2a00      	cmp	r2, #0
 8001178:	d000      	beq.n	800117c <HAL_RCC_OscConfig+0x228>
 800117a:	e73f      	b.n	8000ffc <HAL_RCC_OscConfig+0xa8>
 800117c:	e71a      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800117e:	4a3c      	ldr	r2, [pc, #240]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8001180:	6811      	ldr	r1, [r2, #0]
 8001182:	430b      	orrs	r3, r1
 8001184:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001186:	f7ff fd6d 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800118a:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 800118c:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800118e:	4f38      	ldr	r7, [pc, #224]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8001190:	02b6      	lsls	r6, r6, #10
 8001192:	e004      	b.n	800119e <HAL_RCC_OscConfig+0x24a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001194:	f7ff fd66 	bl	8000c64 <HAL_GetTick>
 8001198:	1b40      	subs	r0, r0, r5
 800119a:	2864      	cmp	r0, #100	@ 0x64
 800119c:	d85d      	bhi.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	4233      	tst	r3, r6
 80011a2:	d0f7      	beq.n	8001194 <HAL_RCC_OscConfig+0x240>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011a4:	6823      	ldr	r3, [r4, #0]
 80011a6:	e7dd      	b.n	8001164 <HAL_RCC_OscConfig+0x210>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80011a8:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80011aa:	079b      	lsls	r3, r3, #30
 80011ac:	d400      	bmi.n	80011b0 <HAL_RCC_OscConfig+0x25c>
 80011ae:	e76d      	b.n	800108c <HAL_RCC_OscConfig+0x138>
 80011b0:	68a3      	ldr	r3, [r4, #8]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d000      	beq.n	80011b8 <HAL_RCC_OscConfig+0x264>
 80011b6:	e769      	b.n	800108c <HAL_RCC_OscConfig+0x138>
 80011b8:	e6fc      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011ba:	3b0d      	subs	r3, #13
 80011bc:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d100      	bne.n	80011c4 <HAL_RCC_OscConfig+0x270>
 80011c2:	e0bc      	b.n	800133e <HAL_RCC_OscConfig+0x3ea>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011c4:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011c6:	4d2a      	ldr	r5, [pc, #168]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d073      	beq.n	80012b4 <HAL_RCC_OscConfig+0x360>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011cc:	682b      	ldr	r3, [r5, #0]
 80011ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001278 <HAL_RCC_OscConfig+0x324>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011d0:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011d2:	4013      	ands	r3, r2
 80011d4:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011d6:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011d8:	4313      	orrs	r3, r2
 80011da:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 80011dc:	2380      	movs	r3, #128	@ 0x80
 80011de:	682a      	ldr	r2, [r5, #0]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4313      	orrs	r3, r2
 80011e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80011e6:	f7ff fd3d 	bl	8000c64 <HAL_GetTick>
 80011ea:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011ec:	e004      	b.n	80011f8 <HAL_RCC_OscConfig+0x2a4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011ee:	f7ff fd39 	bl	8000c64 <HAL_GetTick>
 80011f2:	1b80      	subs	r0, r0, r6
 80011f4:	2802      	cmp	r0, #2
 80011f6:	d830      	bhi.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011f8:	682b      	ldr	r3, [r5, #0]
 80011fa:	423b      	tst	r3, r7
 80011fc:	d0f7      	beq.n	80011ee <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011fe:	686a      	ldr	r2, [r5, #4]
 8001200:	6963      	ldr	r3, [r4, #20]
 8001202:	491c      	ldr	r1, [pc, #112]	@ (8001274 <HAL_RCC_OscConfig+0x320>)
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	400a      	ands	r2, r1
 8001208:	4313      	orrs	r3, r2
 800120a:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800120c:	6823      	ldr	r3, [r4, #0]
 800120e:	e6f3      	b.n	8000ff8 <HAL_RCC_OscConfig+0xa4>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001210:	4917      	ldr	r1, [pc, #92]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
 8001212:	6dca      	ldr	r2, [r1, #92]	@ 0x5c
 8001214:	4313      	orrs	r3, r2
 8001216:	65cb      	str	r3, [r1, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8001218:	f7ff fd24 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800121c:	4b14      	ldr	r3, [pc, #80]	@ (8001270 <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 800121e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001220:	4698      	mov	r8, r3
 8001222:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001224:	4d19      	ldr	r5, [pc, #100]	@ (800128c <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001226:	e004      	b.n	8001232 <HAL_RCC_OscConfig+0x2de>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001228:	f7ff fd1c 	bl	8000c64 <HAL_GetTick>
 800122c:	1b80      	subs	r0, r0, r6
 800122e:	42a8      	cmp	r0, r5
 8001230:	d813      	bhi.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001232:	4643      	mov	r3, r8
 8001234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001236:	421f      	tst	r7, r3
 8001238:	d0f6      	beq.n	8001228 <HAL_RCC_OscConfig+0x2d4>
 800123a:	e723      	b.n	8001084 <HAL_RCC_OscConfig+0x130>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800123c:	6833      	ldr	r3, [r6, #0]
 800123e:	433b      	orrs	r3, r7
 8001240:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001242:	f7ff fd0f 	bl	8000c64 <HAL_GetTick>
 8001246:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001248:	6833      	ldr	r3, [r6, #0]
 800124a:	423b      	tst	r3, r7
 800124c:	d000      	beq.n	8001250 <HAL_RCC_OscConfig+0x2fc>
 800124e:	e6f5      	b.n	800103c <HAL_RCC_OscConfig+0xe8>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001250:	f7ff fd08 	bl	8000c64 <HAL_GetTick>
 8001254:	1b40      	subs	r0, r0, r5
 8001256:	2802      	cmp	r0, #2
 8001258:	d9f6      	bls.n	8001248 <HAL_RCC_OscConfig+0x2f4>
            return HAL_TIMEOUT;
 800125a:	2003      	movs	r0, #3
 800125c:	e6ab      	b.n	8000fb6 <HAL_RCC_OscConfig+0x62>
        __HAL_RCC_LSI_DISABLE();
 800125e:	2201      	movs	r2, #1
 8001260:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001262:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001264:	4393      	bics	r3, r2
 8001266:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001268:	f7ff fcfc 	bl	8000c64 <HAL_GetTick>
 800126c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800126e:	e01c      	b.n	80012aa <HAL_RCC_OscConfig+0x356>
 8001270:	40021000 	.word	0x40021000
 8001274:	ffff80ff 	.word	0xffff80ff
 8001278:	ffffc7ff 	.word	0xffffc7ff
 800127c:	00f42400 	.word	0x00f42400
 8001280:	20000000 	.word	0x20000000
 8001284:	20000008 	.word	0x20000008
 8001288:	40007000 	.word	0x40007000
 800128c:	00001388 	.word	0x00001388
 8001290:	feffffff 	.word	0xfeffffff
 8001294:	effefffc 	.word	0xeffefffc
 8001298:	fffeffff 	.word	0xfffeffff
 800129c:	fffbffff 	.word	0xfffbffff
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a0:	f7ff fce0 	bl	8000c64 <HAL_GetTick>
 80012a4:	1b80      	subs	r0, r0, r6
 80012a6:	2802      	cmp	r0, #2
 80012a8:	d8d7      	bhi.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012aa:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80012ac:	421f      	tst	r7, r3
 80012ae:	d1f7      	bne.n	80012a0 <HAL_RCC_OscConfig+0x34c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012b0:	6823      	ldr	r3, [r4, #0]
 80012b2:	e6a3      	b.n	8000ffc <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_HSI_DISABLE();
 80012b4:	682b      	ldr	r3, [r5, #0]
 80012b6:	4a50      	ldr	r2, [pc, #320]	@ (80013f8 <HAL_RCC_OscConfig+0x4a4>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012b8:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 80012ba:	4013      	ands	r3, r2
 80012bc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012be:	f7ff fcd1 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012c2:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 80012c4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012c6:	e004      	b.n	80012d2 <HAL_RCC_OscConfig+0x37e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012c8:	f7ff fccc 	bl	8000c64 <HAL_GetTick>
 80012cc:	1b80      	subs	r0, r0, r6
 80012ce:	2802      	cmp	r0, #2
 80012d0:	d8c3      	bhi.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012d2:	682b      	ldr	r3, [r5, #0]
 80012d4:	423b      	tst	r3, r7
 80012d6:	d1f7      	bne.n	80012c8 <HAL_RCC_OscConfig+0x374>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012d8:	6823      	ldr	r3, [r4, #0]
 80012da:	e68d      	b.n	8000ff8 <HAL_RCC_OscConfig+0xa4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d100      	bne.n	80012e2 <HAL_RCC_OscConfig+0x38e>
 80012e0:	e668      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012e2:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 80012e4:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012e6:	6a21      	ldr	r1, [r4, #32]
 80012e8:	4002      	ands	r2, r0
 80012ea:	428a      	cmp	r2, r1
 80012ec:	d000      	beq.n	80012f0 <HAL_RCC_OscConfig+0x39c>
 80012ee:	e661      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80012f0:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012f2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80012f4:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012f6:	428a      	cmp	r2, r1
 80012f8:	d000      	beq.n	80012fc <HAL_RCC_OscConfig+0x3a8>
 80012fa:	e65b      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012fc:	21fe      	movs	r1, #254	@ 0xfe
 80012fe:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001300:	01c9      	lsls	r1, r1, #7
 8001302:	4001      	ands	r1, r0
 8001304:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001306:	4291      	cmp	r1, r2
 8001308:	d000      	beq.n	800130c <HAL_RCC_OscConfig+0x3b8>
 800130a:	e653      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800130c:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800130e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001310:	0392      	lsls	r2, r2, #14
 8001312:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001314:	428a      	cmp	r2, r1
 8001316:	d000      	beq.n	800131a <HAL_RCC_OscConfig+0x3c6>
 8001318:	e64c      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800131a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800131c:	0f40      	lsrs	r0, r0, #29
 800131e:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001320:	1ac0      	subs	r0, r0, r3
 8001322:	1e43      	subs	r3, r0, #1
 8001324:	4198      	sbcs	r0, r3
 8001326:	b2c0      	uxtb	r0, r0
 8001328:	e645      	b.n	8000fb6 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800132a:	2180      	movs	r1, #128	@ 0x80
 800132c:	4b33      	ldr	r3, [pc, #204]	@ (80013fc <HAL_RCC_OscConfig+0x4a8>)
 800132e:	02c9      	lsls	r1, r1, #11
 8001330:	6818      	ldr	r0, [r3, #0]
 8001332:	4301      	orrs	r1, r0
 8001334:	6019      	str	r1, [r3, #0]
 8001336:	6819      	ldr	r1, [r3, #0]
 8001338:	430a      	orrs	r2, r1
 800133a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800133c:	e723      	b.n	8001186 <HAL_RCC_OscConfig+0x232>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800133e:	6813      	ldr	r3, [r2, #0]
 8001340:	055b      	lsls	r3, r3, #21
 8001342:	d455      	bmi.n	80013f0 <HAL_RCC_OscConfig+0x49c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001344:	6851      	ldr	r1, [r2, #4]
 8001346:	6963      	ldr	r3, [r4, #20]
 8001348:	482d      	ldr	r0, [pc, #180]	@ (8001400 <HAL_RCC_OscConfig+0x4ac>)
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	4001      	ands	r1, r0
 800134e:	430b      	orrs	r3, r1
 8001350:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001352:	e64a      	b.n	8000fea <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_PWR_CLK_DISABLE();
 8001354:	4a29      	ldr	r2, [pc, #164]	@ (80013fc <HAL_RCC_OscConfig+0x4a8>)
 8001356:	492b      	ldr	r1, [pc, #172]	@ (8001404 <HAL_RCC_OscConfig+0x4b0>)
 8001358:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800135a:	400b      	ands	r3, r1
 800135c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800135e:	e695      	b.n	800108c <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_PLL_DISABLE();
 8001360:	682b      	ldr	r3, [r5, #0]
 8001362:	4a29      	ldr	r2, [pc, #164]	@ (8001408 <HAL_RCC_OscConfig+0x4b4>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001364:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001366:	4013      	ands	r3, r2
 8001368:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800136a:	f7ff fc7b 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800136e:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8001370:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001372:	e005      	b.n	8001380 <HAL_RCC_OscConfig+0x42c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001374:	f7ff fc76 	bl	8000c64 <HAL_GetTick>
 8001378:	1b80      	subs	r0, r0, r6
 800137a:	2802      	cmp	r0, #2
 800137c:	d900      	bls.n	8001380 <HAL_RCC_OscConfig+0x42c>
 800137e:	e76c      	b.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001380:	682b      	ldr	r3, [r5, #0]
 8001382:	423b      	tst	r3, r7
 8001384:	d1f6      	bne.n	8001374 <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001386:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001388:	6a23      	ldr	r3, [r4, #32]
 800138a:	68ea      	ldr	r2, [r5, #12]
 800138c:	430b      	orrs	r3, r1
 800138e:	491f      	ldr	r1, [pc, #124]	@ (800140c <HAL_RCC_OscConfig+0x4b8>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001390:	4e1a      	ldr	r6, [pc, #104]	@ (80013fc <HAL_RCC_OscConfig+0x4a8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001392:	400a      	ands	r2, r1
 8001394:	4313      	orrs	r3, r2
 8001396:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001398:	4313      	orrs	r3, r2
 800139a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800139c:	4313      	orrs	r3, r2
 800139e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80013a0:	0212      	lsls	r2, r2, #8
 80013a2:	4313      	orrs	r3, r2
 80013a4:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80013a6:	2380      	movs	r3, #128	@ 0x80
 80013a8:	682a      	ldr	r2, [r5, #0]
 80013aa:	045b      	lsls	r3, r3, #17
 80013ac:	4313      	orrs	r3, r2
 80013ae:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80013b0:	2380      	movs	r3, #128	@ 0x80
 80013b2:	68ea      	ldr	r2, [r5, #12]
 80013b4:	055b      	lsls	r3, r3, #21
 80013b6:	4313      	orrs	r3, r2
 80013b8:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80013ba:	f7ff fc53 	bl	8000c64 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013be:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 80013c0:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013c2:	04ad      	lsls	r5, r5, #18
 80013c4:	e005      	b.n	80013d2 <HAL_RCC_OscConfig+0x47e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013c6:	f7ff fc4d 	bl	8000c64 <HAL_GetTick>
 80013ca:	1b00      	subs	r0, r0, r4
 80013cc:	2802      	cmp	r0, #2
 80013ce:	d900      	bls.n	80013d2 <HAL_RCC_OscConfig+0x47e>
 80013d0:	e743      	b.n	800125a <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013d2:	6833      	ldr	r3, [r6, #0]
 80013d4:	422b      	tst	r3, r5
 80013d6:	d0f6      	beq.n	80013c6 <HAL_RCC_OscConfig+0x472>
  return HAL_OK;
 80013d8:	2000      	movs	r0, #0
 80013da:	e5ec      	b.n	8000fb6 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013dc:	2104      	movs	r1, #4
 80013de:	4b07      	ldr	r3, [pc, #28]	@ (80013fc <HAL_RCC_OscConfig+0x4a8>)
 80013e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80013e2:	430a      	orrs	r2, r1
 80013e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80013e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80013e8:	3903      	subs	r1, #3
 80013ea:	430a      	orrs	r2, r1
 80013ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013ee:	e713      	b.n	8001218 <HAL_RCC_OscConfig+0x2c4>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013f0:	68e3      	ldr	r3, [r4, #12]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1a6      	bne.n	8001344 <HAL_RCC_OscConfig+0x3f0>
 80013f6:	e5dd      	b.n	8000fb4 <HAL_RCC_OscConfig+0x60>
 80013f8:	fffffeff 	.word	0xfffffeff
 80013fc:	40021000 	.word	0x40021000
 8001400:	ffff80ff 	.word	0xffff80ff
 8001404:	efffffff 	.word	0xefffffff
 8001408:	feffffff 	.word	0xfeffffff
 800140c:	1fc1808c 	.word	0x1fc1808c

08001410 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001410:	2338      	movs	r3, #56	@ 0x38
 8001412:	4a1e      	ldr	r2, [pc, #120]	@ (800148c <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8001414:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001416:	6891      	ldr	r1, [r2, #8]
 8001418:	420b      	tst	r3, r1
 800141a:	d105      	bne.n	8001428 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800141c:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800141e:	481c      	ldr	r0, [pc, #112]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001420:	049b      	lsls	r3, r3, #18
 8001422:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001424:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8001426:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001428:	6891      	ldr	r1, [r2, #8]
 800142a:	4019      	ands	r1, r3
 800142c:	2908      	cmp	r1, #8
 800142e:	d014      	beq.n	800145a <HAL_RCC_GetSysClockFreq+0x4a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001430:	6891      	ldr	r1, [r2, #8]
 8001432:	4019      	ands	r1, r3
 8001434:	2910      	cmp	r1, #16
 8001436:	d012      	beq.n	800145e <HAL_RCC_GetSysClockFreq+0x4e>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001438:	6891      	ldr	r1, [r2, #8]
 800143a:	4019      	ands	r1, r3
 800143c:	2920      	cmp	r1, #32
 800143e:	d021      	beq.n	8001484 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001440:	6890      	ldr	r0, [r2, #8]
 8001442:	4018      	ands	r0, r3
    sysclockfreq = LSI_VALUE;
 8001444:	3818      	subs	r0, #24
 8001446:	1e43      	subs	r3, r0, #1
 8001448:	4198      	sbcs	r0, r3
 800144a:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <HAL_RCC_GetSysClockFreq+0x84>)
 800144c:	4240      	negs	r0, r0
 800144e:	4018      	ands	r0, r3
 8001450:	23fa      	movs	r3, #250	@ 0xfa
 8001452:	01db      	lsls	r3, r3, #7
 8001454:	469c      	mov	ip, r3
 8001456:	4460      	add	r0, ip
 8001458:	e7e5      	b.n	8001426 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x80>)
 800145c:	e7e3      	b.n	8001426 <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800145e:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001460:	68d1      	ldr	r1, [r2, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001462:	480b      	ldr	r0, [pc, #44]	@ (8001490 <HAL_RCC_GetSysClockFreq+0x80>)
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001464:	0649      	lsls	r1, r1, #25
 8001466:	0f49      	lsrs	r1, r1, #29
 8001468:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800146a:	68d4      	ldr	r4, [r2, #12]
 800146c:	f7fe fe48 	bl	8000100 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_RCC_GetSysClockFreq+0x7c>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001472:	0464      	lsls	r4, r4, #17
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001474:	68d9      	ldr	r1, [r3, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001476:	0e64      	lsrs	r4, r4, #25
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001478:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800147a:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800147c:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 800147e:	f7fe fe3f 	bl	8000100 <__udivsi3>
  return sysclockfreq;
 8001482:	e7d0      	b.n	8001426 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8001484:	2080      	movs	r0, #128	@ 0x80
 8001486:	0200      	lsls	r0, r0, #8
 8001488:	e7cd      	b.n	8001426 <HAL_RCC_GetSysClockFreq+0x16>
 800148a:	46c0      	nop			@ (mov r8, r8)
 800148c:	40021000 	.word	0x40021000
 8001490:	00f42400 	.word	0x00f42400
 8001494:	ffff8300 	.word	0xffff8300

08001498 <HAL_RCC_ClockConfig>:
{
 8001498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800149a:	46ce      	mov	lr, r9
 800149c:	4647      	mov	r7, r8
 800149e:	0005      	movs	r5, r0
 80014a0:	000c      	movs	r4, r1
 80014a2:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 80014a4:	2800      	cmp	r0, #0
 80014a6:	d026      	beq.n	80014f6 <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014a8:	2207      	movs	r2, #7
 80014aa:	4e57      	ldr	r6, [pc, #348]	@ (8001608 <HAL_RCC_ClockConfig+0x170>)
 80014ac:	6833      	ldr	r3, [r6, #0]
 80014ae:	4013      	ands	r3, r2
 80014b0:	428b      	cmp	r3, r1
 80014b2:	d35e      	bcc.n	8001572 <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014b4:	682b      	ldr	r3, [r5, #0]
 80014b6:	079a      	lsls	r2, r3, #30
 80014b8:	d50e      	bpl.n	80014d8 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014ba:	075a      	lsls	r2, r3, #29
 80014bc:	d505      	bpl.n	80014ca <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014be:	22e0      	movs	r2, #224	@ 0xe0
 80014c0:	4952      	ldr	r1, [pc, #328]	@ (800160c <HAL_RCC_ClockConfig+0x174>)
 80014c2:	01d2      	lsls	r2, r2, #7
 80014c4:	6888      	ldr	r0, [r1, #8]
 80014c6:	4302      	orrs	r2, r0
 80014c8:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014ca:	4950      	ldr	r1, [pc, #320]	@ (800160c <HAL_RCC_ClockConfig+0x174>)
 80014cc:	4850      	ldr	r0, [pc, #320]	@ (8001610 <HAL_RCC_ClockConfig+0x178>)
 80014ce:	688a      	ldr	r2, [r1, #8]
 80014d0:	4002      	ands	r2, r0
 80014d2:	68a8      	ldr	r0, [r5, #8]
 80014d4:	4302      	orrs	r2, r0
 80014d6:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014d8:	07db      	lsls	r3, r3, #31
 80014da:	d52b      	bpl.n	8001534 <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014dc:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014de:	4a4b      	ldr	r2, [pc, #300]	@ (800160c <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d100      	bne.n	80014e6 <HAL_RCC_ClockConfig+0x4e>
 80014e4:	e07c      	b.n	80015e0 <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d007      	beq.n	80014fa <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d000      	beq.n	80014f0 <HAL_RCC_ClockConfig+0x58>
 80014ee:	e07d      	b.n	80015ec <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014f0:	6812      	ldr	r2, [r2, #0]
 80014f2:	0552      	lsls	r2, r2, #21
 80014f4:	d404      	bmi.n	8001500 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 80014f6:	2001      	movs	r0, #1
 80014f8:	e037      	b.n	800156a <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014fa:	6812      	ldr	r2, [r2, #0]
 80014fc:	0192      	lsls	r2, r2, #6
 80014fe:	d5fa      	bpl.n	80014f6 <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001500:	2107      	movs	r1, #7
 8001502:	4e42      	ldr	r6, [pc, #264]	@ (800160c <HAL_RCC_ClockConfig+0x174>)
 8001504:	68b2      	ldr	r2, [r6, #8]
 8001506:	438a      	bics	r2, r1
 8001508:	4313      	orrs	r3, r2
 800150a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800150c:	f7ff fbaa 	bl	8000c64 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001510:	2338      	movs	r3, #56	@ 0x38
 8001512:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001514:	4b3f      	ldr	r3, [pc, #252]	@ (8001614 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8001516:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001518:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800151a:	e004      	b.n	8001526 <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800151c:	f7ff fba2 	bl	8000c64 <HAL_GetTick>
 8001520:	1bc0      	subs	r0, r0, r7
 8001522:	4548      	cmp	r0, r9
 8001524:	d83b      	bhi.n	800159e <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001526:	4643      	mov	r3, r8
 8001528:	68b2      	ldr	r2, [r6, #8]
 800152a:	401a      	ands	r2, r3
 800152c:	686b      	ldr	r3, [r5, #4]
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	429a      	cmp	r2, r3
 8001532:	d1f3      	bne.n	800151c <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001534:	2207      	movs	r2, #7
 8001536:	4e34      	ldr	r6, [pc, #208]	@ (8001608 <HAL_RCC_ClockConfig+0x170>)
 8001538:	6833      	ldr	r3, [r6, #0]
 800153a:	4013      	ands	r3, r2
 800153c:	42a3      	cmp	r3, r4
 800153e:	d838      	bhi.n	80015b2 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001540:	682b      	ldr	r3, [r5, #0]
 8001542:	075b      	lsls	r3, r3, #29
 8001544:	d42d      	bmi.n	80015a2 <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001546:	f7ff ff63 	bl	8001410 <HAL_RCC_GetSysClockFreq>
 800154a:	4b30      	ldr	r3, [pc, #192]	@ (800160c <HAL_RCC_ClockConfig+0x174>)
 800154c:	4a32      	ldr	r2, [pc, #200]	@ (8001618 <HAL_RCC_ClockConfig+0x180>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	4932      	ldr	r1, [pc, #200]	@ (800161c <HAL_RCC_ClockConfig+0x184>)
 8001552:	051b      	lsls	r3, r3, #20
 8001554:	0f1b      	lsrs	r3, r3, #28
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	589b      	ldr	r3, [r3, r2]
 800155a:	221f      	movs	r2, #31
 800155c:	4013      	ands	r3, r2
 800155e:	40d8      	lsrs	r0, r3
  return HAL_InitTick(uwTickPrio);
 8001560:	4b2f      	ldr	r3, [pc, #188]	@ (8001620 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001562:	6008      	str	r0, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8001564:	6818      	ldr	r0, [r3, #0]
 8001566:	f7ff fb37 	bl	8000bd8 <HAL_InitTick>
}
 800156a:	bcc0      	pop	{r6, r7}
 800156c:	46b9      	mov	r9, r7
 800156e:	46b0      	mov	r8, r6
 8001570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001572:	6833      	ldr	r3, [r6, #0]
 8001574:	4393      	bics	r3, r2
 8001576:	430b      	orrs	r3, r1
 8001578:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800157a:	f7ff fb73 	bl	8000c64 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800157e:	2307      	movs	r3, #7
 8001580:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001582:	4b24      	ldr	r3, [pc, #144]	@ (8001614 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8001584:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001586:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001588:	4642      	mov	r2, r8
 800158a:	6833      	ldr	r3, [r6, #0]
 800158c:	4013      	ands	r3, r2
 800158e:	42a3      	cmp	r3, r4
 8001590:	d100      	bne.n	8001594 <HAL_RCC_ClockConfig+0xfc>
 8001592:	e78f      	b.n	80014b4 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001594:	f7ff fb66 	bl	8000c64 <HAL_GetTick>
 8001598:	1bc0      	subs	r0, r0, r7
 800159a:	4548      	cmp	r0, r9
 800159c:	d9f4      	bls.n	8001588 <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 800159e:	2003      	movs	r0, #3
 80015a0:	e7e3      	b.n	800156a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015a2:	4a1a      	ldr	r2, [pc, #104]	@ (800160c <HAL_RCC_ClockConfig+0x174>)
 80015a4:	491f      	ldr	r1, [pc, #124]	@ (8001624 <HAL_RCC_ClockConfig+0x18c>)
 80015a6:	6893      	ldr	r3, [r2, #8]
 80015a8:	400b      	ands	r3, r1
 80015aa:	68e9      	ldr	r1, [r5, #12]
 80015ac:	430b      	orrs	r3, r1
 80015ae:	6093      	str	r3, [r2, #8]
 80015b0:	e7c9      	b.n	8001546 <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b2:	6833      	ldr	r3, [r6, #0]
 80015b4:	4393      	bics	r3, r2
 80015b6:	4323      	orrs	r3, r4
 80015b8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80015ba:	f7ff fb53 	bl	8000c64 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015be:	2307      	movs	r3, #7
 80015c0:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c2:	4b14      	ldr	r3, [pc, #80]	@ (8001614 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80015c4:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c6:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015c8:	4642      	mov	r2, r8
 80015ca:	6833      	ldr	r3, [r6, #0]
 80015cc:	4013      	ands	r3, r2
 80015ce:	42a3      	cmp	r3, r4
 80015d0:	d0b6      	beq.n	8001540 <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015d2:	f7ff fb47 	bl	8000c64 <HAL_GetTick>
 80015d6:	1bc0      	subs	r0, r0, r7
 80015d8:	4548      	cmp	r0, r9
 80015da:	d9f5      	bls.n	80015c8 <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 80015dc:	2003      	movs	r0, #3
 80015de:	e7c4      	b.n	800156a <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015e0:	6812      	ldr	r2, [r2, #0]
 80015e2:	0392      	lsls	r2, r2, #14
 80015e4:	d500      	bpl.n	80015e8 <HAL_RCC_ClockConfig+0x150>
 80015e6:	e78b      	b.n	8001500 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 80015e8:	2001      	movs	r0, #1
 80015ea:	e7be      	b.n	800156a <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80015ec:	2b03      	cmp	r3, #3
 80015ee:	d005      	beq.n	80015fc <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015f0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80015f2:	0792      	lsls	r2, r2, #30
 80015f4:	d500      	bpl.n	80015f8 <HAL_RCC_ClockConfig+0x160>
 80015f6:	e783      	b.n	8001500 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 80015f8:	2001      	movs	r0, #1
 80015fa:	e7b6      	b.n	800156a <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015fc:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80015fe:	0792      	lsls	r2, r2, #30
 8001600:	d500      	bpl.n	8001604 <HAL_RCC_ClockConfig+0x16c>
 8001602:	e77d      	b.n	8001500 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8001604:	2001      	movs	r0, #1
 8001606:	e7b0      	b.n	800156a <HAL_RCC_ClockConfig+0xd2>
 8001608:	40022000 	.word	0x40022000
 800160c:	40021000 	.word	0x40021000
 8001610:	fffff0ff 	.word	0xfffff0ff
 8001614:	00001388 	.word	0x00001388
 8001618:	0800251c 	.word	0x0800251c
 800161c:	20000000 	.word	0x20000000
 8001620:	20000008 	.word	0x20000008
 8001624:	ffff8fff 	.word	0xffff8fff

08001628 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001628:	b570      	push	{r4, r5, r6, lr}
 800162a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800162c:	d063      	beq.n	80016f6 <HAL_TIM_Base_Init+0xce>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800162e:	233d      	movs	r3, #61	@ 0x3d
 8001630:	5cc3      	ldrb	r3, [r0, r3]
 8001632:	b2da      	uxtb	r2, r3
 8001634:	2b00      	cmp	r3, #0
 8001636:	d050      	beq.n	80016da <HAL_TIM_Base_Init+0xb2>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001638:	233d      	movs	r3, #61	@ 0x3d
 800163a:	2202      	movs	r2, #2
 800163c:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800163e:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001640:	4e33      	ldr	r6, [pc, #204]	@ (8001710 <HAL_TIM_Base_Init+0xe8>)
  tmpcr1 = TIMx->CR1;
 8001642:	681a      	ldr	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001644:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001646:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001648:	69a5      	ldr	r5, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800164a:	42b3      	cmp	r3, r6
 800164c:	d012      	beq.n	8001674 <HAL_TIM_Base_Init+0x4c>
 800164e:	4e31      	ldr	r6, [pc, #196]	@ (8001714 <HAL_TIM_Base_Init+0xec>)
 8001650:	42b3      	cmp	r3, r6
 8001652:	d047      	beq.n	80016e4 <HAL_TIM_Base_Init+0xbc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001654:	4e30      	ldr	r6, [pc, #192]	@ (8001718 <HAL_TIM_Base_Init+0xf0>)
 8001656:	42b3      	cmp	r3, r6
 8001658:	d048      	beq.n	80016ec <HAL_TIM_Base_Init+0xc4>
 800165a:	4e30      	ldr	r6, [pc, #192]	@ (800171c <HAL_TIM_Base_Init+0xf4>)
 800165c:	42b3      	cmp	r3, r6
 800165e:	d00d      	beq.n	800167c <HAL_TIM_Base_Init+0x54>
 8001660:	4e2f      	ldr	r6, [pc, #188]	@ (8001720 <HAL_TIM_Base_Init+0xf8>)
 8001662:	42b3      	cmp	r3, r6
 8001664:	d049      	beq.n	80016fa <HAL_TIM_Base_Init+0xd2>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001666:	2680      	movs	r6, #128	@ 0x80
 8001668:	43b2      	bics	r2, r6
 800166a:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800166c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800166e:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001670:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001672:	e00f      	b.n	8001694 <HAL_TIM_Base_Init+0x6c>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001674:	2670      	movs	r6, #112	@ 0x70
 8001676:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8001678:	68a6      	ldr	r6, [r4, #8]
 800167a:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800167c:	4e29      	ldr	r6, [pc, #164]	@ (8001724 <HAL_TIM_Base_Init+0xfc>)
 800167e:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001680:	6926      	ldr	r6, [r4, #16]
 8001682:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001684:	2680      	movs	r6, #128	@ 0x80
 8001686:	43b2      	bics	r2, r6
 8001688:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800168a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800168c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800168e:	6299      	str	r1, [r3, #40]	@ 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001690:	6962      	ldr	r2, [r4, #20]
 8001692:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001694:	2201      	movs	r2, #1
 8001696:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001698:	6919      	ldr	r1, [r3, #16]
 800169a:	420a      	tst	r2, r1
 800169c:	d002      	beq.n	80016a4 <HAL_TIM_Base_Init+0x7c>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800169e:	6919      	ldr	r1, [r3, #16]
 80016a0:	4391      	bics	r1, r2
 80016a2:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016a4:	2301      	movs	r3, #1
 80016a6:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 80016a8:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016aa:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016ac:	3a0a      	subs	r2, #10
 80016ae:	54a3      	strb	r3, [r4, r2]
 80016b0:	3201      	adds	r2, #1
 80016b2:	54a3      	strb	r3, [r4, r2]
 80016b4:	3201      	adds	r2, #1
 80016b6:	54a3      	strb	r3, [r4, r2]
 80016b8:	3201      	adds	r2, #1
 80016ba:	54a3      	strb	r3, [r4, r2]
 80016bc:	3201      	adds	r2, #1
 80016be:	54a3      	strb	r3, [r4, r2]
 80016c0:	3201      	adds	r2, #1
 80016c2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016c4:	3201      	adds	r2, #1
 80016c6:	54a3      	strb	r3, [r4, r2]
 80016c8:	3201      	adds	r2, #1
 80016ca:	54a3      	strb	r3, [r4, r2]
 80016cc:	3201      	adds	r2, #1
 80016ce:	54a3      	strb	r3, [r4, r2]
 80016d0:	3201      	adds	r2, #1
 80016d2:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80016d4:	3a0a      	subs	r2, #10
 80016d6:	54a3      	strb	r3, [r4, r2]
}
 80016d8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80016da:	333c      	adds	r3, #60	@ 0x3c
 80016dc:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80016de:	f7ff f98f 	bl	8000a00 <HAL_TIM_Base_MspInit>
 80016e2:	e7a9      	b.n	8001638 <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016e4:	2670      	movs	r6, #112	@ 0x70
 80016e6:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80016e8:	68a6      	ldr	r6, [r4, #8]
 80016ea:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80016ec:	4e0d      	ldr	r6, [pc, #52]	@ (8001724 <HAL_TIM_Base_Init+0xfc>)
 80016ee:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016f0:	6926      	ldr	r6, [r4, #16]
 80016f2:	4332      	orrs	r2, r6
 80016f4:	e7b7      	b.n	8001666 <HAL_TIM_Base_Init+0x3e>
    return HAL_ERROR;
 80016f6:	2001      	movs	r0, #1
 80016f8:	e7ee      	b.n	80016d8 <HAL_TIM_Base_Init+0xb0>
    tmpcr1 &= ~TIM_CR1_CKD;
 80016fa:	4e0a      	ldr	r6, [pc, #40]	@ (8001724 <HAL_TIM_Base_Init+0xfc>)
 80016fc:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016fe:	6926      	ldr	r6, [r4, #16]
 8001700:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001702:	2680      	movs	r6, #128	@ 0x80
 8001704:	43b2      	bics	r2, r6
 8001706:	4315      	orrs	r5, r2
  TIMx->CR1 = tmpcr1;
 8001708:	601d      	str	r5, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800170a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800170c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800170e:	e7bf      	b.n	8001690 <HAL_TIM_Base_Init+0x68>
 8001710:	40012c00 	.word	0x40012c00
 8001714:	40000400 	.word	0x40000400
 8001718:	40002000 	.word	0x40002000
 800171c:	40014400 	.word	0x40014400
 8001720:	40014800 	.word	0x40014800
 8001724:	fffffcff 	.word	0xfffffcff

08001728 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8001728:	213d      	movs	r1, #61	@ 0x3d
{
 800172a:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 800172c:	5c42      	ldrb	r2, [r0, r1]
{
 800172e:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 8001730:	b2d4      	uxtb	r4, r2
    return HAL_ERROR;
 8001732:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8001734:	2a01      	cmp	r2, #1
 8001736:	d10c      	bne.n	8001752 <HAL_TIM_Base_Start+0x2a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001738:	3201      	adds	r2, #1
 800173a:	545a      	strb	r2, [r3, r1]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a0c      	ldr	r2, [pc, #48]	@ (8001770 <HAL_TIM_Base_Start+0x48>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d007      	beq.n	8001754 <HAL_TIM_Base_Start+0x2c>
 8001744:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <HAL_TIM_Base_Start+0x4c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d004      	beq.n	8001754 <HAL_TIM_Base_Start+0x2c>
    __HAL_TIM_ENABLE(htim);
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4322      	orrs	r2, r4
 800174e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001750:	2000      	movs	r0, #0
}
 8001752:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	4908      	ldr	r1, [pc, #32]	@ (8001778 <HAL_TIM_Base_Start+0x50>)
 8001758:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800175a:	2a06      	cmp	r2, #6
 800175c:	d0f8      	beq.n	8001750 <HAL_TIM_Base_Start+0x28>
 800175e:	3907      	subs	r1, #7
 8001760:	428a      	cmp	r2, r1
 8001762:	d0f5      	beq.n	8001750 <HAL_TIM_Base_Start+0x28>
      __HAL_TIM_ENABLE(htim);
 8001764:	2101      	movs	r1, #1
 8001766:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8001768:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800176a:	430a      	orrs	r2, r1
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	e7f0      	b.n	8001752 <HAL_TIM_Base_Start+0x2a>
 8001770:	40012c00 	.word	0x40012c00
 8001774:	40000400 	.word	0x40000400
 8001778:	00010007 	.word	0x00010007

0800177c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800177c:	213d      	movs	r1, #61	@ 0x3d
{
 800177e:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8001780:	5c42      	ldrb	r2, [r0, r1]
{
 8001782:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 8001784:	b2d4      	uxtb	r4, r2
    return HAL_ERROR;
 8001786:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8001788:	2a01      	cmp	r2, #1
 800178a:	d10f      	bne.n	80017ac <HAL_TIM_Base_Start_IT+0x30>
  htim->State = HAL_TIM_STATE_BUSY;
 800178c:	3201      	adds	r2, #1
 800178e:	545a      	strb	r2, [r3, r1]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68da      	ldr	r2, [r3, #12]
 8001794:	4322      	orrs	r2, r4
 8001796:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001798:	4a0c      	ldr	r2, [pc, #48]	@ (80017cc <HAL_TIM_Base_Start_IT+0x50>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d007      	beq.n	80017ae <HAL_TIM_Base_Start_IT+0x32>
 800179e:	4a0c      	ldr	r2, [pc, #48]	@ (80017d0 <HAL_TIM_Base_Start_IT+0x54>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d004      	beq.n	80017ae <HAL_TIM_Base_Start_IT+0x32>
    __HAL_TIM_ENABLE(htim);
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4322      	orrs	r2, r4
 80017a8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80017aa:	2000      	movs	r0, #0
}
 80017ac:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	4908      	ldr	r1, [pc, #32]	@ (80017d4 <HAL_TIM_Base_Start_IT+0x58>)
 80017b2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017b4:	2a06      	cmp	r2, #6
 80017b6:	d0f8      	beq.n	80017aa <HAL_TIM_Base_Start_IT+0x2e>
 80017b8:	3907      	subs	r1, #7
 80017ba:	428a      	cmp	r2, r1
 80017bc:	d0f5      	beq.n	80017aa <HAL_TIM_Base_Start_IT+0x2e>
      __HAL_TIM_ENABLE(htim);
 80017be:	2101      	movs	r1, #1
 80017c0:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80017c2:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	e7f0      	b.n	80017ac <HAL_TIM_Base_Start_IT+0x30>
 80017ca:	46c0      	nop			@ (mov r8, r8)
 80017cc:	40012c00 	.word	0x40012c00
 80017d0:	40000400 	.word	0x40000400
 80017d4:	00010007 	.word	0x00010007

080017d8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80017d8:	4770      	bx	lr
 80017da:	46c0      	nop			@ (mov r8, r8)

080017dc <HAL_TIM_PWM_Init>:
{
 80017dc:	b570      	push	{r4, r5, r6, lr}
 80017de:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80017e0:	d063      	beq.n	80018aa <HAL_TIM_PWM_Init+0xce>
  if (htim->State == HAL_TIM_STATE_RESET)
 80017e2:	233d      	movs	r3, #61	@ 0x3d
 80017e4:	5cc3      	ldrb	r3, [r0, r3]
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d050      	beq.n	800188e <HAL_TIM_PWM_Init+0xb2>
  htim->State = HAL_TIM_STATE_BUSY;
 80017ec:	233d      	movs	r3, #61	@ 0x3d
 80017ee:	2202      	movs	r2, #2
 80017f0:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017f2:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017f4:	4e33      	ldr	r6, [pc, #204]	@ (80018c4 <HAL_TIM_PWM_Init+0xe8>)
  tmpcr1 = TIMx->CR1;
 80017f6:	681a      	ldr	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 80017f8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017fa:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017fc:	69a5      	ldr	r5, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017fe:	42b3      	cmp	r3, r6
 8001800:	d012      	beq.n	8001828 <HAL_TIM_PWM_Init+0x4c>
 8001802:	4e31      	ldr	r6, [pc, #196]	@ (80018c8 <HAL_TIM_PWM_Init+0xec>)
 8001804:	42b3      	cmp	r3, r6
 8001806:	d047      	beq.n	8001898 <HAL_TIM_PWM_Init+0xbc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001808:	4e30      	ldr	r6, [pc, #192]	@ (80018cc <HAL_TIM_PWM_Init+0xf0>)
 800180a:	42b3      	cmp	r3, r6
 800180c:	d048      	beq.n	80018a0 <HAL_TIM_PWM_Init+0xc4>
 800180e:	4e30      	ldr	r6, [pc, #192]	@ (80018d0 <HAL_TIM_PWM_Init+0xf4>)
 8001810:	42b3      	cmp	r3, r6
 8001812:	d00d      	beq.n	8001830 <HAL_TIM_PWM_Init+0x54>
 8001814:	4e2f      	ldr	r6, [pc, #188]	@ (80018d4 <HAL_TIM_PWM_Init+0xf8>)
 8001816:	42b3      	cmp	r3, r6
 8001818:	d049      	beq.n	80018ae <HAL_TIM_PWM_Init+0xd2>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800181a:	2680      	movs	r6, #128	@ 0x80
 800181c:	43b2      	bics	r2, r6
 800181e:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8001820:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001822:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001824:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001826:	e00f      	b.n	8001848 <HAL_TIM_PWM_Init+0x6c>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001828:	2670      	movs	r6, #112	@ 0x70
 800182a:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 800182c:	68a6      	ldr	r6, [r4, #8]
 800182e:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8001830:	4e29      	ldr	r6, [pc, #164]	@ (80018d8 <HAL_TIM_PWM_Init+0xfc>)
 8001832:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001834:	6926      	ldr	r6, [r4, #16]
 8001836:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001838:	2680      	movs	r6, #128	@ 0x80
 800183a:	43b2      	bics	r2, r6
 800183c:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800183e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001840:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001842:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001844:	6962      	ldr	r2, [r4, #20]
 8001846:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001848:	2201      	movs	r2, #1
 800184a:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800184c:	6919      	ldr	r1, [r3, #16]
 800184e:	420a      	tst	r2, r1
 8001850:	d002      	beq.n	8001858 <HAL_TIM_PWM_Init+0x7c>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001852:	6919      	ldr	r1, [r3, #16]
 8001854:	4391      	bics	r1, r2
 8001856:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001858:	2301      	movs	r3, #1
 800185a:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 800185c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800185e:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001860:	3a0a      	subs	r2, #10
 8001862:	54a3      	strb	r3, [r4, r2]
 8001864:	3201      	adds	r2, #1
 8001866:	54a3      	strb	r3, [r4, r2]
 8001868:	3201      	adds	r2, #1
 800186a:	54a3      	strb	r3, [r4, r2]
 800186c:	3201      	adds	r2, #1
 800186e:	54a3      	strb	r3, [r4, r2]
 8001870:	3201      	adds	r2, #1
 8001872:	54a3      	strb	r3, [r4, r2]
 8001874:	3201      	adds	r2, #1
 8001876:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001878:	3201      	adds	r2, #1
 800187a:	54a3      	strb	r3, [r4, r2]
 800187c:	3201      	adds	r2, #1
 800187e:	54a3      	strb	r3, [r4, r2]
 8001880:	3201      	adds	r2, #1
 8001882:	54a3      	strb	r3, [r4, r2]
 8001884:	3201      	adds	r2, #1
 8001886:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8001888:	3a0a      	subs	r2, #10
 800188a:	54a3      	strb	r3, [r4, r2]
}
 800188c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800188e:	333c      	adds	r3, #60	@ 0x3c
 8001890:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8001892:	f7ff ffa1 	bl	80017d8 <HAL_TIM_PWM_MspInit>
 8001896:	e7a9      	b.n	80017ec <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001898:	2670      	movs	r6, #112	@ 0x70
 800189a:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 800189c:	68a6      	ldr	r6, [r4, #8]
 800189e:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80018a0:	4e0d      	ldr	r6, [pc, #52]	@ (80018d8 <HAL_TIM_PWM_Init+0xfc>)
 80018a2:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018a4:	6926      	ldr	r6, [r4, #16]
 80018a6:	4332      	orrs	r2, r6
 80018a8:	e7b7      	b.n	800181a <HAL_TIM_PWM_Init+0x3e>
    return HAL_ERROR;
 80018aa:	2001      	movs	r0, #1
 80018ac:	e7ee      	b.n	800188c <HAL_TIM_PWM_Init+0xb0>
    tmpcr1 &= ~TIM_CR1_CKD;
 80018ae:	4e0a      	ldr	r6, [pc, #40]	@ (80018d8 <HAL_TIM_PWM_Init+0xfc>)
 80018b0:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018b2:	6926      	ldr	r6, [r4, #16]
 80018b4:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018b6:	2680      	movs	r6, #128	@ 0x80
 80018b8:	43b2      	bics	r2, r6
 80018ba:	4315      	orrs	r5, r2
  TIMx->CR1 = tmpcr1;
 80018bc:	601d      	str	r5, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018be:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80018c0:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018c2:	e7bf      	b.n	8001844 <HAL_TIM_PWM_Init+0x68>
 80018c4:	40012c00 	.word	0x40012c00
 80018c8:	40000400 	.word	0x40000400
 80018cc:	40002000 	.word	0x40002000
 80018d0:	40014400 	.word	0x40014400
 80018d4:	40014800 	.word	0x40014800
 80018d8:	fffffcff 	.word	0xfffffcff

080018dc <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80018dc:	2910      	cmp	r1, #16
 80018de:	d803      	bhi.n	80018e8 <HAL_TIM_PWM_Start+0xc>
 80018e0:	4a2a      	ldr	r2, [pc, #168]	@ (800198c <HAL_TIM_PWM_Start+0xb0>)
 80018e2:	008b      	lsls	r3, r1, #2
 80018e4:	58d3      	ldr	r3, [r2, r3]
 80018e6:	469f      	mov	pc, r3
 80018e8:	2343      	movs	r3, #67	@ 0x43
 80018ea:	5cc2      	ldrb	r2, [r0, r3]
 80018ec:	2a01      	cmp	r2, #1
 80018ee:	d12a      	bne.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 80018f0:	2202      	movs	r2, #2
 80018f2:	54c2      	strb	r2, [r0, r3]
 80018f4:	221f      	movs	r2, #31
 80018f6:	4011      	ands	r1, r2
 80018f8:	3a1e      	subs	r2, #30
 80018fa:	408a      	lsls	r2, r1
 80018fc:	6803      	ldr	r3, [r0, #0]
 80018fe:	6a19      	ldr	r1, [r3, #32]
 8001900:	4391      	bics	r1, r2
 8001902:	6219      	str	r1, [r3, #32]
 8001904:	6a19      	ldr	r1, [r3, #32]
 8001906:	430a      	orrs	r2, r1
 8001908:	621a      	str	r2, [r3, #32]
 800190a:	4a21      	ldr	r2, [pc, #132]	@ (8001990 <HAL_TIM_PWM_Start+0xb4>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d036      	beq.n	800197e <HAL_TIM_PWM_Start+0xa2>
 8001910:	4a20      	ldr	r2, [pc, #128]	@ (8001994 <HAL_TIM_PWM_Start+0xb8>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d02d      	beq.n	8001972 <HAL_TIM_PWM_Start+0x96>
 8001916:	4a20      	ldr	r2, [pc, #128]	@ (8001998 <HAL_TIM_PWM_Start+0xbc>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d02a      	beq.n	8001972 <HAL_TIM_PWM_Start+0x96>
 800191c:	4a1f      	ldr	r2, [pc, #124]	@ (800199c <HAL_TIM_PWM_Start+0xc0>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d107      	bne.n	8001932 <HAL_TIM_PWM_Start+0x56>
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	491e      	ldr	r1, [pc, #120]	@ (80019a0 <HAL_TIM_PWM_Start+0xc4>)
 8001926:	400a      	ands	r2, r1
 8001928:	2a06      	cmp	r2, #6
 800192a:	d006      	beq.n	800193a <HAL_TIM_PWM_Start+0x5e>
 800192c:	3907      	subs	r1, #7
 800192e:	428a      	cmp	r2, r1
 8001930:	d003      	beq.n	800193a <HAL_TIM_PWM_Start+0x5e>
 8001932:	2101      	movs	r1, #1
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	430a      	orrs	r2, r1
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	2000      	movs	r0, #0
 800193c:	4770      	bx	lr
 800193e:	233e      	movs	r3, #62	@ 0x3e
 8001940:	5cc2      	ldrb	r2, [r0, r3]
 8001942:	2a01      	cmp	r2, #1
 8001944:	d0d4      	beq.n	80018f0 <HAL_TIM_PWM_Start+0x14>
 8001946:	2001      	movs	r0, #1
 8001948:	e7f8      	b.n	800193c <HAL_TIM_PWM_Start+0x60>
 800194a:	233f      	movs	r3, #63	@ 0x3f
 800194c:	5cc2      	ldrb	r2, [r0, r3]
 800194e:	2a01      	cmp	r2, #1
 8001950:	d0ce      	beq.n	80018f0 <HAL_TIM_PWM_Start+0x14>
 8001952:	e7f8      	b.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 8001954:	2340      	movs	r3, #64	@ 0x40
 8001956:	5cc2      	ldrb	r2, [r0, r3]
 8001958:	2a01      	cmp	r2, #1
 800195a:	d0c9      	beq.n	80018f0 <HAL_TIM_PWM_Start+0x14>
 800195c:	e7f3      	b.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 800195e:	2341      	movs	r3, #65	@ 0x41
 8001960:	5cc2      	ldrb	r2, [r0, r3]
 8001962:	2a01      	cmp	r2, #1
 8001964:	d0c4      	beq.n	80018f0 <HAL_TIM_PWM_Start+0x14>
 8001966:	e7ee      	b.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 8001968:	2342      	movs	r3, #66	@ 0x42
 800196a:	5cc2      	ldrb	r2, [r0, r3]
 800196c:	2a01      	cmp	r2, #1
 800196e:	d0bf      	beq.n	80018f0 <HAL_TIM_PWM_Start+0x14>
 8001970:	e7e9      	b.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 8001972:	2280      	movs	r2, #128	@ 0x80
 8001974:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001976:	0212      	lsls	r2, r2, #8
 8001978:	430a      	orrs	r2, r1
 800197a:	645a      	str	r2, [r3, #68]	@ 0x44
 800197c:	e7d9      	b.n	8001932 <HAL_TIM_PWM_Start+0x56>
 800197e:	2280      	movs	r2, #128	@ 0x80
 8001980:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001982:	0212      	lsls	r2, r2, #8
 8001984:	430a      	orrs	r2, r1
 8001986:	645a      	str	r2, [r3, #68]	@ 0x44
 8001988:	e7cb      	b.n	8001922 <HAL_TIM_PWM_Start+0x46>
 800198a:	46c0      	nop			@ (mov r8, r8)
 800198c:	0800255c 	.word	0x0800255c
 8001990:	40012c00 	.word	0x40012c00
 8001994:	40014400 	.word	0x40014400
 8001998:	40014800 	.word	0x40014800
 800199c:	40000400 	.word	0x40000400
 80019a0:	00010007 	.word	0x00010007

080019a4 <HAL_TIM_PWM_Stop>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 80019a4:	b530      	push	{r4, r5, lr}
 80019a6:	251f      	movs	r5, #31
 80019a8:	2401      	movs	r4, #1
 80019aa:	400d      	ands	r5, r1
 80019ac:	40ac      	lsls	r4, r5
 80019ae:	6803      	ldr	r3, [r0, #0]
 80019b0:	6a1a      	ldr	r2, [r3, #32]
 80019b2:	43a2      	bics	r2, r4
 80019b4:	621a      	str	r2, [r3, #32]
 80019b6:	6a1a      	ldr	r2, [r3, #32]
 80019b8:	621a      	str	r2, [r3, #32]
 80019ba:	4a23      	ldr	r2, [pc, #140]	@ (8001a48 <HAL_TIM_PWM_Stop+0xa4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d014      	beq.n	80019ea <HAL_TIM_PWM_Stop+0x46>
 80019c0:	4a22      	ldr	r2, [pc, #136]	@ (8001a4c <HAL_TIM_PWM_Stop+0xa8>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d011      	beq.n	80019ea <HAL_TIM_PWM_Stop+0x46>
 80019c6:	4a22      	ldr	r2, [pc, #136]	@ (8001a50 <HAL_TIM_PWM_Stop+0xac>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d00e      	beq.n	80019ea <HAL_TIM_PWM_Stop+0x46>
 80019cc:	6a1c      	ldr	r4, [r3, #32]
 80019ce:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_TIM_PWM_Stop+0xb0>)
 80019d0:	4214      	tst	r4, r2
 80019d2:	d103      	bne.n	80019dc <HAL_TIM_PWM_Stop+0x38>
 80019d4:	6a1c      	ldr	r4, [r3, #32]
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <HAL_TIM_PWM_Stop+0xb4>)
 80019d8:	4214      	tst	r4, r2
 80019da:	d01f      	beq.n	8001a1c <HAL_TIM_PWM_Stop+0x78>
 80019dc:	2900      	cmp	r1, #0
 80019de:	d111      	bne.n	8001a04 <HAL_TIM_PWM_Stop+0x60>
 80019e0:	233e      	movs	r3, #62	@ 0x3e
 80019e2:	2201      	movs	r2, #1
 80019e4:	54c2      	strb	r2, [r0, r3]
 80019e6:	2000      	movs	r0, #0
 80019e8:	bd30      	pop	{r4, r5, pc}
 80019ea:	6a1c      	ldr	r4, [r3, #32]
 80019ec:	4a19      	ldr	r2, [pc, #100]	@ (8001a54 <HAL_TIM_PWM_Stop+0xb0>)
 80019ee:	4214      	tst	r4, r2
 80019f0:	d1ec      	bne.n	80019cc <HAL_TIM_PWM_Stop+0x28>
 80019f2:	6a1c      	ldr	r4, [r3, #32]
 80019f4:	4a18      	ldr	r2, [pc, #96]	@ (8001a58 <HAL_TIM_PWM_Stop+0xb4>)
 80019f6:	4214      	tst	r4, r2
 80019f8:	d1e8      	bne.n	80019cc <HAL_TIM_PWM_Stop+0x28>
 80019fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80019fc:	4c17      	ldr	r4, [pc, #92]	@ (8001a5c <HAL_TIM_PWM_Stop+0xb8>)
 80019fe:	4022      	ands	r2, r4
 8001a00:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a02:	e7e3      	b.n	80019cc <HAL_TIM_PWM_Stop+0x28>
 8001a04:	2904      	cmp	r1, #4
 8001a06:	d00e      	beq.n	8001a26 <HAL_TIM_PWM_Stop+0x82>
 8001a08:	2908      	cmp	r1, #8
 8001a0a:	d014      	beq.n	8001a36 <HAL_TIM_PWM_Stop+0x92>
 8001a0c:	290c      	cmp	r1, #12
 8001a0e:	d00e      	beq.n	8001a2e <HAL_TIM_PWM_Stop+0x8a>
 8001a10:	2910      	cmp	r1, #16
 8001a12:	d014      	beq.n	8001a3e <HAL_TIM_PWM_Stop+0x9a>
 8001a14:	2343      	movs	r3, #67	@ 0x43
 8001a16:	2201      	movs	r2, #1
 8001a18:	54c2      	strb	r2, [r0, r3]
 8001a1a:	e7e4      	b.n	80019e6 <HAL_TIM_PWM_Stop+0x42>
 8001a1c:	2401      	movs	r4, #1
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	43a2      	bics	r2, r4
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	e7da      	b.n	80019dc <HAL_TIM_PWM_Stop+0x38>
 8001a26:	233f      	movs	r3, #63	@ 0x3f
 8001a28:	2201      	movs	r2, #1
 8001a2a:	54c2      	strb	r2, [r0, r3]
 8001a2c:	e7db      	b.n	80019e6 <HAL_TIM_PWM_Stop+0x42>
 8001a2e:	2341      	movs	r3, #65	@ 0x41
 8001a30:	2201      	movs	r2, #1
 8001a32:	54c2      	strb	r2, [r0, r3]
 8001a34:	e7d7      	b.n	80019e6 <HAL_TIM_PWM_Stop+0x42>
 8001a36:	2340      	movs	r3, #64	@ 0x40
 8001a38:	2201      	movs	r2, #1
 8001a3a:	54c2      	strb	r2, [r0, r3]
 8001a3c:	e7d3      	b.n	80019e6 <HAL_TIM_PWM_Stop+0x42>
 8001a3e:	2342      	movs	r3, #66	@ 0x42
 8001a40:	2201      	movs	r2, #1
 8001a42:	54c2      	strb	r2, [r0, r3]
 8001a44:	e7cf      	b.n	80019e6 <HAL_TIM_PWM_Stop+0x42>
 8001a46:	46c0      	nop			@ (mov r8, r8)
 8001a48:	40012c00 	.word	0x40012c00
 8001a4c:	40014400 	.word	0x40014400
 8001a50:	40014800 	.word	0x40014800
 8001a54:	00001111 	.word	0x00001111
 8001a58:	00000444 	.word	0x00000444
 8001a5c:	ffff7fff 	.word	0xffff7fff

08001a60 <HAL_TIM_PWM_ConfigChannel>:
{
 8001a60:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001a62:	203c      	movs	r0, #60	@ 0x3c
{
 8001a64:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001a66:	5c1c      	ldrb	r4, [r3, r0]
 8001a68:	2c01      	cmp	r4, #1
 8001a6a:	d100      	bne.n	8001a6e <HAL_TIM_PWM_ConfigChannel+0xe>
 8001a6c:	e16b      	b.n	8001d46 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8001a6e:	2401      	movs	r4, #1
 8001a70:	541c      	strb	r4, [r3, r0]
  switch (Channel)
 8001a72:	2a14      	cmp	r2, #20
 8001a74:	d803      	bhi.n	8001a7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001a76:	48b5      	ldr	r0, [pc, #724]	@ (8001d4c <HAL_TIM_PWM_ConfigChannel+0x2ec>)
 8001a78:	0092      	lsls	r2, r2, #2
 8001a7a:	5882      	ldr	r2, [r0, r2]
 8001a7c:	4697      	mov	pc, r2
 8001a7e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8001a80:	223c      	movs	r2, #60	@ 0x3c
 8001a82:	2100      	movs	r1, #0
 8001a84:	5499      	strb	r1, [r3, r2]
}
 8001a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001a88:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001a8a:	4db1      	ldr	r5, [pc, #708]	@ (8001d50 <HAL_TIM_PWM_ConfigChannel+0x2f0>)
  tmpccer = TIMx->CCER;
 8001a8c:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001a8e:	6a10      	ldr	r0, [r2, #32]
 8001a90:	4028      	ands	r0, r5
 8001a92:	6210      	str	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001a94:	4daf      	ldr	r5, [pc, #700]	@ (8001d54 <HAL_TIM_PWM_ConfigChannel+0x2f4>)
  tmpcr2 =  TIMx->CR2;
 8001a96:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8001a98:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001a9a:	4028      	ands	r0, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001a9c:	680d      	ldr	r5, [r1, #0]
 8001a9e:	022d      	lsls	r5, r5, #8
 8001aa0:	4305      	orrs	r5, r0

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001aa2:	48ad      	ldr	r0, [pc, #692]	@ (8001d58 <HAL_TIM_PWM_ConfigChannel+0x2f8>)
 8001aa4:	4004      	ands	r4, r0
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001aa6:	6888      	ldr	r0, [r1, #8]
 8001aa8:	0500      	lsls	r0, r0, #20
 8001aaa:	4320      	orrs	r0, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001aac:	4cab      	ldr	r4, [pc, #684]	@ (8001d5c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8001aae:	42a2      	cmp	r2, r4
 8001ab0:	d100      	bne.n	8001ab4 <HAL_TIM_PWM_ConfigChannel+0x54>
 8001ab2:	e118      	b.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x286>
 8001ab4:	4caa      	ldr	r4, [pc, #680]	@ (8001d60 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8001ab6:	42a2      	cmp	r2, r4
 8001ab8:	d100      	bne.n	8001abc <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001aba:	e114      	b.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x286>
 8001abc:	4ca9      	ldr	r4, [pc, #676]	@ (8001d64 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8001abe:	42a2      	cmp	r2, r4
 8001ac0:	d100      	bne.n	8001ac4 <HAL_TIM_PWM_ConfigChannel+0x64>
 8001ac2:	e110      	b.n	8001ce6 <HAL_TIM_PWM_ConfigChannel+0x286>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001ac4:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001ac6:	6056      	str	r6, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8001ac8:	6555      	str	r5, [r2, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8001aca:	65d4      	str	r4, [r2, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001acc:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001ace:	2080      	movs	r0, #128	@ 0x80
 8001ad0:	6d54      	ldr	r4, [r2, #84]	@ 0x54
 8001ad2:	0100      	lsls	r0, r0, #4
 8001ad4:	4320      	orrs	r0, r4
 8001ad6:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001ad8:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 8001ada:	4ca3      	ldr	r4, [pc, #652]	@ (8001d68 <HAL_TIM_PWM_ConfigChannel+0x308>)
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001adc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001ade:	4020      	ands	r0, r4
 8001ae0:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001ae2:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 8001ae4:	0209      	lsls	r1, r1, #8
 8001ae6:	4301      	orrs	r1, r0
 8001ae8:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8001aea:	2000      	movs	r0, #0
 8001aec:	e7c8      	b.n	8001a80 <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001aee:	2501      	movs	r5, #1
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001af0:	681a      	ldr	r2, [r3, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001af2:	4e9e      	ldr	r6, [pc, #632]	@ (8001d6c <HAL_TIM_PWM_ConfigChannel+0x30c>)
  tmpccer = TIMx->CCER;
 8001af4:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001af6:	6a14      	ldr	r4, [r2, #32]
 8001af8:	43ac      	bics	r4, r5
 8001afa:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001afc:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8001afe:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b00:	4034      	ands	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8001b02:	680e      	ldr	r6, [r1, #0]
 8001b04:	4334      	orrs	r4, r6
  tmpccer &= ~TIM_CCER_CC1P;
 8001b06:	2602      	movs	r6, #2
 8001b08:	43b0      	bics	r0, r6
  tmpccer |= OC_Config->OCPolarity;
 8001b0a:	688e      	ldr	r6, [r1, #8]
 8001b0c:	4330      	orrs	r0, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001b0e:	4e93      	ldr	r6, [pc, #588]	@ (8001d5c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8001b10:	42b2      	cmp	r2, r6
 8001b12:	d100      	bne.n	8001b16 <HAL_TIM_PWM_ConfigChannel+0xb6>
 8001b14:	e0da      	b.n	8001ccc <HAL_TIM_PWM_ConfigChannel+0x26c>
 8001b16:	4e92      	ldr	r6, [pc, #584]	@ (8001d60 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8001b18:	42b2      	cmp	r2, r6
 8001b1a:	d100      	bne.n	8001b1e <HAL_TIM_PWM_ConfigChannel+0xbe>
 8001b1c:	e0d6      	b.n	8001ccc <HAL_TIM_PWM_ConfigChannel+0x26c>
 8001b1e:	4e91      	ldr	r6, [pc, #580]	@ (8001d64 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8001b20:	42b2      	cmp	r2, r6
 8001b22:	d100      	bne.n	8001b26 <HAL_TIM_PWM_ConfigChannel+0xc6>
 8001b24:	e0d2      	b.n	8001ccc <HAL_TIM_PWM_ConfigChannel+0x26c>
  TIMx->CR2 = tmpcr2;
 8001b26:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b28:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001b2a:	684c      	ldr	r4, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001b2c:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8001b2e:	6354      	str	r4, [r2, #52]	@ 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001b30:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8001b32:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001b34:	6990      	ldr	r0, [r2, #24]
 8001b36:	4320      	orrs	r0, r4
 8001b38:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001b3a:	6990      	ldr	r0, [r2, #24]
 8001b3c:	3c04      	subs	r4, #4
 8001b3e:	43a0      	bics	r0, r4
 8001b40:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001b42:	6990      	ldr	r0, [r2, #24]
 8001b44:	4301      	orrs	r1, r0
 8001b46:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001b48:	2000      	movs	r0, #0
 8001b4a:	e799      	b.n	8001a80 <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b4c:	2510      	movs	r5, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001b4e:	681a      	ldr	r2, [r3, #0]
  tmpccer = TIMx->CCER;
 8001b50:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b52:	6a14      	ldr	r4, [r2, #32]
 8001b54:	43ac      	bics	r4, r5
 8001b56:	6214      	str	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b58:	4d85      	ldr	r5, [pc, #532]	@ (8001d70 <HAL_TIM_PWM_ConfigChannel+0x310>)
  tmpcr2 =  TIMx->CR2;
 8001b5a:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8001b5c:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b5e:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b60:	680d      	ldr	r5, [r1, #0]
 8001b62:	022d      	lsls	r5, r5, #8
 8001b64:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 8001b66:	2420      	movs	r4, #32
 8001b68:	43a0      	bics	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001b6a:	688c      	ldr	r4, [r1, #8]
 8001b6c:	0124      	lsls	r4, r4, #4
 8001b6e:	4304      	orrs	r4, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001b70:	487a      	ldr	r0, [pc, #488]	@ (8001d5c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8001b72:	4282      	cmp	r2, r0
 8001b74:	d100      	bne.n	8001b78 <HAL_TIM_PWM_ConfigChannel+0x118>
 8001b76:	e0c2      	b.n	8001cfe <HAL_TIM_PWM_ConfigChannel+0x29e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b78:	4879      	ldr	r0, [pc, #484]	@ (8001d60 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8001b7a:	4282      	cmp	r2, r0
 8001b7c:	d100      	bne.n	8001b80 <HAL_TIM_PWM_ConfigChannel+0x120>
 8001b7e:	e0c5      	b.n	8001d0c <HAL_TIM_PWM_ConfigChannel+0x2ac>
 8001b80:	4878      	ldr	r0, [pc, #480]	@ (8001d64 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8001b82:	4282      	cmp	r2, r0
 8001b84:	d100      	bne.n	8001b88 <HAL_TIM_PWM_ConfigChannel+0x128>
 8001b86:	e0c1      	b.n	8001d0c <HAL_TIM_PWM_ConfigChannel+0x2ac>
  TIMx->CCR2 = OC_Config->Pulse;
 8001b88:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001b8a:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b8c:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001b8e:	6390      	str	r0, [r2, #56]	@ 0x38
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001b90:	2080      	movs	r0, #128	@ 0x80
  TIMx->CCER = tmpccer;
 8001b92:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001b94:	6994      	ldr	r4, [r2, #24]
 8001b96:	0100      	lsls	r0, r0, #4
 8001b98:	4320      	orrs	r0, r4
 8001b9a:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b9c:	6990      	ldr	r0, [r2, #24]
 8001b9e:	4c72      	ldr	r4, [pc, #456]	@ (8001d68 <HAL_TIM_PWM_ConfigChannel+0x308>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ba0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001ba2:	4020      	ands	r0, r4
 8001ba4:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ba6:	6990      	ldr	r0, [r2, #24]
 8001ba8:	0209      	lsls	r1, r1, #8
 8001baa:	4301      	orrs	r1, r0
 8001bac:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001bae:	2000      	movs	r0, #0
 8001bb0:	e766      	b.n	8001a80 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001bb2:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001bb4:	4d6f      	ldr	r5, [pc, #444]	@ (8001d74 <HAL_TIM_PWM_ConfigChannel+0x314>)
  tmpccer = TIMx->CCER;
 8001bb6:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001bb8:	6a14      	ldr	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001bba:	4e6c      	ldr	r6, [pc, #432]	@ (8001d6c <HAL_TIM_PWM_ConfigChannel+0x30c>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001bbc:	402c      	ands	r4, r5
 8001bbe:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001bc0:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001bc2:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001bc4:	4034      	ands	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8001bc6:	680e      	ldr	r6, [r1, #0]
 8001bc8:	4326      	orrs	r6, r4
  tmpccer &= ~TIM_CCER_CC3P;
 8001bca:	4c6b      	ldr	r4, [pc, #428]	@ (8001d78 <HAL_TIM_PWM_ConfigChannel+0x318>)
 8001bcc:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001bce:	688c      	ldr	r4, [r1, #8]
 8001bd0:	0224      	lsls	r4, r4, #8
 8001bd2:	4320      	orrs	r0, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001bd4:	4c61      	ldr	r4, [pc, #388]	@ (8001d5c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8001bd6:	42a2      	cmp	r2, r4
 8001bd8:	d100      	bne.n	8001bdc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001bda:	e0a5      	b.n	8001d28 <HAL_TIM_PWM_ConfigChannel+0x2c8>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bdc:	4c60      	ldr	r4, [pc, #384]	@ (8001d60 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8001bde:	42a2      	cmp	r2, r4
 8001be0:	d100      	bne.n	8001be4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8001be2:	e0a8      	b.n	8001d36 <HAL_TIM_PWM_ConfigChannel+0x2d6>
 8001be4:	4c5f      	ldr	r4, [pc, #380]	@ (8001d64 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8001be6:	42a2      	cmp	r2, r4
 8001be8:	d100      	bne.n	8001bec <HAL_TIM_PWM_ConfigChannel+0x18c>
 8001bea:	e0a4      	b.n	8001d36 <HAL_TIM_PWM_ConfigChannel+0x2d6>
  TIMx->CCR3 = OC_Config->Pulse;
 8001bec:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001bee:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001bf0:	61d6      	str	r6, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001bf2:	63d4      	str	r4, [r2, #60]	@ 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001bf4:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8001bf6:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001bf8:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001bfa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001bfc:	4320      	orrs	r0, r4
 8001bfe:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c00:	69d0      	ldr	r0, [r2, #28]
 8001c02:	3c04      	subs	r4, #4
 8001c04:	43a0      	bics	r0, r4
 8001c06:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c08:	69d0      	ldr	r0, [r2, #28]
 8001c0a:	4301      	orrs	r1, r0
 8001c0c:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001c0e:	2000      	movs	r0, #0
 8001c10:	e736      	b.n	8001a80 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c12:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c14:	4d59      	ldr	r5, [pc, #356]	@ (8001d7c <HAL_TIM_PWM_ConfigChannel+0x31c>)
  tmpccer = TIMx->CCER;
 8001c16:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c18:	6a10      	ldr	r0, [r2, #32]
 8001c1a:	4028      	ands	r0, r5
 8001c1c:	6210      	str	r0, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c1e:	4d54      	ldr	r5, [pc, #336]	@ (8001d70 <HAL_TIM_PWM_ConfigChannel+0x310>)
  tmpcr2 =  TIMx->CR2;
 8001c20:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001c22:	69d0      	ldr	r0, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c24:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c26:	680d      	ldr	r5, [r1, #0]
 8001c28:	022d      	lsls	r5, r5, #8
 8001c2a:	4305      	orrs	r5, r0
  tmpccer &= ~TIM_CCER_CC4P;
 8001c2c:	4854      	ldr	r0, [pc, #336]	@ (8001d80 <HAL_TIM_PWM_ConfigChannel+0x320>)
 8001c2e:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c30:	6888      	ldr	r0, [r1, #8]
 8001c32:	0300      	lsls	r0, r0, #12
 8001c34:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c36:	4c49      	ldr	r4, [pc, #292]	@ (8001d5c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8001c38:	42a2      	cmp	r2, r4
 8001c3a:	d06f      	beq.n	8001d1c <HAL_TIM_PWM_ConfigChannel+0x2bc>
 8001c3c:	4c48      	ldr	r4, [pc, #288]	@ (8001d60 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8001c3e:	42a2      	cmp	r2, r4
 8001c40:	d06c      	beq.n	8001d1c <HAL_TIM_PWM_ConfigChannel+0x2bc>
 8001c42:	4c48      	ldr	r4, [pc, #288]	@ (8001d64 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8001c44:	42a2      	cmp	r2, r4
 8001c46:	d069      	beq.n	8001d1c <HAL_TIM_PWM_ConfigChannel+0x2bc>
  TIMx->CCR4 = OC_Config->Pulse;
 8001c48:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001c4a:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001c4c:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001c4e:	6414      	str	r4, [r2, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8001c50:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c52:	2080      	movs	r0, #128	@ 0x80
 8001c54:	69d4      	ldr	r4, [r2, #28]
 8001c56:	0100      	lsls	r0, r0, #4
 8001c58:	4320      	orrs	r0, r4
 8001c5a:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c5c:	69d0      	ldr	r0, [r2, #28]
 8001c5e:	4c42      	ldr	r4, [pc, #264]	@ (8001d68 <HAL_TIM_PWM_ConfigChannel+0x308>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c60:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c62:	4020      	ands	r0, r4
 8001c64:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c66:	69d0      	ldr	r0, [r2, #28]
 8001c68:	0209      	lsls	r1, r1, #8
 8001c6a:	4301      	orrs	r1, r0
 8001c6c:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001c6e:	2000      	movs	r0, #0
 8001c70:	e706      	b.n	8001a80 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001c72:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001c74:	4d43      	ldr	r5, [pc, #268]	@ (8001d84 <HAL_TIM_PWM_ConfigChannel+0x324>)
  tmpccer = TIMx->CCER;
 8001c76:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001c78:	6a10      	ldr	r0, [r2, #32]
 8001c7a:	4028      	ands	r0, r5
 8001c7c:	6210      	str	r0, [r2, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001c7e:	4d42      	ldr	r5, [pc, #264]	@ (8001d88 <HAL_TIM_PWM_ConfigChannel+0x328>)
  tmpcr2 =  TIMx->CR2;
 8001c80:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8001c82:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001c84:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 8001c86:	680d      	ldr	r5, [r1, #0]
 8001c88:	4305      	orrs	r5, r0
  tmpccer &= ~TIM_CCER_CC5P;
 8001c8a:	4840      	ldr	r0, [pc, #256]	@ (8001d8c <HAL_TIM_PWM_ConfigChannel+0x32c>)
 8001c8c:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001c8e:	6888      	ldr	r0, [r1, #8]
 8001c90:	0400      	lsls	r0, r0, #16
 8001c92:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c94:	4c31      	ldr	r4, [pc, #196]	@ (8001d5c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8001c96:	42a2      	cmp	r2, r4
 8001c98:	d02b      	beq.n	8001cf2 <HAL_TIM_PWM_ConfigChannel+0x292>
 8001c9a:	4c31      	ldr	r4, [pc, #196]	@ (8001d60 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8001c9c:	42a2      	cmp	r2, r4
 8001c9e:	d028      	beq.n	8001cf2 <HAL_TIM_PWM_ConfigChannel+0x292>
 8001ca0:	4c30      	ldr	r4, [pc, #192]	@ (8001d64 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8001ca2:	42a2      	cmp	r2, r4
 8001ca4:	d025      	beq.n	8001cf2 <HAL_TIM_PWM_ConfigChannel+0x292>
  TIMx->CCR5 = OC_Config->Pulse;
 8001ca6:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001ca8:	6056      	str	r6, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8001caa:	6555      	str	r5, [r2, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8001cac:	6594      	str	r4, [r2, #88]	@ 0x58
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001cae:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8001cb0:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001cb2:	6d50      	ldr	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001cb4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001cb6:	4320      	orrs	r0, r4
 8001cb8:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001cba:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 8001cbc:	3c04      	subs	r4, #4
 8001cbe:	43a0      	bics	r0, r4
 8001cc0:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001cc2:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 8001cc4:	4301      	orrs	r1, r0
 8001cc6:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8001cc8:	2000      	movs	r0, #0
 8001cca:	e6d9      	b.n	8001a80 <HAL_TIM_PWM_ConfigChannel+0x20>
    tmpccer &= ~TIM_CCER_CC1NP;
 8001ccc:	2608      	movs	r6, #8
 8001cce:	43b0      	bics	r0, r6
    tmpccer |= OC_Config->OCNPolarity;
 8001cd0:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cd2:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8001cd4:	4330      	orrs	r0, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001cd6:	2604      	movs	r6, #4
 8001cd8:	43b0      	bics	r0, r6
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001cda:	4e2d      	ldr	r6, [pc, #180]	@ (8001d90 <HAL_TIM_PWM_ConfigChannel+0x330>)
 8001cdc:	402e      	ands	r6, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cde:	694d      	ldr	r5, [r1, #20]
 8001ce0:	433d      	orrs	r5, r7
 8001ce2:	4335      	orrs	r5, r6
 8001ce4:	e71f      	b.n	8001b26 <HAL_TIM_PWM_ConfigChannel+0xc6>
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001ce6:	4c2b      	ldr	r4, [pc, #172]	@ (8001d94 <HAL_TIM_PWM_ConfigChannel+0x334>)
 8001ce8:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001cea:	694e      	ldr	r6, [r1, #20]
 8001cec:	02b6      	lsls	r6, r6, #10
 8001cee:	4326      	orrs	r6, r4
 8001cf0:	e6e8      	b.n	8001ac4 <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001cf2:	4c24      	ldr	r4, [pc, #144]	@ (8001d84 <HAL_TIM_PWM_ConfigChannel+0x324>)
 8001cf4:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001cf6:	694e      	ldr	r6, [r1, #20]
 8001cf8:	0236      	lsls	r6, r6, #8
 8001cfa:	4326      	orrs	r6, r4
 8001cfc:	e7d3      	b.n	8001ca6 <HAL_TIM_PWM_ConfigChannel+0x246>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001cfe:	2080      	movs	r0, #128	@ 0x80
 8001d00:	4384      	bics	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d02:	68c8      	ldr	r0, [r1, #12]
 8001d04:	0100      	lsls	r0, r0, #4
 8001d06:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC2NE;
 8001d08:	2040      	movs	r0, #64	@ 0x40
 8001d0a:	4384      	bics	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d0c:	4822      	ldr	r0, [pc, #136]	@ (8001d98 <HAL_TIM_PWM_ConfigChannel+0x338>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001d0e:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d10:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d12:	698e      	ldr	r6, [r1, #24]
 8001d14:	433e      	orrs	r6, r7
 8001d16:	00b6      	lsls	r6, r6, #2
 8001d18:	4306      	orrs	r6, r0
 8001d1a:	e735      	b.n	8001b88 <HAL_TIM_PWM_ConfigChannel+0x128>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001d1c:	4c1f      	ldr	r4, [pc, #124]	@ (8001d9c <HAL_TIM_PWM_ConfigChannel+0x33c>)
 8001d1e:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001d20:	694e      	ldr	r6, [r1, #20]
 8001d22:	01b6      	lsls	r6, r6, #6
 8001d24:	4326      	orrs	r6, r4
 8001d26:	e78f      	b.n	8001c48 <HAL_TIM_PWM_ConfigChannel+0x1e8>
    tmpccer &= ~TIM_CCER_CC3NP;
 8001d28:	4c1d      	ldr	r4, [pc, #116]	@ (8001da0 <HAL_TIM_PWM_ConfigChannel+0x340>)
 8001d2a:	4020      	ands	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d2c:	68cc      	ldr	r4, [r1, #12]
 8001d2e:	0224      	lsls	r4, r4, #8
 8001d30:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 8001d32:	480d      	ldr	r0, [pc, #52]	@ (8001d68 <HAL_TIM_PWM_ConfigChannel+0x308>)
 8001d34:	4020      	ands	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001d36:	4c1b      	ldr	r4, [pc, #108]	@ (8001da4 <HAL_TIM_PWM_ConfigChannel+0x344>)
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001d38:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001d3a:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d3c:	698d      	ldr	r5, [r1, #24]
 8001d3e:	433d      	orrs	r5, r7
 8001d40:	012d      	lsls	r5, r5, #4
 8001d42:	4325      	orrs	r5, r4
 8001d44:	e752      	b.n	8001bec <HAL_TIM_PWM_ConfigChannel+0x18c>
  __HAL_LOCK(htim);
 8001d46:	2002      	movs	r0, #2
 8001d48:	e69d      	b.n	8001a86 <HAL_TIM_PWM_ConfigChannel+0x26>
 8001d4a:	46c0      	nop			@ (mov r8, r8)
 8001d4c:	080025a0 	.word	0x080025a0
 8001d50:	ffefffff 	.word	0xffefffff
 8001d54:	feff8fff 	.word	0xfeff8fff
 8001d58:	ffdfffff 	.word	0xffdfffff
 8001d5c:	40012c00 	.word	0x40012c00
 8001d60:	40014400 	.word	0x40014400
 8001d64:	40014800 	.word	0x40014800
 8001d68:	fffffbff 	.word	0xfffffbff
 8001d6c:	fffeff8c 	.word	0xfffeff8c
 8001d70:	feff8cff 	.word	0xfeff8cff
 8001d74:	fffffeff 	.word	0xfffffeff
 8001d78:	fffffdff 	.word	0xfffffdff
 8001d7c:	ffffefff 	.word	0xffffefff
 8001d80:	ffffdfff 	.word	0xffffdfff
 8001d84:	fffeffff 	.word	0xfffeffff
 8001d88:	fffeff8f 	.word	0xfffeff8f
 8001d8c:	fffdffff 	.word	0xfffdffff
 8001d90:	fffffcff 	.word	0xfffffcff
 8001d94:	fffbffff 	.word	0xfffbffff
 8001d98:	fffff3ff 	.word	0xfffff3ff
 8001d9c:	ffffbfff 	.word	0xffffbfff
 8001da0:	fffff7ff 	.word	0xfffff7ff
 8001da4:	ffffcfff 	.word	0xffffcfff

08001da8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001da8:	233c      	movs	r3, #60	@ 0x3c
{
 8001daa:	b570      	push	{r4, r5, r6, lr}
 8001dac:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8001dae:	5cc0      	ldrb	r0, [r0, r3]
 8001db0:	2801      	cmp	r0, #1
 8001db2:	d100      	bne.n	8001db6 <HAL_TIM_ConfigClockSource+0xe>
 8001db4:	e073      	b.n	8001e9e <HAL_TIM_ConfigClockSource+0xf6>
 8001db6:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001db8:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8001dba:	54d4      	strb	r4, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 8001dc0:	6810      	ldr	r0, [r2, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dc2:	4d51      	ldr	r5, [pc, #324]	@ (8001f08 <HAL_TIM_ConfigClockSource+0x160>)
  tmpsmcr = htim->Instance->SMCR;
 8001dc4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dc6:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8001dc8:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001dca:	680b      	ldr	r3, [r1, #0]
 8001dcc:	2b60      	cmp	r3, #96	@ 0x60
 8001dce:	d100      	bne.n	8001dd2 <HAL_TIM_ConfigClockSource+0x2a>
 8001dd0:	e067      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0xfa>
 8001dd2:	d81d      	bhi.n	8001e10 <HAL_TIM_ConfigClockSource+0x68>
 8001dd4:	2b40      	cmp	r3, #64	@ 0x40
 8001dd6:	d100      	bne.n	8001dda <HAL_TIM_ConfigClockSource+0x32>
 8001dd8:	e07d      	b.n	8001ed6 <HAL_TIM_ConfigClockSource+0x12e>
 8001dda:	d93f      	bls.n	8001e5c <HAL_TIM_ConfigClockSource+0xb4>
 8001ddc:	2b50      	cmp	r3, #80	@ 0x50
 8001dde:	d135      	bne.n	8001e4c <HAL_TIM_ConfigClockSource+0xa4>
                               sClockSourceConfig->ClockPolarity,
 8001de0:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001de2:	68cb      	ldr	r3, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001de4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001de6:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001de8:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dea:	43a6      	bics	r6, r4
 8001dec:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001dee:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8001df0:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001df2:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001df4:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001df6:	240a      	movs	r4, #10
 8001df8:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8001dfa:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001dfc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001dfe:	6201      	str	r1, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001e00:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e02:	4942      	ldr	r1, [pc, #264]	@ (8001f0c <HAL_TIM_ConfigClockSource+0x164>)
 8001e04:	400b      	ands	r3, r1
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e06:	2157      	movs	r1, #87	@ 0x57
 8001e08:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001e0a:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	e01e      	b.n	8001e4e <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 8001e10:	2480      	movs	r4, #128	@ 0x80
 8001e12:	0164      	lsls	r4, r4, #5
 8001e14:	42a3      	cmp	r3, r4
 8001e16:	d0f9      	beq.n	8001e0c <HAL_TIM_ConfigClockSource+0x64>
 8001e18:	2480      	movs	r4, #128	@ 0x80
 8001e1a:	01a4      	lsls	r4, r4, #6
 8001e1c:	42a3      	cmp	r3, r4
 8001e1e:	d12b      	bne.n	8001e78 <HAL_TIM_ConfigClockSource+0xd0>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001e20:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e22:	4b3b      	ldr	r3, [pc, #236]	@ (8001f10 <HAL_TIM_ConfigClockSource+0x168>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e24:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e26:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e28:	688b      	ldr	r3, [r1, #8]
 8001e2a:	68c9      	ldr	r1, [r1, #12]
 8001e2c:	432b      	orrs	r3, r5
 8001e2e:	0209      	lsls	r1, r1, #8
 8001e30:	430b      	orrs	r3, r1
 8001e32:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001e34:	6083      	str	r3, [r0, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e36:	2380      	movs	r3, #128	@ 0x80
 8001e38:	6881      	ldr	r1, [r0, #8]
 8001e3a:	01db      	lsls	r3, r3, #7
 8001e3c:	430b      	orrs	r3, r1
 8001e3e:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e40:	2000      	movs	r0, #0
 8001e42:	e004      	b.n	8001e4e <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 8001e44:	2110      	movs	r1, #16
 8001e46:	001c      	movs	r4, r3
 8001e48:	438c      	bics	r4, r1
 8001e4a:	d00c      	beq.n	8001e66 <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 8001e4c:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8001e4e:	233d      	movs	r3, #61	@ 0x3d
 8001e50:	2101      	movs	r1, #1
 8001e52:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 8001e54:	2100      	movs	r1, #0
 8001e56:	3b01      	subs	r3, #1
 8001e58:	54d1      	strb	r1, [r2, r3]
}
 8001e5a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001e5c:	2b20      	cmp	r3, #32
 8001e5e:	d002      	beq.n	8001e66 <HAL_TIM_ConfigClockSource+0xbe>
 8001e60:	d9f0      	bls.n	8001e44 <HAL_TIM_ConfigClockSource+0x9c>
 8001e62:	2b30      	cmp	r3, #48	@ 0x30
 8001e64:	d1f2      	bne.n	8001e4c <HAL_TIM_ConfigClockSource+0xa4>
  tmpsmcr = TIMx->SMCR;
 8001e66:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e68:	4c28      	ldr	r4, [pc, #160]	@ (8001f0c <HAL_TIM_ConfigClockSource+0x164>)
 8001e6a:	4021      	ands	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e6c:	430b      	orrs	r3, r1
 8001e6e:	2107      	movs	r1, #7
 8001e70:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8001e72:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e74:	2000      	movs	r0, #0
 8001e76:	e7ea      	b.n	8001e4e <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 8001e78:	2b70      	cmp	r3, #112	@ 0x70
 8001e7a:	d1e7      	bne.n	8001e4c <HAL_TIM_ConfigClockSource+0xa4>
  tmpsmcr = TIMx->SMCR;
 8001e7c:	6884      	ldr	r4, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e7e:	4b24      	ldr	r3, [pc, #144]	@ (8001f10 <HAL_TIM_ConfigClockSource+0x168>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e80:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e82:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e84:	688b      	ldr	r3, [r1, #8]
 8001e86:	68c9      	ldr	r1, [r1, #12]
 8001e88:	432b      	orrs	r3, r5
 8001e8a:	0209      	lsls	r1, r1, #8
 8001e8c:	430b      	orrs	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e8e:	2177      	movs	r1, #119	@ 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e90:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 8001e92:	6083      	str	r3, [r0, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001e94:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e96:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8001e98:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	e7d7      	b.n	8001e4e <HAL_TIM_ConfigClockSource+0xa6>
  __HAL_LOCK(htim);
 8001e9e:	2002      	movs	r0, #2
 8001ea0:	e7db      	b.n	8001e5a <HAL_TIM_ConfigClockSource+0xb2>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ea2:	2610      	movs	r6, #16
  tmpccer = TIMx->CCER;
 8001ea4:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ea6:	6a05      	ldr	r5, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8001ea8:	684b      	ldr	r3, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001eaa:	43b5      	bics	r5, r6
                               sClockSourceConfig->ClockFilter);
 8001eac:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001eae:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eb0:	6985      	ldr	r5, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001eb2:	4e18      	ldr	r6, [pc, #96]	@ (8001f14 <HAL_TIM_ConfigClockSource+0x16c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001eb4:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001eb6:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001eb8:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001eba:	25a0      	movs	r5, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ebc:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ebe:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ec0:	4323      	orrs	r3, r4
  TIMx->CCMR1 = tmpccmr1 ;
 8001ec2:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ec4:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001ec6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ec8:	4910      	ldr	r1, [pc, #64]	@ (8001f0c <HAL_TIM_ConfigClockSource+0x164>)
 8001eca:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ecc:	2167      	movs	r1, #103	@ 0x67
 8001ece:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8001ed0:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	e7bb      	b.n	8001e4e <HAL_TIM_ConfigClockSource+0xa6>
                               sClockSourceConfig->ClockPolarity,
 8001ed6:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001ed8:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001eda:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001edc:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ede:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ee0:	43a6      	bics	r6, r4
 8001ee2:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ee4:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8001ee6:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ee8:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001eea:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001eec:	240a      	movs	r4, #10
 8001eee:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8001ef0:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8001ef2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ef4:	6201      	str	r1, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001ef6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ef8:	4904      	ldr	r1, [pc, #16]	@ (8001f0c <HAL_TIM_ConfigClockSource+0x164>)
 8001efa:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001efc:	2147      	movs	r1, #71	@ 0x47
 8001efe:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8001f00:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001f02:	2000      	movs	r0, #0
 8001f04:	e7a3      	b.n	8001e4e <HAL_TIM_ConfigClockSource+0xa6>
 8001f06:	46c0      	nop			@ (mov r8, r8)
 8001f08:	ffce0088 	.word	0xffce0088
 8001f0c:	ffcfff8f 	.word	0xffcfff8f
 8001f10:	ffff00ff 	.word	0xffff00ff
 8001f14:	ffff0fff 	.word	0xffff0fff

08001f18 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8001f18:	233c      	movs	r3, #60	@ 0x3c
{
 8001f1a:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001f1c:	5cc2      	ldrb	r2, [r0, r3]
 8001f1e:	2a01      	cmp	r2, #1
 8001f20:	d04d      	beq.n	8001fbe <HAL_TIM_SlaveConfigSynchro+0xa6>
 8001f22:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001f24:	2202      	movs	r2, #2
  __HAL_LOCK(htim);
 8001f26:	54c5      	strb	r5, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8001f28:	3301      	adds	r3, #1
 8001f2a:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8001f2c:	6804      	ldr	r4, [r0, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8002028 <HAL_TIM_SlaveConfigSynchro+0x110>)
  tmpsmcr = htim->Instance->SMCR;
 8001f30:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001f32:	4e3e      	ldr	r6, [pc, #248]	@ (800202c <HAL_TIM_SlaveConfigSynchro+0x114>)
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f34:	401a      	ands	r2, r3
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001f36:	684b      	ldr	r3, [r1, #4]
 8001f38:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001f3a:	4032      	ands	r2, r6
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001f3c:	680e      	ldr	r6, [r1, #0]
 8001f3e:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8001f40:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8001f42:	2b50      	cmp	r3, #80	@ 0x50
 8001f44:	d05f      	beq.n	8002006 <HAL_TIM_SlaveConfigSynchro+0xee>
 8001f46:	d90f      	bls.n	8001f68 <HAL_TIM_SlaveConfigSynchro+0x50>
 8001f48:	2b60      	cmp	r3, #96	@ 0x60
 8001f4a:	d03a      	beq.n	8001fc2 <HAL_TIM_SlaveConfigSynchro+0xaa>
 8001f4c:	2b70      	cmp	r3, #112	@ 0x70
 8001f4e:	d10e      	bne.n	8001f6e <HAL_TIM_SlaveConfigSynchro+0x56>
  tmpsmcr = TIMx->SMCR;
 8001f50:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f52:	4b37      	ldr	r3, [pc, #220]	@ (8002030 <HAL_TIM_SlaveConfigSynchro+0x118>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f54:	688d      	ldr	r5, [r1, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f56:	401a      	ands	r2, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f58:	68cb      	ldr	r3, [r1, #12]
 8001f5a:	6909      	ldr	r1, [r1, #16]
 8001f5c:	432b      	orrs	r3, r5
 8001f5e:	0209      	lsls	r1, r1, #8
 8001f60:	430b      	orrs	r3, r1
 8001f62:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8001f64:	60a3      	str	r3, [r4, #8]
 8001f66:	e00f      	b.n	8001f88 <HAL_TIM_SlaveConfigSynchro+0x70>
  switch (sSlaveConfig->InputTrigger)
 8001f68:	2b40      	cmp	r3, #64	@ 0x40
 8001f6a:	d03d      	beq.n	8001fe8 <HAL_TIM_SlaveConfigSynchro+0xd0>
 8001f6c:	d907      	bls.n	8001f7e <HAL_TIM_SlaveConfigSynchro+0x66>
    htim->State = HAL_TIM_STATE_READY;
 8001f6e:	233d      	movs	r3, #61	@ 0x3d
 8001f70:	2201      	movs	r2, #1
 8001f72:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(htim);
 8001f74:	2200      	movs	r2, #0
 8001f76:	3b01      	subs	r3, #1
 8001f78:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8001f7a:	2001      	movs	r0, #1
 8001f7c:	e013      	b.n	8001fa6 <HAL_TIM_SlaveConfigSynchro+0x8e>
  switch (sSlaveConfig->InputTrigger)
 8001f7e:	2b20      	cmp	r3, #32
 8001f80:	d002      	beq.n	8001f88 <HAL_TIM_SlaveConfigSynchro+0x70>
 8001f82:	d911      	bls.n	8001fa8 <HAL_TIM_SlaveConfigSynchro+0x90>
 8001f84:	2b30      	cmp	r3, #48	@ 0x30
 8001f86:	d1f2      	bne.n	8001f6e <HAL_TIM_SlaveConfigSynchro+0x56>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001f88:	2240      	movs	r2, #64	@ 0x40
 8001f8a:	68e3      	ldr	r3, [r4, #12]
 8001f8c:	4393      	bics	r3, r2
 8001f8e:	60e3      	str	r3, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001f90:	68e3      	ldr	r3, [r4, #12]
 8001f92:	4a28      	ldr	r2, [pc, #160]	@ (8002034 <HAL_TIM_SlaveConfigSynchro+0x11c>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	60e3      	str	r3, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 8001f98:	2201      	movs	r2, #1
 8001f9a:	233d      	movs	r3, #61	@ 0x3d
 8001f9c:	54c2      	strb	r2, [r0, r3]
  __HAL_UNLOCK(htim);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8001fa4:	2000      	movs	r0, #0
}
 8001fa6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8001fa8:	2210      	movs	r2, #16
 8001faa:	4393      	bics	r3, r2
 8001fac:	d0ec      	beq.n	8001f88 <HAL_TIM_SlaveConfigSynchro+0x70>
    htim->State = HAL_TIM_STATE_READY;
 8001fae:	233d      	movs	r3, #61	@ 0x3d
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(htim);
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8001fba:	2001      	movs	r0, #1
 8001fbc:	e7f3      	b.n	8001fa6 <HAL_TIM_SlaveConfigSynchro+0x8e>
  __HAL_LOCK(htim);
 8001fbe:	2002      	movs	r0, #2
 8001fc0:	e7f1      	b.n	8001fa6 <HAL_TIM_SlaveConfigSynchro+0x8e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fc2:	2610      	movs	r6, #16
                               sSlaveConfig->TriggerPolarity,
 8001fc4:	688b      	ldr	r3, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8001fc6:	690a      	ldr	r2, [r1, #16]
  tmpccer = TIMx->CCER;
 8001fc8:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fca:	6a25      	ldr	r5, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001fcc:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fce:	43b5      	bics	r5, r6
 8001fd0:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fd2:	69a5      	ldr	r5, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001fd4:	4e18      	ldr	r6, [pc, #96]	@ (8002038 <HAL_TIM_SlaveConfigSynchro+0x120>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8001fd6:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001fd8:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001fda:	432a      	orrs	r2, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001fdc:	25a0      	movs	r5, #160	@ 0xa0
 8001fde:	43a9      	bics	r1, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 8001fe0:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8001fe2:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8001fe4:	6223      	str	r3, [r4, #32]
 8001fe6:	e7cf      	b.n	8001f88 <HAL_TIM_SlaveConfigSynchro+0x70>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8001fe8:	2e05      	cmp	r6, #5
 8001fea:	d0c0      	beq.n	8001f6e <HAL_TIM_SlaveConfigSynchro+0x56>
      tmpccer = htim->Instance->CCER;
 8001fec:	6a26      	ldr	r6, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001fee:	6a23      	ldr	r3, [r4, #32]
 8001ff0:	43ab      	bics	r3, r5
 8001ff2:	6223      	str	r3, [r4, #32]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ff4:	23f0      	movs	r3, #240	@ 0xf0
      tmpccmr1 = htim->Instance->CCMR1;
 8001ff6:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ff8:	439a      	bics	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001ffa:	690b      	ldr	r3, [r1, #16]
 8001ffc:	011b      	lsls	r3, r3, #4
 8001ffe:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 8002000:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8002002:	6226      	str	r6, [r4, #32]
      break;
 8002004:	e7c0      	b.n	8001f88 <HAL_TIM_SlaveConfigSynchro+0x70>
                               sSlaveConfig->TriggerPolarity,
 8002006:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8002008:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 800200a:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800200c:	6a26      	ldr	r6, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800200e:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002010:	43ae      	bics	r6, r5
 8002012:	6226      	str	r6, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002014:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8002016:	69a5      	ldr	r5, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002018:	43b5      	bics	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800201a:	432b      	orrs	r3, r5
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800201c:	250a      	movs	r5, #10
 800201e:	43a9      	bics	r1, r5
  tmpccer |= TIM_ICPolarity;
 8002020:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002022:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8002024:	6222      	str	r2, [r4, #32]
 8002026:	e7af      	b.n	8001f88 <HAL_TIM_SlaveConfigSynchro+0x70>
 8002028:	ffcfff8f 	.word	0xffcfff8f
 800202c:	fffefff8 	.word	0xfffefff8
 8002030:	ffff00ff 	.word	0xffff00ff
 8002034:	ffffbfff 	.word	0xffffbfff
 8002038:	ffff0fff 	.word	0xffff0fff

0800203c <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 800203c:	4770      	bx	lr
 800203e:	46c0      	nop			@ (mov r8, r8)

08002040 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002040:	4770      	bx	lr
 8002042:	46c0      	nop			@ (mov r8, r8)

08002044 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8002044:	4770      	bx	lr
 8002046:	46c0      	nop			@ (mov r8, r8)

08002048 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8002048:	4770      	bx	lr
 800204a:	46c0      	nop			@ (mov r8, r8)

0800204c <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800204c:	2202      	movs	r2, #2
{
 800204e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002050:	6803      	ldr	r3, [r0, #0]
{
 8002052:	0005      	movs	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 8002054:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002056:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002058:	4222      	tst	r2, r4
 800205a:	d001      	beq.n	8002060 <HAL_TIM_IRQHandler+0x14>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800205c:	4232      	tst	r2, r6
 800205e:	d162      	bne.n	8002126 <HAL_TIM_IRQHandler+0xda>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002060:	2304      	movs	r3, #4
 8002062:	4223      	tst	r3, r4
 8002064:	d001      	beq.n	800206a <HAL_TIM_IRQHandler+0x1e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002066:	4233      	tst	r3, r6
 8002068:	d149      	bne.n	80020fe <HAL_TIM_IRQHandler+0xb2>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800206a:	2308      	movs	r3, #8
 800206c:	4223      	tst	r3, r4
 800206e:	d001      	beq.n	8002074 <HAL_TIM_IRQHandler+0x28>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002070:	4233      	tst	r3, r6
 8002072:	d132      	bne.n	80020da <HAL_TIM_IRQHandler+0x8e>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002074:	2310      	movs	r3, #16
 8002076:	4223      	tst	r3, r4
 8002078:	d001      	beq.n	800207e <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800207a:	4233      	tst	r3, r6
 800207c:	d119      	bne.n	80020b2 <HAL_TIM_IRQHandler+0x66>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800207e:	2301      	movs	r3, #1
 8002080:	4223      	tst	r3, r4
 8002082:	d001      	beq.n	8002088 <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002084:	4233      	tst	r3, r6
 8002086:	d16a      	bne.n	800215e <HAL_TIM_IRQHandler+0x112>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002088:	2780      	movs	r7, #128	@ 0x80
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800208a:	2382      	movs	r3, #130	@ 0x82
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800208c:	007f      	lsls	r7, r7, #1
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800208e:	019b      	lsls	r3, r3, #6
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002090:	4027      	ands	r7, r4
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002092:	421c      	tst	r4, r3
 8002094:	d056      	beq.n	8002144 <HAL_TIM_IRQHandler+0xf8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002096:	0633      	lsls	r3, r6, #24
 8002098:	d469      	bmi.n	800216e <HAL_TIM_IRQHandler+0x122>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800209a:	2340      	movs	r3, #64	@ 0x40
 800209c:	4223      	tst	r3, r4
 800209e:	d002      	beq.n	80020a6 <HAL_TIM_IRQHandler+0x5a>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80020a0:	4233      	tst	r3, r6
 80020a2:	d000      	beq.n	80020a6 <HAL_TIM_IRQHandler+0x5a>
 80020a4:	e073      	b.n	800218e <HAL_TIM_IRQHandler+0x142>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020a6:	2320      	movs	r3, #32
 80020a8:	4223      	tst	r3, r4
 80020aa:	d001      	beq.n	80020b0 <HAL_TIM_IRQHandler+0x64>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80020ac:	4233      	tst	r3, r6
 80020ae:	d14e      	bne.n	800214e <HAL_TIM_IRQHandler+0x102>
}
 80020b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020b2:	2211      	movs	r2, #17
 80020b4:	682b      	ldr	r3, [r5, #0]
 80020b6:	4252      	negs	r2, r2
 80020b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020ba:	3219      	adds	r2, #25
 80020bc:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020be:	69da      	ldr	r2, [r3, #28]
 80020c0:	23c0      	movs	r3, #192	@ 0xc0
 80020c2:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80020c4:	0028      	movs	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020c6:	421a      	tst	r2, r3
 80020c8:	d172      	bne.n	80021b0 <HAL_TIM_IRQHandler+0x164>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ca:	f7ff ffb7 	bl	800203c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ce:	0028      	movs	r0, r5
 80020d0:	f7ff ffb8 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d4:	2300      	movs	r3, #0
 80020d6:	772b      	strb	r3, [r5, #28]
 80020d8:	e7d1      	b.n	800207e <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020da:	2209      	movs	r2, #9
 80020dc:	682b      	ldr	r3, [r5, #0]
 80020de:	4252      	negs	r2, r2
 80020e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020e2:	320d      	adds	r2, #13
 80020e4:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020e6:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80020e8:	0028      	movs	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020ea:	079b      	lsls	r3, r3, #30
 80020ec:	d15d      	bne.n	80021aa <HAL_TIM_IRQHandler+0x15e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ee:	f7ff ffa5 	bl	800203c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020f2:	0028      	movs	r0, r5
 80020f4:	f7ff ffa6 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f8:	2300      	movs	r3, #0
 80020fa:	772b      	strb	r3, [r5, #28]
 80020fc:	e7ba      	b.n	8002074 <HAL_TIM_IRQHandler+0x28>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020fe:	2205      	movs	r2, #5
 8002100:	682b      	ldr	r3, [r5, #0]
 8002102:	4252      	negs	r2, r2
 8002104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002106:	3207      	adds	r2, #7
 8002108:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800210a:	699a      	ldr	r2, [r3, #24]
 800210c:	23c0      	movs	r3, #192	@ 0xc0
 800210e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002110:	0028      	movs	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002112:	421a      	tst	r2, r3
 8002114:	d146      	bne.n	80021a4 <HAL_TIM_IRQHandler+0x158>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002116:	f7ff ff91 	bl	800203c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800211a:	0028      	movs	r0, r5
 800211c:	f7ff ff92 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002120:	2300      	movs	r3, #0
 8002122:	772b      	strb	r3, [r5, #28]
 8002124:	e7a1      	b.n	800206a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002126:	3a05      	subs	r2, #5
 8002128:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800212a:	3204      	adds	r2, #4
 800212c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	079b      	lsls	r3, r3, #30
 8002132:	d134      	bne.n	800219e <HAL_TIM_IRQHandler+0x152>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002134:	f7ff ff82 	bl	800203c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002138:	0028      	movs	r0, r5
 800213a:	f7ff ff83 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800213e:	2300      	movs	r3, #0
 8002140:	772b      	strb	r3, [r5, #28]
 8002142:	e78d      	b.n	8002060 <HAL_TIM_IRQHandler+0x14>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002144:	2f00      	cmp	r7, #0
 8002146:	d0a8      	beq.n	800209a <HAL_TIM_IRQHandler+0x4e>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002148:	0633      	lsls	r3, r6, #24
 800214a:	d5a6      	bpl.n	800209a <HAL_TIM_IRQHandler+0x4e>
 800214c:	e018      	b.n	8002180 <HAL_TIM_IRQHandler+0x134>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800214e:	2221      	movs	r2, #33	@ 0x21
 8002150:	682b      	ldr	r3, [r5, #0]
 8002152:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8002154:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002156:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002158:	f000 f8c6 	bl	80022e8 <HAL_TIMEx_CommutCallback>
}
 800215c:	e7a8      	b.n	80020b0 <HAL_TIM_IRQHandler+0x64>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800215e:	2202      	movs	r2, #2
 8002160:	682b      	ldr	r3, [r5, #0]
 8002162:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8002164:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002166:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002168:	f7fe f856 	bl	8000218 <HAL_TIM_PeriodElapsedCallback>
 800216c:	e78c      	b.n	8002088 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800216e:	682b      	ldr	r3, [r5, #0]
 8002170:	4a11      	ldr	r2, [pc, #68]	@ (80021b8 <HAL_TIM_IRQHandler+0x16c>)
      HAL_TIMEx_BreakCallback(htim);
 8002172:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002174:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002176:	f000 f8b9 	bl	80022ec <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800217a:	2f00      	cmp	r7, #0
 800217c:	d100      	bne.n	8002180 <HAL_TIM_IRQHandler+0x134>
 800217e:	e78c      	b.n	800209a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002180:	682b      	ldr	r3, [r5, #0]
 8002182:	4a0e      	ldr	r2, [pc, #56]	@ (80021bc <HAL_TIM_IRQHandler+0x170>)
      HAL_TIMEx_Break2Callback(htim);
 8002184:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002186:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002188:	f000 f8b2 	bl	80022f0 <HAL_TIMEx_Break2Callback>
 800218c:	e785      	b.n	800209a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800218e:	2241      	movs	r2, #65	@ 0x41
 8002190:	682b      	ldr	r3, [r5, #0]
 8002192:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8002194:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002196:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002198:	f7ff ff56 	bl	8002048 <HAL_TIM_TriggerCallback>
 800219c:	e783      	b.n	80020a6 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_IC_CaptureCallback(htim);
 800219e:	f7ff ff4f 	bl	8002040 <HAL_TIM_IC_CaptureCallback>
 80021a2:	e7cc      	b.n	800213e <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80021a4:	f7ff ff4c 	bl	8002040 <HAL_TIM_IC_CaptureCallback>
 80021a8:	e7ba      	b.n	8002120 <HAL_TIM_IRQHandler+0xd4>
        HAL_TIM_IC_CaptureCallback(htim);
 80021aa:	f7ff ff49 	bl	8002040 <HAL_TIM_IC_CaptureCallback>
 80021ae:	e7a3      	b.n	80020f8 <HAL_TIM_IRQHandler+0xac>
        HAL_TIM_IC_CaptureCallback(htim);
 80021b0:	f7ff ff46 	bl	8002040 <HAL_TIM_IC_CaptureCallback>
 80021b4:	e78e      	b.n	80020d4 <HAL_TIM_IRQHandler+0x88>
 80021b6:	46c0      	nop			@ (mov r8, r8)
 80021b8:	ffffdf7f 	.word	0xffffdf7f
 80021bc:	fffffeff 	.word	0xfffffeff

080021c0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80021c0:	233c      	movs	r3, #60	@ 0x3c
{
 80021c2:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80021c4:	5cc3      	ldrb	r3, [r0, r3]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d026      	beq.n	8002218 <HAL_TIMEx_MasterConfigSynchronization+0x58>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021ca:	233d      	movs	r3, #61	@ 0x3d
 80021cc:	2202      	movs	r2, #2
 80021ce:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80021d0:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80021d2:	4d12      	ldr	r5, [pc, #72]	@ (800221c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 = htim->Instance->CR2;
 80021d4:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021d6:	680e      	ldr	r6, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80021d8:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80021da:	42aa      	cmp	r2, r5
 80021dc:	d00e      	beq.n	80021fc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 &= ~TIM_CR2_MMS;
 80021de:	2570      	movs	r5, #112	@ 0x70
 80021e0:	43ab      	bics	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021e2:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80021e4:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d00f      	beq.n	800220c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021ec:	233d      	movs	r3, #61	@ 0x3d
 80021ee:	2201      	movs	r2, #1
 80021f0:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 80021f2:	2200      	movs	r2, #0
 80021f4:	3b01      	subs	r3, #1
 80021f6:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80021f8:	2000      	movs	r0, #0
}
 80021fa:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 80021fc:	4d09      	ldr	r5, [pc, #36]	@ (8002224 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80021fe:	402b      	ands	r3, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002200:	684d      	ldr	r5, [r1, #4]
 8002202:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8002204:	2570      	movs	r5, #112	@ 0x70
 8002206:	43ab      	bics	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002208:	4333      	orrs	r3, r6
  htim->Instance->CR2 = tmpcr2;
 800220a:	6053      	str	r3, [r2, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800220c:	2380      	movs	r3, #128	@ 0x80
 800220e:	439c      	bics	r4, r3
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002210:	688b      	ldr	r3, [r1, #8]
 8002212:	431c      	orrs	r4, r3
    htim->Instance->SMCR = tmpsmcr;
 8002214:	6094      	str	r4, [r2, #8]
 8002216:	e7e9      	b.n	80021ec <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  __HAL_LOCK(htim);
 8002218:	2002      	movs	r0, #2
 800221a:	e7ee      	b.n	80021fa <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 800221c:	40012c00 	.word	0x40012c00
 8002220:	40000400 	.word	0x40000400
 8002224:	ff0fffff 	.word	0xff0fffff

08002228 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002228:	233c      	movs	r3, #60	@ 0x3c
{
 800222a:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800222c:	5cc3      	ldrb	r3, [r0, r3]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d03d      	beq.n	80022ae <HAL_TIMEx_ConfigBreakDeadTime+0x86>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002232:	4a20      	ldr	r2, [pc, #128]	@ (80022b4 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8002234:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002236:	6804      	ldr	r4, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002238:	4013      	ands	r3, r2
 800223a:	688a      	ldr	r2, [r1, #8]
 800223c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800223e:	4a1e      	ldr	r2, [pc, #120]	@ (80022b8 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8002240:	4013      	ands	r3, r2
 8002242:	684a      	ldr	r2, [r1, #4]
 8002244:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002246:	4a1d      	ldr	r2, [pc, #116]	@ (80022bc <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8002248:	4013      	ands	r3, r2
 800224a:	680a      	ldr	r2, [r1, #0]
 800224c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800224e:	4a1c      	ldr	r2, [pc, #112]	@ (80022c0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8002250:	4013      	ands	r3, r2
 8002252:	690a      	ldr	r2, [r1, #16]
 8002254:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002256:	4a1b      	ldr	r2, [pc, #108]	@ (80022c4 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8002258:	4013      	ands	r3, r2
 800225a:	694a      	ldr	r2, [r1, #20]
 800225c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800225e:	4a1a      	ldr	r2, [pc, #104]	@ (80022c8 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8002260:	4013      	ands	r3, r2
 8002262:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002264:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002266:	4a19      	ldr	r2, [pc, #100]	@ (80022cc <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002268:	4013      	ands	r3, r2
 800226a:	698a      	ldr	r2, [r1, #24]
 800226c:	0412      	lsls	r2, r2, #16
 800226e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002270:	4a17      	ldr	r2, [pc, #92]	@ (80022d0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002272:	4013      	ands	r3, r2
 8002274:	69ca      	ldr	r2, [r1, #28]
 8002276:	4313      	orrs	r3, r2
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002278:	4a16      	ldr	r2, [pc, #88]	@ (80022d4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 800227a:	4294      	cmp	r4, r2
 800227c:	d005      	beq.n	800228a <HAL_TIMEx_ConfigBreakDeadTime+0x62>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800227e:	6463      	str	r3, [r4, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002280:	2200      	movs	r2, #0
 8002282:	233c      	movs	r3, #60	@ 0x3c
 8002284:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002286:	2000      	movs	r0, #0
}
 8002288:	bd10      	pop	{r4, pc}
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800228a:	4a13      	ldr	r2, [pc, #76]	@ (80022d8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800228c:	4013      	ands	r3, r2
 800228e:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8002290:	0512      	lsls	r2, r2, #20
 8002292:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002294:	4b11      	ldr	r3, [pc, #68]	@ (80022dc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002296:	401a      	ands	r2, r3
 8002298:	6a0b      	ldr	r3, [r1, #32]
 800229a:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800229c:	4b10      	ldr	r3, [pc, #64]	@ (80022e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800229e:	401a      	ands	r2, r3
 80022a0:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 80022a2:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80022a4:	4b0f      	ldr	r3, [pc, #60]	@ (80022e4 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>)
 80022a6:	401a      	ands	r2, r3
 80022a8:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80022aa:	4313      	orrs	r3, r2
 80022ac:	e7e7      	b.n	800227e <HAL_TIMEx_ConfigBreakDeadTime+0x56>
  __HAL_LOCK(htim);
 80022ae:	2002      	movs	r0, #2
 80022b0:	e7ea      	b.n	8002288 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 80022b2:	46c0      	nop			@ (mov r8, r8)
 80022b4:	fffffcff 	.word	0xfffffcff
 80022b8:	fffffbff 	.word	0xfffffbff
 80022bc:	fffff7ff 	.word	0xfffff7ff
 80022c0:	ffffefff 	.word	0xffffefff
 80022c4:	ffffdfff 	.word	0xffffdfff
 80022c8:	ffffbfff 	.word	0xffffbfff
 80022cc:	fff0ffff 	.word	0xfff0ffff
 80022d0:	efffffff 	.word	0xefffffff
 80022d4:	40012c00 	.word	0x40012c00
 80022d8:	ff0fffff 	.word	0xff0fffff
 80022dc:	feffffff 	.word	0xfeffffff
 80022e0:	fdffffff 	.word	0xfdffffff
 80022e4:	dfffffff 	.word	0xdfffffff

080022e8 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80022e8:	4770      	bx	lr
 80022ea:	46c0      	nop			@ (mov r8, r8)

080022ec <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80022ec:	4770      	bx	lr
 80022ee:	46c0      	nop			@ (mov r8, r8)

080022f0 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80022f0:	4770      	bx	lr
 80022f2:	46c0      	nop			@ (mov r8, r8)

080022f4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80022f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022f6:	464e      	mov	r6, r9
 80022f8:	46de      	mov	lr, fp
 80022fa:	4657      	mov	r7, sl
 80022fc:	4645      	mov	r5, r8
 80022fe:	b5e0      	push	{r5, r6, r7, lr}
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002300:	680e      	ldr	r6, [r1, #0]
  pinpos = 0;
 8002302:	2400      	movs	r4, #0
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002304:	2e00      	cmp	r6, #0
 8002306:	d113      	bne.n	8002330 <LL_GPIO_Init+0x3c>
 8002308:	e05f      	b.n	80023ca <LL_GPIO_Init+0xd6>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800230a:	68c5      	ldr	r5, [r0, #12]
 800230c:	46a8      	mov	r8, r5
 800230e:	4647      	mov	r7, r8
 8002310:	690d      	ldr	r5, [r1, #16]
 8002312:	401f      	ands	r7, r3
 8002314:	4355      	muls	r5, r2
 8002316:	433d      	orrs	r5, r7
 8002318:	60c5      	str	r5, [r0, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800231a:	465b      	mov	r3, fp
 800231c:	6805      	ldr	r5, [r0, #0]
 800231e:	402b      	ands	r3, r5
 8002320:	4665      	mov	r5, ip
 8002322:	436a      	muls	r2, r5
 8002324:	4313      	orrs	r3, r2
 8002326:	6003      	str	r3, [r0, #0]
 8002328:	0033      	movs	r3, r6
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 800232a:	3401      	adds	r4, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800232c:	40e3      	lsrs	r3, r4
 800232e:	d04c      	beq.n	80023ca <LL_GPIO_Init+0xd6>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002330:	2301      	movs	r3, #1
 8002332:	0035      	movs	r5, r6
 8002334:	40a3      	lsls	r3, r4
 8002336:	401d      	ands	r5, r3
    if (currentpin != 0x00u)
 8002338:	421e      	tst	r6, r3
 800233a:	d0f5      	beq.n	8002328 <LL_GPIO_Init+0x34>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800233c:	002a      	movs	r2, r5
 800233e:	436a      	muls	r2, r5
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002340:	684b      	ldr	r3, [r1, #4]
 8002342:	2701      	movs	r7, #1
 8002344:	469c      	mov	ip, r3
 8002346:	0053      	lsls	r3, r2, #1
 8002348:	189b      	adds	r3, r3, r2
 800234a:	43db      	mvns	r3, r3
 800234c:	427f      	negs	r7, r7
 800234e:	4467      	add	r7, ip
 8002350:	469b      	mov	fp, r3
 8002352:	2f01      	cmp	r7, #1
 8002354:	d8d9      	bhi.n	800230a <LL_GPIO_Init+0x16>
 8002356:	6887      	ldr	r7, [r0, #8]
 8002358:	46b9      	mov	r9, r7
 800235a:	688f      	ldr	r7, [r1, #8]
 800235c:	4357      	muls	r7, r2
 800235e:	46b8      	mov	r8, r7
 8002360:	464f      	mov	r7, r9
 8002362:	401f      	ands	r7, r3
 8002364:	46b9      	mov	r9, r7
 8002366:	4647      	mov	r7, r8
 8002368:	464b      	mov	r3, r9
 800236a:	431f      	orrs	r7, r3
 800236c:	6087      	str	r7, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800236e:	6843      	ldr	r3, [r0, #4]
 8002370:	001f      	movs	r7, r3
 8002372:	68cb      	ldr	r3, [r1, #12]
 8002374:	43af      	bics	r7, r5
 8002376:	46b8      	mov	r8, r7
 8002378:	001f      	movs	r7, r3
 800237a:	436f      	muls	r7, r5
 800237c:	46b9      	mov	r9, r7
 800237e:	4647      	mov	r7, r8
 8002380:	464b      	mov	r3, r9
 8002382:	431f      	orrs	r7, r3
 8002384:	6047      	str	r7, [r0, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002386:	68c3      	ldr	r3, [r0, #12]
 8002388:	4699      	mov	r9, r3
 800238a:	690b      	ldr	r3, [r1, #16]
 800238c:	001f      	movs	r7, r3
 800238e:	4357      	muls	r7, r2
 8002390:	465b      	mov	r3, fp
 8002392:	46b8      	mov	r8, r7
 8002394:	464f      	mov	r7, r9
 8002396:	401f      	ands	r7, r3
 8002398:	46b9      	mov	r9, r7
 800239a:	4647      	mov	r7, r8
 800239c:	464b      	mov	r3, r9
 800239e:	431f      	orrs	r7, r3
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80023a0:	4663      	mov	r3, ip
 80023a2:	60c7      	str	r7, [r0, #12]
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d1b8      	bne.n	800231a <LL_GPIO_Init+0x26>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80023a8:	694b      	ldr	r3, [r1, #20]
 80023aa:	4698      	mov	r8, r3
        if (currentpin < LL_GPIO_PIN_8)
 80023ac:	2dff      	cmp	r5, #255	@ 0xff
 80023ae:	d813      	bhi.n	80023d8 <LL_GPIO_Init+0xe4>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80023b0:	0013      	movs	r3, r2
 80023b2:	4353      	muls	r3, r2
 80023b4:	4699      	mov	r9, r3
 80023b6:	464f      	mov	r7, r9
 80023b8:	6a05      	ldr	r5, [r0, #32]
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	1bdb      	subs	r3, r3, r7
 80023be:	439d      	bics	r5, r3
 80023c0:	4643      	mov	r3, r8
 80023c2:	437b      	muls	r3, r7
 80023c4:	431d      	orrs	r5, r3
 80023c6:	6205      	str	r5, [r0, #32]
}
 80023c8:	e7a7      	b.n	800231a <LL_GPIO_Init+0x26>
  }

  return (SUCCESS);
}
 80023ca:	2000      	movs	r0, #0
 80023cc:	bcf0      	pop	{r4, r5, r6, r7}
 80023ce:	46bb      	mov	fp, r7
 80023d0:	46b2      	mov	sl, r6
 80023d2:	46a9      	mov	r9, r5
 80023d4:	46a0      	mov	r8, r4
 80023d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80023d8:	0a2d      	lsrs	r5, r5, #8
 80023da:	436d      	muls	r5, r5
 80023dc:	436d      	muls	r5, r5
 80023de:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80023e0:	4699      	mov	r9, r3
 80023e2:	012b      	lsls	r3, r5, #4
 80023e4:	1b5b      	subs	r3, r3, r5
 80023e6:	469a      	mov	sl, r3
 80023e8:	464b      	mov	r3, r9
 80023ea:	4657      	mov	r7, sl
 80023ec:	43bb      	bics	r3, r7
 80023ee:	4699      	mov	r9, r3
 80023f0:	4643      	mov	r3, r8
 80023f2:	436b      	muls	r3, r5
 80023f4:	001d      	movs	r5, r3
 80023f6:	464b      	mov	r3, r9
 80023f8:	431d      	orrs	r5, r3
 80023fa:	6245      	str	r5, [r0, #36]	@ 0x24
}
 80023fc:	e78d      	b.n	800231a <LL_GPIO_Init+0x26>
 80023fe:	46c0      	nop			@ (mov r8, r8)

08002400 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002400:	4a19      	ldr	r2, [pc, #100]	@ (8002468 <LL_TIM_Init+0x68>)
{
 8002402:	b530      	push	{r4, r5, lr}
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002404:	6803      	ldr	r3, [r0, #0]

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002406:	688d      	ldr	r5, [r1, #8]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002408:	880c      	ldrh	r4, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800240a:	4290      	cmp	r0, r2
 800240c:	d026      	beq.n	800245c <LL_TIM_Init+0x5c>
 800240e:	4a17      	ldr	r2, [pc, #92]	@ (800246c <LL_TIM_Init+0x6c>)
 8002410:	4290      	cmp	r0, r2
 8002412:	d012      	beq.n	800243a <LL_TIM_Init+0x3a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002414:	4a16      	ldr	r2, [pc, #88]	@ (8002470 <LL_TIM_Init+0x70>)
 8002416:	4290      	cmp	r0, r2
 8002418:	d013      	beq.n	8002442 <LL_TIM_Init+0x42>
 800241a:	4a16      	ldr	r2, [pc, #88]	@ (8002474 <LL_TIM_Init+0x74>)
 800241c:	4290      	cmp	r0, r2
 800241e:	d002      	beq.n	8002426 <LL_TIM_Init+0x26>
 8002420:	4a15      	ldr	r2, [pc, #84]	@ (8002478 <LL_TIM_Init+0x78>)
 8002422:	4290      	cmp	r0, r2
 8002424:	d111      	bne.n	800244a <LL_TIM_Init+0x4a>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002426:	4a15      	ldr	r2, [pc, #84]	@ (800247c <LL_TIM_Init+0x7c>)
 8002428:	4013      	ands	r3, r2
 800242a:	68ca      	ldr	r2, [r1, #12]
 800242c:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800242e:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002430:	62c5      	str	r5, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8002432:	6284      	str	r4, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002434:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002436:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8002438:	e00a      	b.n	8002450 <LL_TIM_Init+0x50>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800243a:	2270      	movs	r2, #112	@ 0x70
 800243c:	4393      	bics	r3, r2
 800243e:	684a      	ldr	r2, [r1, #4]
 8002440:	4313      	orrs	r3, r2
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002442:	4a0e      	ldr	r2, [pc, #56]	@ (800247c <LL_TIM_Init+0x7c>)
 8002444:	4013      	ands	r3, r2
 8002446:	68ca      	ldr	r2, [r1, #12]
 8002448:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800244a:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800244c:	62c5      	str	r5, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 800244e:	6284      	str	r4, [r0, #40]	@ 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002450:	2201      	movs	r2, #1
 8002452:	6943      	ldr	r3, [r0, #20]
 8002454:	4313      	orrs	r3, r2
 8002456:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8002458:	2000      	movs	r0, #0
 800245a:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800245c:	2270      	movs	r2, #112	@ 0x70
 800245e:	4393      	bics	r3, r2
 8002460:	684a      	ldr	r2, [r1, #4]
 8002462:	4313      	orrs	r3, r2
 8002464:	e7df      	b.n	8002426 <LL_TIM_Init+0x26>
 8002466:	46c0      	nop			@ (mov r8, r8)
 8002468:	40012c00 	.word	0x40012c00
 800246c:	40000400 	.word	0x40000400
 8002470:	40002000 	.word	0x40002000
 8002474:	40014400 	.word	0x40014400
 8002478:	40014800 	.word	0x40014800
 800247c:	fffffcff 	.word	0xfffffcff

08002480 <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002480:	4a09      	ldr	r2, [pc, #36]	@ (80024a8 <LL_mDelay+0x28>)
{
 8002482:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002484:	6813      	ldr	r3, [r2, #0]
 8002486:	9301      	str	r3, [sp, #4]
   uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002488:	9b01      	ldr	r3, [sp, #4]
  tmpDelay  = Delay;
  /* Add a period to guaranty minimum wait */
  if (tmpDelay  < LL_MAX_DELAY)
  {
    tmpDelay ++;
 800248a:	1c43      	adds	r3, r0, #1
 800248c:	1e59      	subs	r1, r3, #1
 800248e:	418b      	sbcs	r3, r1
  }

  while (tmpDelay  != 0U)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002490:	2180      	movs	r1, #128	@ 0x80
    tmpDelay ++;
 8002492:	18c0      	adds	r0, r0, r3
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002494:	0249      	lsls	r1, r1, #9
 8002496:	6813      	ldr	r3, [r2, #0]
 8002498:	420b      	tst	r3, r1
 800249a:	d0fc      	beq.n	8002496 <LL_mDelay+0x16>
    {
      tmpDelay --;
 800249c:	3801      	subs	r0, #1
 800249e:	2800      	cmp	r0, #0
 80024a0:	d1f9      	bne.n	8002496 <LL_mDelay+0x16>
    }
  }
}
 80024a2:	b002      	add	sp, #8
 80024a4:	4770      	bx	lr
 80024a6:	46c0      	nop			@ (mov r8, r8)
 80024a8:	e000e010 	.word	0xe000e010

080024ac <memset>:
 80024ac:	0003      	movs	r3, r0
 80024ae:	1882      	adds	r2, r0, r2
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d100      	bne.n	80024b6 <memset+0xa>
 80024b4:	4770      	bx	lr
 80024b6:	7019      	strb	r1, [r3, #0]
 80024b8:	3301      	adds	r3, #1
 80024ba:	e7f9      	b.n	80024b0 <memset+0x4>

080024bc <__libc_init_array>:
 80024bc:	b570      	push	{r4, r5, r6, lr}
 80024be:	2600      	movs	r6, #0
 80024c0:	4c0c      	ldr	r4, [pc, #48]	@ (80024f4 <__libc_init_array+0x38>)
 80024c2:	4d0d      	ldr	r5, [pc, #52]	@ (80024f8 <__libc_init_array+0x3c>)
 80024c4:	1b64      	subs	r4, r4, r5
 80024c6:	10a4      	asrs	r4, r4, #2
 80024c8:	42a6      	cmp	r6, r4
 80024ca:	d109      	bne.n	80024e0 <__libc_init_array+0x24>
 80024cc:	2600      	movs	r6, #0
 80024ce:	f000 f819 	bl	8002504 <_init>
 80024d2:	4c0a      	ldr	r4, [pc, #40]	@ (80024fc <__libc_init_array+0x40>)
 80024d4:	4d0a      	ldr	r5, [pc, #40]	@ (8002500 <__libc_init_array+0x44>)
 80024d6:	1b64      	subs	r4, r4, r5
 80024d8:	10a4      	asrs	r4, r4, #2
 80024da:	42a6      	cmp	r6, r4
 80024dc:	d105      	bne.n	80024ea <__libc_init_array+0x2e>
 80024de:	bd70      	pop	{r4, r5, r6, pc}
 80024e0:	00b3      	lsls	r3, r6, #2
 80024e2:	58eb      	ldr	r3, [r5, r3]
 80024e4:	4798      	blx	r3
 80024e6:	3601      	adds	r6, #1
 80024e8:	e7ee      	b.n	80024c8 <__libc_init_array+0xc>
 80024ea:	00b3      	lsls	r3, r6, #2
 80024ec:	58eb      	ldr	r3, [r5, r3]
 80024ee:	4798      	blx	r3
 80024f0:	3601      	adds	r6, #1
 80024f2:	e7f2      	b.n	80024da <__libc_init_array+0x1e>
 80024f4:	080025f4 	.word	0x080025f4
 80024f8:	080025f4 	.word	0x080025f4
 80024fc:	080025f8 	.word	0x080025f8
 8002500:	080025f4 	.word	0x080025f4

08002504 <_init>:
 8002504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002506:	46c0      	nop			@ (mov r8, r8)
 8002508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800250a:	bc08      	pop	{r3}
 800250c:	469e      	mov	lr, r3
 800250e:	4770      	bx	lr

08002510 <_fini>:
 8002510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002512:	46c0      	nop			@ (mov r8, r8)
 8002514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002516:	bc08      	pop	{r3}
 8002518:	469e      	mov	lr, r3
 800251a:	4770      	bx	lr
