// Seed: 112631163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_10;
  wire  id_11;
  logic id_12;
  wire  id_13 = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(.id_4(id_5 - id_6)),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_17;
  output wand id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  and primCall (id_12, id_19, id_10, id_17, id_3, id_2, id_18, id_20, id_8, id_14, id_15);
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_18,
      id_19,
      id_19,
      id_13,
      id_20,
      id_18,
      id_12
  );
  output wire id_1;
  wire [1 : 1] id_21;
  assign id_16 = -1'h0;
endmodule
