--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf -ucf microblaze_top.ucf

Design file:              microblaze_top.ncd
Physical constraint file: microblaze_top.pcf
Device,package,speed:     xc4vsx55,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 148 paths analyzed, 39 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.334ns.
--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_reg (SLICE_X55Y225.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y207.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y206.F1     net (fanout=2)        0.586   rst_generator_0/rst_cnt<4>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.G2     net (fanout=2)        0.735   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.Y      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_reg_cmp_ge0000111
    SLICE_X55Y225.SR     net (fanout=1)        0.879   rst_generator_0/rst_reg_cmp_ge0000
    SLICE_X55Y225.CLK    Tsrck                 1.037   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (2.157ns logic, 2.200ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_2 (FF)
  Destination:          rst_generator_0/rst_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_2 to rst_generator_0/rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    SLICE_X53Y206.F2     net (fanout=2)        0.530   rst_generator_0/rst_cnt<2>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.G2     net (fanout=2)        0.735   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.Y      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_reg_cmp_ge0000111
    SLICE_X55Y225.SR     net (fanout=1)        0.879   rst_generator_0/rst_reg_cmp_ge0000
    SLICE_X55Y225.CLK    Tsrck                 1.037   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (2.157ns logic, 2.144ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_3 (FF)
  Destination:          rst_generator_0/rst_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_3 to rst_generator_0/rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.YQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    SLICE_X53Y206.F3     net (fanout=2)        0.416   rst_generator_0/rst_cnt<3>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.G2     net (fanout=2)        0.735   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.Y      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_reg_cmp_ge0000111
    SLICE_X55Y225.SR     net (fanout=1)        0.879   rst_generator_0/rst_reg_cmp_ge0000
    SLICE_X55Y225.CLK    Tsrck                 1.037   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (2.157ns logic, 2.030ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_cnt_2 (SLICE_X52Y206.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_6 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.400ns (Levels of Logic = 2)
  Clock Path Skew:      -0.437ns (0.709 - 1.146)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_6 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<6>
                                                       rst_generator_0/rst_cnt_6
    SLICE_X53Y206.BX     net (fanout=2)        0.394   rst_generator_0/rst_cnt<6>
    SLICE_X53Y206.XMUX   Tbxx                  0.511   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.F2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.645   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (1.619ns logic, 1.781ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.112 - 0.121)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y207.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y206.F1     net (fanout=2)        0.586   rst_generator_0/rst_cnt<4>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.F2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.645   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.674ns logic, 1.973ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_2 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_2 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    SLICE_X53Y206.F2     net (fanout=2)        0.530   rst_generator_0/rst_cnt<2>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.F2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.645   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.674ns logic, 1.917ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_cnt_3 (SLICE_X52Y206.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_6 (FF)
  Destination:          rst_generator_0/rst_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.400ns (Levels of Logic = 2)
  Clock Path Skew:      -0.437ns (0.709 - 1.146)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_6 to rst_generator_0/rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<6>
                                                       rst_generator_0/rst_cnt_6
    SLICE_X53Y206.BX     net (fanout=2)        0.394   rst_generator_0/rst_cnt<6>
    SLICE_X53Y206.XMUX   Tbxx                  0.511   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.F2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.645   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (1.619ns logic, 1.781ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.112 - 0.121)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y207.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y206.F1     net (fanout=2)        0.586   rst_generator_0/rst_cnt<4>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.F2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.645   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.674ns logic, 1.973ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_2 (FF)
  Destination:          rst_generator_0/rst_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_2 to rst_generator_0/rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    SLICE_X53Y206.F2     net (fanout=2)        0.530   rst_generator_0/rst_cnt<2>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y209.F2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y209.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.645   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.674ns logic, 1.917ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X52Y228.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.123 - 0.113)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y229.XQ     Tcko                  0.331   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X52Y228.BY     net (fanout=1)        0.295   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X52Y228.CLK    Tckdi       (-Th)     0.081   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.250ns logic, 0.295ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X52Y229.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y229.YQ     Tcko                  0.331   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X52Y229.BX     net (fanout=1)        0.289   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X52Y229.CLK    Tckdi       (-Th)     0.082   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.249ns logic, 0.289ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X53Y228.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.123 - 0.113)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y228.YQ     Tcko                  0.331   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X53Y228.BY     net (fanout=1)        0.295   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X53Y228.CLK    Tckdi       (-Th)     0.068   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.263ns logic, 0.295ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.332ns (300.120MHz) (Tdcmpco)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK2X
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK2X
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUFG
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD      
   TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 365809 paths analyzed, 12343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6 (SLICE_X23Y56.G1), 461 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.940ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF
    SLICE_X12Y4.F1       net (fanout=67)       5.241   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<4>
    SLICE_X12Y4.X        Tilo                  0.195   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Mram_Reg_File52.SLICEM_F
    SLICE_X15Y5.F3       net (fanout=1)        0.419   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107
    SLICE_X15Y5.X        Tilo                  0.194   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/inst_LPM_MUX2511
    SLICE_X18Y54.G2      net (fanout=1)        1.752   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<6>
    SLICE_X18Y54.XMUX    Tif5x                 0.560   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27_F
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27
    SLICE_X23Y56.G1      net (fanout=1)        1.008   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<6>
    SLICE_X23Y56.CLK     Tgck                  0.231   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1<6>1
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (1.520ns logic, 8.420ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.463ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF
    SLICE_X14Y4.F1       net (fanout=67)       5.024   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<4>
    SLICE_X14Y4.X        Tilo                  0.195   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N105
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Mram_Reg_File51.SLICEM_F
    SLICE_X15Y5.F4       net (fanout=1)        0.159   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N105
    SLICE_X15Y5.X        Tilo                  0.194   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/inst_LPM_MUX2511
    SLICE_X18Y54.G2      net (fanout=1)        1.752   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<6>
    SLICE_X18Y54.XMUX    Tif5x                 0.560   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27_F
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27
    SLICE_X23Y56.G1      net (fanout=1)        1.008   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<6>
    SLICE_X23Y56.CLK     Tgck                  0.231   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1<6>1
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6
    -------------------------------------------------  ---------------------------
    Total                                      9.463ns (1.520ns logic, 7.943ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.988ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y37.XQ      Tcko                  0.360   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<1>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF
    SLICE_X12Y4.F4       net (fanout=68)       4.269   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<1>
    SLICE_X12Y4.X        Tilo                  0.195   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Mram_Reg_File52.SLICEM_F
    SLICE_X15Y5.F3       net (fanout=1)        0.419   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107
    SLICE_X15Y5.X        Tilo                  0.194   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/inst_LPM_MUX2511
    SLICE_X18Y54.G2      net (fanout=1)        1.752   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<6>
    SLICE_X18Y54.XMUX    Tif5x                 0.560   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27_F
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27
    SLICE_X23Y56.G1      net (fanout=1)        1.008   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<6>
    SLICE_X23Y56.CLK     Tgck                  0.231   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1<6>1
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6
    -------------------------------------------------  ---------------------------
    Total                                      8.988ns (1.540ns logic, 7.448ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (SLICE_X51Y99.G2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0 (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.453ns (Levels of Logic = 6)
  Clock Path Skew:      -0.452ns (1.646 - 2.098)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0 to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.YQ      Tcko                  0.360   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0
    SLICE_X35Y38.G3      net (fanout=13)       0.849   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i<0>
    SLICE_X35Y38.Y       Tilo                  0.194   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N11
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_GPR_Wr_Addr<1>111
    SLICE_X30Y39.G2      net (fanout=9)        0.764   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N46
    SLICE_X30Y39.Y       Tilo                  0.195   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001
    SLICE_X30Y39.F3      net (fanout=36)       0.222   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted
    SLICE_X30Y39.X       Tilo                  0.195   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or00001
    SLICE_X35Y113.G3     net (fanout=2)        1.659   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
    SLICE_X35Y113.Y      Tilo                  0.194   microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1
    SLICE_X37Y60.G4      net (fanout=13)       1.409   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready
    SLICE_X37Y60.Y       Tilo                  0.194   microblaze_i/microblaze_0/N316
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_0_or000011
    SLICE_X51Y99.G2      net (fanout=75)       2.655   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0
    SLICE_X51Y99.CLK     Tgck                  0.563   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<9>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/keep_or_new_9_or00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.453ns (1.895ns logic, 7.558ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1 (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.371ns (Levels of Logic = 6)
  Clock Path Skew:      -0.452ns (1.646 - 2.098)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1 to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.XQ      Tcko                  0.360   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1
    SLICE_X35Y38.G4      net (fanout=3)        0.767   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1
    SLICE_X35Y38.Y       Tilo                  0.194   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N11
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_GPR_Wr_Addr<1>111
    SLICE_X30Y39.G2      net (fanout=9)        0.764   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N46
    SLICE_X30Y39.Y       Tilo                  0.195   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001
    SLICE_X30Y39.F3      net (fanout=36)       0.222   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted
    SLICE_X30Y39.X       Tilo                  0.195   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or00001
    SLICE_X35Y113.G3     net (fanout=2)        1.659   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
    SLICE_X35Y113.Y      Tilo                  0.194   microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1
    SLICE_X37Y60.G4      net (fanout=13)       1.409   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready
    SLICE_X37Y60.Y       Tilo                  0.194   microblaze_i/microblaze_0/N316
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_0_or000011
    SLICE_X51Y99.G2      net (fanout=75)       2.655   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0
    SLICE_X51Y99.CLK     Tgck                  0.563   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<9>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/keep_or_new_9_or00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.371ns (1.895ns logic, 7.476ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.981ns (Levels of Logic = 5)
  Clock Path Skew:      -0.448ns (1.646 - 2.094)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31 to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.XQ      Tcko                  0.360   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i<31>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31
    SLICE_X30Y39.G1      net (fanout=13)       1.335   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i<31>
    SLICE_X30Y39.Y       Tilo                  0.195   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001
    SLICE_X30Y39.F3      net (fanout=36)       0.222   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted
    SLICE_X30Y39.X       Tilo                  0.195   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or00001
    SLICE_X35Y113.G3     net (fanout=2)        1.659   microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>
    SLICE_X35Y113.Y      Tilo                  0.194   microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1
    SLICE_X37Y60.G4      net (fanout=13)       1.409   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready
    SLICE_X37Y60.Y       Tilo                  0.194   microblaze_i/microblaze_0/N316
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_0_or000011
    SLICE_X51Y99.G2      net (fanout=75)       2.655   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0
    SLICE_X51Y99.CLK     Tgck                  0.563   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<9>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/keep_or_new_9_or00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    -------------------------------------------------  ---------------------------
    Total                                      8.981ns (1.701ns logic, 7.280ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (SLICE_X51Y99.BX), 168 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10 (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.717ns (1.646 - 2.363)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10 to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.XQ      Tcko                  0.360   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10
    SLICE_X22Y38.F1      net (fanout=1)        1.609   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<10>
    SLICE_X22Y38.COUT    Topcyf                0.576   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[6].I_Part_Of_Zero_Detect/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/nibble_Zero_5_not00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[5].I_Part_Of_Zero_Detect
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[6].I_Part_Of_Zero_Detect
    SLICE_X22Y39.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[6].I_Part_Of_Zero_Detect/O
    SLICE_X22Y39.COUT    Tbyp                  0.089   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[7].I_Part_Of_Zero_Detect
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X22Y40.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X22Y40.COUT    Tbyp                  0.089   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3
    SLICE_X31Y35.F2      net (fanout=2)        1.505   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X31Y35.COUT    Topcyf                0.573   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3<1>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y36.CIN     net (fanout=147)      0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y36.COUT    Tbyp                  0.086   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y37.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y37.COUT    Tbyp                  0.086   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y38.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y38.COUT    Tbyp                  0.086   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y39.XB      Tcinxb                0.307   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_byte_access
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X51Y99.BX      net (fanout=294)      3.316   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X51Y99.CLK     Tdick                 0.500   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<9>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (2.752ns logic, 6.430ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_0 (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.363ns (Levels of Logic = 8)
  Clock Path Skew:      -0.457ns (1.646 - 2.103)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_0 to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.YQ      Tcko                  0.360   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc<0>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_0
    SLICE_X32Y37.F4      net (fanout=11)       0.803   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc<0>
    SLICE_X32Y37.X       Tilo                  0.195   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21
    SLICE_X22Y40.F3      net (fanout=1)        0.971   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2
    SLICE_X22Y40.COUT    Topcyf                0.575   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3
    SLICE_X31Y35.F2      net (fanout=2)        1.505   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X31Y35.COUT    Topcyf                0.573   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3<1>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y36.CIN     net (fanout=147)      0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y36.COUT    Tbyp                  0.086   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y37.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y37.COUT    Tbyp                  0.086   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y38.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y38.COUT    Tbyp                  0.086   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y39.XB      Tcinxb                0.307   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_byte_access
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X51Y99.BX      net (fanout=294)      3.316   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X51Y99.CLK     Tdick                 0.500   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<9>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.363ns (2.768ns logic, 6.595ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.453ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (1.646 - 1.962)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y88.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF
    SLICE_X39Y31.G1      net (fanout=4)        2.482   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<8>
    SLICE_X39Y31.Y       Tilo                  0.194   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict_0_and000026
    SLICE_X39Y31.F1      net (fanout=1)        0.550   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict_0_and000026/O
    SLICE_X39Y31.X       Tilo                  0.194   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict_0_and000082
    SLICE_X31Y37.G3      net (fanout=3)        0.925   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict
    SLICE_X31Y37.COUT    Topcyg                0.559   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_7_mux00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y38.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y38.COUT    Tbyp                  0.086   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X31Y39.XB      Tcinxb                0.307   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_byte_access
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X51Y99.BX      net (fanout=294)      3.316   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X51Y99.CLK     Tdick                 0.500   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<9>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.453ns (2.180ns logic, 7.273ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3 (SLICE_X32Y103.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3 (FF)
  Destination:          microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3 to microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y103.XQ     Tcko                  0.313   microblaze_i/mb_plb_M_ABus<35>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3
    SLICE_X32Y103.F4     net (fanout=1)        0.308   microblaze_i/mb_plb_M_ABus<35>
    SLICE_X32Y103.CLK    Tckf        (-Th)     0.141   microblaze_i/mb_plb_PLB_ABus<3>
                                                       microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout2_0_or00001
                                                       microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.172ns logic, 0.308ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13 (SLICE_X30Y99.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13 (FF)
  Destination:          microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13 to microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.XQ      Tcko                  0.313   microblaze_i/mb_plb_M_ABus<45>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13
    SLICE_X30Y99.F4      net (fanout=1)        0.308   microblaze_i/mb_plb_M_ABus<45>
    SLICE_X30Y99.CLK     Tckf        (-Th)     0.141   microblaze_i/mb_plb_PLB_ABus<13>
                                                       microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout12_0_or00001
                                                       microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.172ns logic, 0.308ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR (SLICE_X56Y33.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3 (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3 to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y32.XQ      Tcko                  0.313   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3
    SLICE_X56Y33.G4      net (fanout=1)        0.320   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3
    SLICE_X56Y33.CLK     Tckg        (-Th)     0.143   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_and00001
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.170ns logic, 0.320ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BML)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X1Y12.CLK
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_MPL)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X1Y11.CLK
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Logical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X = PERIOD     
    TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16342 paths analyzed, 4016 endpoints analyzed, 120 failing endpoints
 120 timing errors detected. (120 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.822ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2 (SLICE_X30Y209.F4), 384 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2 (FF)
  Requirement:          2.500ns
  Data Path Delay:      10.086ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.265ns (2.074 - 2.339)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y29.DOA7    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X30Y241.F3     net (fanout=1)        1.696   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<7>
    SLICE_X30Y241.F5     Tif5                  0.454   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_729
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_20
    SLICE_X30Y240.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
    SLICE_X30Y240.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f57
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_6
    SLICE_X30Y241.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f67
    SLICE_X30Y241.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6
    SLICE_X31Y241.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f77
    SLICE_X31Y241.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6
    SLICE_X32Y223.G4     net (fanout=2)        1.069   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data<7>
    SLICE_X32Y223.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_1/N487
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>77_SW12
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>77_SW1_f5
    SLICE_X29Y210.G3     net (fanout=2)        1.116   microblaze_i/plb_dac_1/N487
    SLICE_X29Y210.XMUX   Tif5x                 0.574   microblaze_i/plb_dac_1/N389
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>110_SW0_SW02
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>110_SW0_SW0_f5
    SLICE_X29Y209.F4     net (fanout=1)        0.429   microblaze_i/plb_dac_1/N389
    SLICE_X29Y209.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_1/N125
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0_G
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0
    SLICE_X30Y209.F4     net (fanout=1)        0.356   microblaze_i/plb_dac_1/N125
    SLICE_X30Y209.CLK    Tfck                  0.264   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<2>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.086ns (5.420ns logic, 4.666ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2 (FF)
  Requirement:          2.500ns
  Data Path Delay:      10.074ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.265ns (2.074 - 2.339)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y29.DOA7    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X30Y241.F3     net (fanout=1)        1.696   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<7>
    SLICE_X30Y241.F5     Tif5                  0.454   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_729
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_20
    SLICE_X30Y240.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
    SLICE_X30Y240.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f57
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_6
    SLICE_X30Y241.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f67
    SLICE_X30Y241.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6
    SLICE_X31Y241.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f77
    SLICE_X31Y241.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6
    SLICE_X32Y223.G4     net (fanout=2)        1.069   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data<7>
    SLICE_X32Y223.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_1/N487
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>77_SW12
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>77_SW1_f5
    SLICE_X29Y210.F3     net (fanout=2)        1.112   microblaze_i/plb_dac_1/N487
    SLICE_X29Y210.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_1/N389
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>110_SW0_SW01
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>110_SW0_SW0_f5
    SLICE_X29Y209.F4     net (fanout=1)        0.429   microblaze_i/plb_dac_1/N389
    SLICE_X29Y209.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_1/N125
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0_G
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0
    SLICE_X30Y209.F4     net (fanout=1)        0.356   microblaze_i/plb_dac_1/N125
    SLICE_X30Y209.CLK    Tfck                  0.264   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<2>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.074ns (5.412ns logic, 4.662ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2 (FF)
  Requirement:          2.500ns
  Data Path Delay:      10.068ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.265ns (2.074 - 2.339)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y29.DOA7    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X30Y241.F3     net (fanout=1)        1.696   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<7>
    SLICE_X30Y241.F5     Tif5                  0.454   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_729
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_20
    SLICE_X30Y240.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
    SLICE_X30Y240.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f57
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_6
    SLICE_X30Y241.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f67
    SLICE_X30Y241.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6
    SLICE_X31Y241.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f77
    SLICE_X31Y241.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f521
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6
    SLICE_X32Y223.F4     net (fanout=2)        1.056   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data<7>
    SLICE_X32Y223.XMUX   Tif5x                 0.555   microblaze_i/plb_dac_1/N487
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>77_SW11
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>77_SW1_f5
    SLICE_X29Y210.G3     net (fanout=2)        1.116   microblaze_i/plb_dac_1/N487
    SLICE_X29Y210.XMUX   Tif5x                 0.574   microblaze_i/plb_dac_1/N389
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>110_SW0_SW02
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<24>110_SW0_SW0_f5
    SLICE_X29Y209.F4     net (fanout=1)        0.429   microblaze_i/plb_dac_1/N389
    SLICE_X29Y209.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_1/N125
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0_G
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0
    SLICE_X30Y209.F4     net (fanout=1)        0.356   microblaze_i/plb_dac_1/N125
    SLICE_X30Y209.CLK    Tfck                  0.264   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<2>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.068ns (5.415ns logic, 4.653ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (SLICE_X72Y199.G2), 384 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      10.221ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (2.074 - 2.078)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X9Y19.DOPA0   Trcko_DOPAW           2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X72Y139.F3     net (fanout=1)        1.507   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<8>
    SLICE_X72Y139.F5     Tif5                  0.454   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_852
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_24
    SLICE_X72Y138.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
    SLICE_X72Y138.FX     Tinbfx                0.260   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f526
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_16
    SLICE_X72Y139.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f617
    SLICE_X72Y139.FX     Tinafx                0.267   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7
    SLICE_X73Y137.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78
    SLICE_X73Y137.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X74Y177.G3     net (fanout=2)        1.287   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/i_arb_data<8>
    SLICE_X74Y177.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_0/N491
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>77_SW12
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>77_SW1_f5
    SLICE_X74Y178.G3     net (fanout=2)        0.477   microblaze_i/plb_dac_0/N491
    SLICE_X74Y178.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_0/N403
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_SW1_SW02
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_SW1_SW0_f5
    SLICE_X75Y194.F4     net (fanout=1)        0.773   microblaze_i/plb_dac_0/N403
    SLICE_X75Y194.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_0/N133
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_G
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0
    SLICE_X72Y199.G2     net (fanout=1)        0.763   microblaze_i/plb_dac_0/N133
    SLICE_X72Y199.CLK    Tgck                  0.262   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<2>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     10.221ns (5.414ns logic, 4.807ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      10.195ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (2.074 - 2.078)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X9Y19.DOPA0   Trcko_DOPAW           2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X72Y139.F3     net (fanout=1)        1.507   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<8>
    SLICE_X72Y139.F5     Tif5                  0.454   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_852
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_24
    SLICE_X72Y138.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
    SLICE_X72Y138.FX     Tinbfx                0.260   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f526
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_16
    SLICE_X72Y139.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f617
    SLICE_X72Y139.FX     Tinafx                0.267   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7
    SLICE_X73Y137.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78
    SLICE_X73Y137.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X74Y177.G3     net (fanout=2)        1.287   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/i_arb_data<8>
    SLICE_X74Y177.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_0/N491
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>77_SW12
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>77_SW1_f5
    SLICE_X74Y178.F3     net (fanout=2)        0.456   microblaze_i/plb_dac_0/N491
    SLICE_X74Y178.XMUX   Tif5x                 0.555   microblaze_i/plb_dac_0/N403
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_SW1_SW01
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_SW1_SW0_f5
    SLICE_X75Y194.F4     net (fanout=1)        0.773   microblaze_i/plb_dac_0/N403
    SLICE_X75Y194.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_0/N133
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_G
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0
    SLICE_X72Y199.G2     net (fanout=1)        0.763   microblaze_i/plb_dac_0/N133
    SLICE_X72Y199.CLK    Tgck                  0.262   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<2>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     10.195ns (5.409ns logic, 4.786ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      10.195ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (2.074 - 2.078)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X9Y19.DOPA0   Trcko_DOPAW           2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X72Y139.F3     net (fanout=1)        1.507   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<8>
    SLICE_X72Y139.F5     Tif5                  0.454   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_852
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_24
    SLICE_X72Y138.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
    SLICE_X72Y138.FX     Tinbfx                0.260   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f526
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_16
    SLICE_X72Y139.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f617
    SLICE_X72Y139.FX     Tinafx                0.267   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7
    SLICE_X73Y137.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78
    SLICE_X73Y137.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X74Y177.F3     net (fanout=2)        1.266   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/i_arb_data<8>
    SLICE_X74Y177.XMUX   Tif5x                 0.555   microblaze_i/plb_dac_0/N491
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>77_SW11
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>77_SW1_f5
    SLICE_X74Y178.G3     net (fanout=2)        0.477   microblaze_i/plb_dac_0/N491
    SLICE_X74Y178.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_0/N403
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_SW1_SW02
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_SW1_SW0_f5
    SLICE_X75Y194.F4     net (fanout=1)        0.773   microblaze_i/plb_dac_0/N403
    SLICE_X75Y194.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_0/N133
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0_G
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<23>2_SW0
    SLICE_X72Y199.G2     net (fanout=1)        0.763   microblaze_i/plb_dac_0/N133
    SLICE_X72Y199.CLK    Tgck                  0.262   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<2>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     10.195ns (5.409ns logic, 4.786ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3 (SLICE_X30Y218.F4), 384 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      9.711ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.259ns (2.089 - 2.348)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOA6    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X28Y239.G1     net (fanout=1)        1.585   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<6>
    SLICE_X28Y239.F5     Tif5                  0.459   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_17
    SLICE_X28Y238.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
    SLICE_X28Y238.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f56
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_5
    SLICE_X28Y239.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f66
    SLICE_X28Y239.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5
    SLICE_X29Y239.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f76
    SLICE_X29Y239.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5
    SLICE_X31Y227.G4     net (fanout=2)        0.803   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data<6>
    SLICE_X31Y227.XMUX   Tif5x                 0.574   microblaze_i/plb_dac_1/N485
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77_SW12
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77_SW1_f5
    SLICE_X31Y224.G2     net (fanout=1)        0.712   microblaze_i/plb_dac_1/N485
    SLICE_X31Y224.Y      Tilo                  0.194   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<28>11
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77
    SLICE_X28Y222.G2     net (fanout=2)        0.561   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77
    SLICE_X28Y222.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_1/N143
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0_SW12
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0_SW1_f5
    SLICE_X30Y218.G3     net (fanout=1)        0.643   microblaze_i/plb_dac_1/N143
    SLICE_X30Y218.Y      Tilo                  0.195   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<3>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0
    SLICE_X30Y218.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0/O
    SLICE_X30Y218.CLK    Tfck                  0.264   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<3>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.711ns (5.248ns logic, 4.463ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      9.703ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.259ns (2.089 - 2.348)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOA6    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X28Y239.G1     net (fanout=1)        1.585   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<6>
    SLICE_X28Y239.F5     Tif5                  0.459   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_17
    SLICE_X28Y238.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
    SLICE_X28Y238.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f56
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_5
    SLICE_X28Y239.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f66
    SLICE_X28Y239.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5
    SLICE_X29Y239.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f76
    SLICE_X29Y239.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5
    SLICE_X31Y227.F4     net (fanout=2)        0.803   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data<6>
    SLICE_X31Y227.XMUX   Tif5x                 0.566   microblaze_i/plb_dac_1/N485
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77_SW11
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77_SW1_f5
    SLICE_X31Y224.G2     net (fanout=1)        0.712   microblaze_i/plb_dac_1/N485
    SLICE_X31Y224.Y      Tilo                  0.194   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<28>11
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77
    SLICE_X28Y222.G2     net (fanout=2)        0.561   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77
    SLICE_X28Y222.XMUX   Tif5x                 0.560   microblaze_i/plb_dac_1/N143
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0_SW12
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0_SW1_f5
    SLICE_X30Y218.G3     net (fanout=1)        0.643   microblaze_i/plb_dac_1/N143
    SLICE_X30Y218.Y      Tilo                  0.195   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<3>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0
    SLICE_X30Y218.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0/O
    SLICE_X30Y218.CLK    Tfck                  0.264   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<3>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.703ns (5.240ns logic, 4.463ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      9.701ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.259ns (2.089 - 2.348)
  Source Clock:         microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 falling at 2.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOA6    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X28Y239.G1     net (fanout=1)        1.585   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<6>
    SLICE_X28Y239.F5     Tif5                  0.459   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_17
    SLICE_X28Y238.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
    SLICE_X28Y238.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f56
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_5
    SLICE_X28Y239.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f66
    SLICE_X28Y239.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5
    SLICE_X29Y239.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f76
    SLICE_X29Y239.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f518
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5
    SLICE_X31Y227.G4     net (fanout=2)        0.803   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data<6>
    SLICE_X31Y227.XMUX   Tif5x                 0.574   microblaze_i/plb_dac_1/N485
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77_SW12
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77_SW1_f5
    SLICE_X31Y224.G2     net (fanout=1)        0.712   microblaze_i/plb_dac_1/N485
    SLICE_X31Y224.Y      Tilo                  0.194   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<28>11
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77
    SLICE_X28Y222.F2     net (fanout=2)        0.556   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>77
    SLICE_X28Y222.XMUX   Tif5x                 0.555   microblaze_i/plb_dac_1/N143
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0_SW11
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0_SW1_f5
    SLICE_X30Y218.G3     net (fanout=1)        0.643   microblaze_i/plb_dac_1/N143
    SLICE_X30Y218.Y      Tilo                  0.195   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<3>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0
    SLICE_X30Y218.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<25>2_SW0/O
    SLICE_X30Y218.CLK    Tfck                  0.264   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<3>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.701ns (5.243ns logic, 4.458ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b (SLICE_X62Y162.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5_24 (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (6.011 - 5.945)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5_24 to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y165.YQ     Tcko                  0.313   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5<25>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5_24
    SLICE_X62Y162.F3     net (fanout=3)        0.376   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5<24>
    SLICE_X62Y162.CLK    Tckf        (-Th)     0.141   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/sig00000040
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/q_freq_ctl<7>1
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.172ns logic, 0.376ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X3Y24.DIPA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2_23 (FF)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (6.165 - 6.126)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2_23 to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y189.XQ     Tcko                  0.331   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2<23>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2_23
    RAMB16_X3Y24.DIPA0   net (fanout=65)       0.532   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2<23>
    RAMB16_X3Y24.CLKA    Trckd_DIPA  (-Th)     0.322   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.009ns logic, 0.532ns route)
                                                       (1.7% logic, 98.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033 (SLICE_X27Y181.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6_16 (FF)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (6.225 - 6.193)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clock_generator_0_CLKOUT2 rising at 0.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6_16 to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y182.YQ     Tcko                  0.313   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6<17>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6_16
    SLICE_X27Y181.G4     net (fanout=2)        0.356   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6<16>
    SLICE_X27Y181.CLK    Tckg        (-Th)     0.125   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/sig00000030
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/q_freq_ctl<15>1
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.188ns logic, 0.356ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA
  Logical resource: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: microblaze_i/clock_generator_0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 2.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKB
  Logical resource: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: microblaze_i/clock_generator_0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 2.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA
  Logical resource: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA
  Location pin: RAMB16_X8Y24.CLKA
  Clock network: microblaze_i/clock_generator_0_CLKOUT2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD     
    TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"         
TS_sys_clk_pin / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 87 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.388ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (SLICE_X94Y213.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_reg (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 0)
  Clock Path Skew:      -2.408ns (-0.621 - 1.787)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: rst_generator_0/rst_reg to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y225.YQ     Tcko                  0.340   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    SLICE_X94Y213.BY     net (fanout=5)        2.551   rst_generator_0/rst_reg
    SLICE_X94Y213.CLK    Tdick                 0.250   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.590ns logic, 2.551ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (SLICE_X78Y104.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y207.YQ     Tcko                  0.340   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
    SLICE_X78Y104.BY     net (fanout=3)        3.658   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
    SLICE_X78Y104.CLK    Tdick                 0.280   microblaze_i/mb_reset
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (0.620ns logic, 3.658ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int (SLICE_X59Y226.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.818ns (Levels of Logic = 1)
  Clock Path Skew:      -0.373ns (0.785 - 1.158)
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y233.YQ     Tcko                  0.340   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr
    SLICE_X59Y226.G2     net (fanout=1)        2.247   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr
    SLICE_X59Y226.CLK    Tgck                  0.231   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int_rstpot
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (0.571ns logic, 2.247ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"
        TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2 (SLICE_X50Y206.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y207.YQ     Tcko                  0.331   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<0>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0
    SLICE_X50Y206.F4     net (fanout=1)        0.308   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<0>
    SLICE_X50Y206.CLK    Tckf        (-Th)     0.141   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<2>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2_and00001
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.190ns logic, 0.308ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (SLICE_X50Y215.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y215.YQ     Tcko                  0.331   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2
    SLICE_X50Y215.F4     net (fanout=4)        0.341   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<2>
    SLICE_X50Y215.CLK    Tckf        (-Th)     0.141   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Result<3>2
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.190ns logic, 0.341ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 (SLICE_X50Y215.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y215.YQ     Tcko                  0.331   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2
    SLICE_X50Y215.G4     net (fanout=4)        0.353   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<2>
    SLICE_X50Y215.CLK    Tckg        (-Th)     0.143   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<2>11
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.188ns logic, 0.353ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"
        TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/WS
  Location pin: SLICE_X58Y226.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 18.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<1>/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS
  Location pin: SLICE_X90Y233.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 18.628ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/WS
  Location pin: SLICE_X58Y226.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.334ns|     41.644ns|            0|          120|          148|       382238|
| TS_microblaze_i_clock_generato|     10.000ns|     10.000ns|          N/A|            0|            0|       365809|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLK0                         |             |             |             |             |             |             |             |
| TS_microblaze_i_clock_generato|      5.000ns|     20.822ns|          N/A|          120|            0|        16342|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLK2X                        |             |             |             |             |             |             |             |
| TS_microblaze_i_clock_generato|     20.000ns|     11.388ns|          N/A|            0|            0|           87|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLKDV                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   10.000|         |   10.411|    2.270|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 120  Score: 330312  (Setup/Max: 330312, Hold: 0)

Constraints cover 382386 paths, 0 nets, and 28505 connections

Design statistics:
   Minimum period:  20.822ns{1}   (Maximum frequency:  48.026MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 19 14:23:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



