// Seed: 4201327650
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output reg id_3
);
  logic id_4 = 1'd0;
  initial begin
    id_3 <= 1;
  end
endmodule
