$date
	Sat Mar  2 13:47:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vending_machine_tb $end
$var wire 1 ! out $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % rst $end
$var reg 2 ' c_state [1:0] $end
$var reg 2 ( change [1:0] $end
$var reg 2 ) n_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
1%
bx $
0#
bx "
x!
$end
#5000000000000
b0 "
b0 (
b0 )
b0 '
1#
#6000000000000
b10 $
b10 &
0%
#10000000000000
0#
#15000000000000
0!
b10 )
1#
#17000000000000
b0 $
b0 &
#20000000000000
0#
#25000000000000
b10 "
b10 (
b0 )
b10 '
1#
#30000000000000
0#
#35000000000000
b0 "
b0 (
b0 '
1#
#40000000000000
0#
#42000000000000
