Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct 30 19:37:47 2022
| Host         : DESKTOP-6LNBR6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_Controller_timing_summary_routed.rpt -pb VGA_Controller_timing_summary_routed.pb -rpx VGA_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    133         
DPIR-1     Warning           Asynchronous driver check      4           
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1026)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: freq_div/Q1_reg/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: freq_div/Q2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1026)
---------------------------------------------------
 There are 1026 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.726        0.000                      0                   87        0.125        0.000                      0                   87        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.726        0.000                      0                   87        0.125        0.000                      0                   87        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 3.300ns (53.483%)  route 2.870ns (46.517%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.925 r  mpg1/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.925    mpg1/Img_Control_reg[24]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.259 r  mpg1/Img_Control_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.259    mpg1_n_33
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[29]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.279ns (53.324%)  route 2.870ns (46.676%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.925 r  mpg1/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.925    mpg1/Img_Control_reg[24]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.238 r  mpg1/Img_Control_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.238    mpg1_n_31
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[31]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 3.205ns (52.755%)  route 2.870ns (47.245%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.925 r  mpg1/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.925    mpg1/Img_Control_reg[24]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.164 r  mpg1/Img_Control_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.164    mpg1_n_32
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[30]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 3.189ns (52.630%)  route 2.870ns (47.369%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.925 r  mpg1/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.925    mpg1/Img_Control_reg[24]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.148 r  mpg1/Img_Control_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.148    mpg1_n_34
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  Img_Control_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[28]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.186ns (52.607%)  route 2.870ns (47.393%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  mpg1/Img_Control_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.145    mpg1_n_29
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[25]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[25]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 3.165ns (52.442%)  route 2.870ns (47.558%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.124 r  mpg1/Img_Control_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.124    mpg1_n_27
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[27]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[27]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 3.091ns (51.852%)  route 2.870ns (48.148%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.050 r  mpg1/Img_Control_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.050    mpg1_n_28
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[26]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[26]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 3.075ns (51.722%)  route 2.870ns (48.278%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  mpg1/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    mpg1/Img_Control_reg[20]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.034 r  mpg1/Img_Control_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.034    mpg1_n_30
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  Img_Control_reg[24]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.062    14.985    Img_Control_reg[24]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.072ns (51.698%)  route 2.870ns (48.302%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.031 r  mpg1/Img_Control_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.031    mpg1_n_25
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[21]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.062    14.986    Img_Control_reg[21]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 3.051ns (51.526%)  route 2.870ns (48.473%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.275     6.820    Img_Control_reg[2]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.944 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     6.944    Img_Control[0]_i_67_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.476 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.476    Img_Control_reg[0]_i_50_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.590    Img_Control_reg[0]_i_36_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.704    Img_Control_reg[0]_i_23_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.932 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.595     9.527    mpg1/CO[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.313     9.840 r  mpg1/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     9.840    mpg1/Img_Control[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.241 r  mpg1/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.241    mpg1/Img_Control_reg[0]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  mpg1/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    mpg1/Img_Control_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.469    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.697 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.010 r  mpg1/Img_Control_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.010    mpg1_n_23
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[23]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.062    14.986    Img_Control_reg[23]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.249ns (50.009%)  route 0.249ns (49.991%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.249     1.838    mpg1/Q3
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.883 r  mpg1/Img_Control[12]_i_6/O
                         net (fo=1, routed)           0.000     1.883    mpg1/Img_Control[12]_i_6_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.946 r  mpg1/Img_Control_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    mpg1_n_15
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[15]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.252ns (49.941%)  route 0.253ns (50.059%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.253     1.842    mpg1/Q3
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.887 r  mpg1/Img_Control[12]_i_7/O
                         net (fo=1, routed)           0.000     1.887    mpg1/Img_Control[12]_i_7_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.953 r  mpg1/Img_Control_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.953    mpg1_n_16
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.256ns (50.518%)  route 0.251ns (49.482%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.251     1.840    mpg1/Q3
    SLICE_X44Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  mpg1/Img_Control[16]_i_9/O
                         net (fo=1, routed)           0.000     1.885    mpg1/Img_Control[16]_i_9_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.955 r  mpg1/Img_Control_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    mpg1_n_22
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[16]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.363ns (71.588%)  route 0.144ns (28.412%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.143     1.733    mpg1/Q3
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.782 r  mpg1/Img_Control[8]_i_4/O
                         net (fo=1, routed)           0.000     1.782    mpg1/Img_Control[8]_i_4_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.901 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  mpg1/Img_Control_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    mpg1_n_18
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.286ns (53.283%)  route 0.251ns (46.717%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.251     1.840    mpg1/Q3
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.048     1.888 r  mpg1/Img_Control[16]_i_5/O
                         net (fo=1, routed)           0.000     1.888    mpg1/Img_Control[16]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.985 r  mpg1/Img_Control_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    mpg1_n_21
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[17]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.399ns (73.471%)  route 0.144ns (26.529%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.143     1.733    mpg1/Q3
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.782 r  mpg1/Img_Control[8]_i_4/O
                         net (fo=1, routed)           0.000     1.782    mpg1/Img_Control[8]_i_4_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.901 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  mpg1/Img_Control_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    mpg1_n_17
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.413ns (74.138%)  route 0.144ns (25.862%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.143     1.733    mpg1/Q3
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.782 r  mpg1/Img_Control[8]_i_4/O
                         net (fo=1, routed)           0.000     1.782    mpg1/Img_Control[8]_i_4_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.901 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.005 r  mpg1/Img_Control_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.005    mpg1_n_20
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.438ns (75.249%)  route 0.144ns (24.751%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.143     1.733    mpg1/Q3
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.782 r  mpg1/Img_Control[8]_i_4/O
                         net (fo=1, routed)           0.000     1.782    mpg1/Img_Control[8]_i_4_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.901 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.030 r  mpg1/Img_Control_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.030    mpg1_n_19
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[19]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.441ns (75.376%)  route 0.144ns (24.624%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.143     1.733    mpg1/Q3
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.782 r  mpg1/Img_Control[8]_i_4/O
                         net (fo=1, routed)           0.000     1.782    mpg1/Img_Control[8]_i_4_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.901 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.979 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.979    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.033 r  mpg1/Img_Control_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.033    mpg1_n_26
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[20]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.452ns (75.830%)  route 0.144ns (24.170%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Q3_reg/Q
                         net (fo=65, routed)          0.143     1.733    mpg1/Q3
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.782 r  mpg1/Img_Control[8]_i_4/O
                         net (fo=1, routed)           0.000     1.782    mpg1/Img_Control[8]_i_4_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.901 r  mpg1/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    mpg1/Img_Control_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  mpg1/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    mpg1/Img_Control_reg[12]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.979 r  mpg1/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.979    mpg1/Img_Control_reg[16]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.044 r  mpg1/Img_Control_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.044    mpg1_n_24
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  Img_Control_reg[22]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.105     1.821    Img_Control_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y47   Img_Control_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   Img_Control_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   Img_Control_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y50   Img_Control_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y50   Img_Control_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y50   Img_Control_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y50   Img_Control_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51   Img_Control_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51   Img_Control_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   Img_Control_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   Img_Control_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   Img_Control_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   Img_Control_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Img_Control_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   Img_Control_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1040 Endpoints
Min Delay          1040 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.624ns  (logic 4.923ns (27.934%)  route 12.701ns (72.066%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.043     7.722 r  H_V_index/P[12]
                         net (fo=1, routed)           0.776     8.498    cnts/P[12]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.648 r  cnts/img_mem_i_7/O
                         net (fo=50, routed)          8.975    17.624    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.286ns  (logic 4.923ns (28.481%)  route 12.363ns (71.520%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.043     7.722 r  H_V_index/P[12]
                         net (fo=1, routed)           0.776     8.498    cnts/P[12]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.648 r  cnts/img_mem_i_7/O
                         net (fo=50, routed)          8.637    17.286    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.110ns  (logic 5.021ns (29.345%)  route 12.089ns (70.655%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      4.043     7.722 f  H_V_index/P[18]
                         net (fo=1, routed)           0.981     8.703    cnts/P[18]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.827 f  cnts/img_mem_i_1/O
                         net (fo=28, routed)          5.168    13.995    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[18]
    SLICE_X30Y52         LUT3 (Prop_lut3_I0_O)        0.124    14.119 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=6, routed)           2.991    17.110    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENA
    RAMB36_X2Y17         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.082ns  (logic 4.897ns (28.668%)  route 12.185ns (71.332%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[13])
                                                      4.043     7.722 r  H_V_index/P[13]
                         net (fo=1, routed)           0.847     8.569    cnts/P[13]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.693 r  cnts/img_mem_i_6/O
                         net (fo=49, routed)          8.388    17.082    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.948ns  (logic 4.923ns (29.049%)  route 12.025ns (70.951%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.043     7.722 r  H_V_index/P[12]
                         net (fo=1, routed)           0.776     8.498    cnts/P[12]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.648 r  cnts/img_mem_i_7/O
                         net (fo=50, routed)          8.299    16.948    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y2          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.903ns  (logic 4.923ns (29.126%)  route 11.980ns (70.874%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      4.043     7.722 r  H_V_index/P[4]
                         net (fo=1, routed)           0.776     8.498    cnts/P[4]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.150     8.648 r  cnts/img_mem_i_15/O
                         net (fo=49, routed)          8.254    16.903    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.744ns  (logic 4.897ns (29.247%)  route 11.847ns (70.753%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[13])
                                                      4.043     7.722 r  H_V_index/P[13]
                         net (fo=1, routed)           0.847     8.569    cnts/P[13]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.693 r  cnts/img_mem_i_6/O
                         net (fo=49, routed)          8.050    16.744    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.706ns  (logic 4.919ns (29.445%)  route 11.787ns (70.555%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[6])
                                                      4.043     7.722 r  H_V_index/P[6]
                         net (fo=1, routed)           0.989     8.711    cnts/P[6]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.146     8.857 r  cnts/img_mem_i_13/O
                         net (fo=49, routed)          7.849    16.706    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.622ns  (logic 5.021ns (30.207%)  route 11.601ns (69.793%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      4.043     7.722 f  H_V_index/P[18]
                         net (fo=1, routed)           0.981     8.703    cnts/P[18]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.827 f  cnts/img_mem_i_1/O
                         net (fo=28, routed)          5.168    13.995    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[18]
    SLICE_X30Y52         LUT3 (Prop_lut3_I0_O)        0.124    14.119 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=6, routed)           2.503    16.622    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ENA
    RAMB36_X2Y15         RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.610ns  (logic 4.923ns (29.640%)  route 11.687ns (70.360%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[3]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cnts/Q2_value_reg[3]/Q
                         net (fo=8, routed)           1.028     1.484    cnts/Q2_value_reg_n_0_[3]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.608 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.747     2.355    cnts/H_V_index_i_18_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.150     2.505 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.174     3.679    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      4.043     7.722 r  H_V_index/P[12]
                         net (fo=1, routed)           0.776     8.498    cnts/P[12]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.648 r  cnts/img_mem_i_7/O
                         net (fo=50, routed)          7.961    16.610    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y3          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y71         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y71         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.128ns (38.077%)  route 0.208ns (61.923%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.208     0.336    cnts/TC
    SLICE_X53Y45         FDCE                                         r  cnts/Q2_value_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.128ns (38.077%)  route 0.208ns (61.923%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.208     0.336    cnts/TC
    SLICE_X53Y45         FDCE                                         r  cnts/Q2_value_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.128ns (38.077%)  route 0.208ns (61.923%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.208     0.336    cnts/TC
    SLICE_X53Y45         FDCE                                         r  cnts/Q2_value_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.877%)  route 0.210ns (62.123%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.338    cnts/TC
    SLICE_X53Y44         FDCE                                         r  cnts/Q2_value_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.877%)  route 0.210ns (62.123%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.338    cnts/TC
    SLICE_X53Y44         FDCE                                         r  cnts/Q2_value_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.877%)  route 0.210ns (62.123%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.338    cnts/TC
    SLICE_X53Y44         FDCE                                         r  cnts/Q2_value_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.217     0.345    cnts/TC
    SLICE_X51Y44         FDCE                                         r  cnts/Q2_value_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.217     0.345    cnts/TC
    SLICE_X51Y44         FDCE                                         r  cnts/Q2_value_reg[22]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 4.330ns (38.724%)  route 6.852ns (61.276%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.553    12.757    BLUE_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.260 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.260    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 4.323ns (39.179%)  route 6.711ns (60.821%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.412    12.616    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.112 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.112    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 4.347ns (39.851%)  route 6.561ns (60.149%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.261    12.466    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.984 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.984    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.741ns  (logic 4.331ns (40.324%)  route 6.410ns (59.676%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.110    12.315    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.818 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.818    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.612ns  (logic 4.353ns (41.017%)  route 6.259ns (58.983%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.960    12.164    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.689 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.689    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 4.349ns (41.587%)  route 6.108ns (58.413%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.809    12.013    BLUE_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.534 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.534    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 4.352ns (42.212%)  route 5.958ns (57.788%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.658    11.863    BLUE_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.386 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.386    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 4.357ns (42.869%)  route 5.807ns (57.131%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.507    11.711    BLUE_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.241 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.241    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.989ns  (logic 4.333ns (43.381%)  route 5.656ns (56.619%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.356    11.561    BLUE_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.066 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.066    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 4.352ns (44.150%)  route 5.505ns (55.850%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Img_Control_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Img_Control_reg[18]/Q
                         net (fo=5, routed)           0.837     6.370    Img_Control_reg[18]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.494 f  RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.159    RED_OBUF[3]_inst_i_16_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.797     8.080    cnts/BLUE[0]_2
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.204 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.205    11.410    BLUE_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.934 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.934    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.462ns (56.462%)  route 1.128ns (43.538%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.841     2.805    BLUE_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.036 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.036    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.451ns (54.169%)  route 1.228ns (45.831%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.942     2.905    BLUE_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.125 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.125    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.456ns (52.986%)  route 1.292ns (47.014%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.005     2.969    BLUE_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.194 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.194    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.438ns (51.472%)  route 1.355ns (48.528%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.069     3.033    BLUE_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.239 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.239    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.461ns (50.726%)  route 1.419ns (49.274%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.133     3.096    BLUE_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.326 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.326    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.944ns  (logic 1.456ns (49.448%)  route 1.488ns (50.552%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.202     3.166    BLUE_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.390 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.390    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.453ns (48.349%)  route 1.552ns (51.651%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.266     3.229    BLUE_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.451 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.451    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.457ns (47.410%)  route 1.616ns (52.590%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.330     3.293    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.519 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.519    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.436ns (46.082%)  route 1.680ns (53.918%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.393     3.357    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.561 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.561    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.451ns (45.420%)  route 1.743ns (54.580%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Img_Control_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Img_Control_reg[14]/Q
                         net (fo=5, routed)           0.076     1.663    Img_Control_reg[14]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.210     1.918    cnts/BLUE[0]_1
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.457     3.421    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.640 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.640    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec
                            (input port)
  Destination:            mpg2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.463ns  (logic 1.451ns (32.513%)  route 3.012ns (67.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  dec (IN)
                         net (fo=0)                   0.000     0.000    dec
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dec_IBUF_inst/O
                         net (fo=1, routed)           3.012     4.463    mpg2/dec_IBUF
    SLICE_X37Y52         FDRE                                         r  mpg2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.777    mpg2/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  mpg2/Q1_reg/C

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 1.451ns (33.722%)  route 2.852ns (66.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.304    mpg1/inc_IBUF
    SLICE_X37Y52         FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.777    mpg1/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  mpg1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.219ns (14.589%)  route 1.284ns (85.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inc_IBUF_inst/O
                         net (fo=1, routed)           1.284     1.504    mpg1/inc_IBUF
    SLICE_X37Y52         FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     1.958    mpg1/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  mpg1/Q1_reg/C

Slack:                    inf
  Source:                 dec
                            (input port)
  Destination:            mpg2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.219ns (13.866%)  route 1.362ns (86.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  dec (IN)
                         net (fo=0)                   0.000     0.000    dec
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  dec_IBUF_inst/O
                         net (fo=1, routed)           1.362     1.581    mpg2/dec_IBUF
    SLICE_X37Y52         FDRE                                         r  mpg2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     1.958    mpg2/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  mpg2/Q1_reg/C





