set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {SimpleCPU_Template.vo SimpleCPU_Template_v.sdo}}
	{{"Fast Model"} {SimpleCPU_Template_fast.vo SimpleCPU_Template_v_fast.sdo}}
}
