0.6
2019.2
Nov  6 2019
21:42:20
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_V.v,1657105511,systemVerilog,,,,AESL_axi_s_input_1_V_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_V.v,1657105511,systemVerilog,,,,AESL_axi_s_layer2_out_V_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1657105511,systemVerilog,,,,AESL_deadlock_detect_unit,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1657105511,systemVerilog,,,,AESL_deadlock_detector,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1657105511,systemVerilog,,,,AESL_deadlock_report_unit,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/AESL_fifo.v,1657105511,systemVerilog,,,,fifo,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/Block_proc.v,1657105494,systemVerilog,,,,Block_proc,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s.v,1657105494,systemVerilog,,,,cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb.v,1657105495,systemVerilog,,,,cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb;cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb_core,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s.v,1657105495,systemVerilog,,,,conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_w2_V.v,1657105495,systemVerilog,,,,conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_w2_V;conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_w2_V_rom,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/fifo_w16_d25_A.v,1657105495,systemVerilog,,,,fifo_w16_d25_A;fifo_w16_d25_A_shiftReg,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1657105511,systemVerilog,,,,apatb_myproject_top,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/myproject.v,1657105495,systemVerilog,,,,myproject,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_18_1_1.v,1657105495,systemVerilog,,,,myproject_mul_mul_16s_16s_18_1_1;myproject_mul_mul_16s_16s_18_1_1_DSP48_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/product_dense_ap_fixed_ap_fixed_ap_fixed_s.v,1657105494,systemVerilog,,,,product_dense_ap_fixed_ap_fixed_ap_fixed_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/regslice_core.v,1657105495,systemVerilog,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_conrcU.v,1657105495,systemVerilog,,,,start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_conrcU;start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_conrcU_shiftReg,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/YL_HUANG/7_8/8_filter/read_from_weight_h/myproject_prj/solution1/sim/verilog/zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s.v,1657105494,systemVerilog,,,,zeropad2d_cl_me_ap_fixed_ap_fixed_config4_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
