Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 2626f1f2798348239246baf7889c4335 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mux_tb_behav xil_defaultlib.Mux_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture beh of entity xil_defaultlib.Mux8to1 [mux8to1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_tb
Built simulation snapshot Mux_tb_behav
