{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737629361102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737629361111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 17:49:20 2025 " "Processing started: Thu Jan 23 17:49:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737629361111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629361111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scrambler_Sender -c Scrambler_Sender " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scrambler_Sender -c Scrambler_Sender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629361111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737629362280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737629362280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/twiddle.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/twiddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddle " "Found entity 1: Twiddle" {  } { { "../hdl/Twiddle.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Twiddle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/sdfunit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/sdfunit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit2 " "Found entity 1: SdfUnit2" {  } { { "../hdl/SdfUnit2.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/sdfunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/sdfunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit " "Found entity 1: SdfUnit" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/scrambler_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/scrambler_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scrambler_TOP " "Found entity 1: Scrambler_TOP" {  } { { "../hdl/Scrambler_TOP.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_TOP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/reversebitorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/reversebitorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReverseBitOrder " "Found entity 1: ReverseBitOrder" {  } { { "../hdl/ReverseBitOrder.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReverseBitOrder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ReorderXk.v(71) " "Verilog HDL information at ReorderXk.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737629374567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/reorderxk.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/reorderxk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReorderXk " "Found entity 1: ReorderXk" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374576 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(55) " "Verilog HDL warning at GenPermutationKey.v(55): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(65) " "Verilog HDL warning at GenPermutationKey.v(65): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(77) " "Verilog HDL warning at GenPermutationKey.v(77): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(87) " "Verilog HDL warning at GenPermutationKey.v(87): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(99) " "Verilog HDL warning at GenPermutationKey.v(99): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(109) " "Verilog HDL warning at GenPermutationKey.v(109): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(121) " "Verilog HDL warning at GenPermutationKey.v(121): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(131) " "Verilog HDL warning at GenPermutationKey.v(131): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(143) " "Verilog HDL warning at GenPermutationKey.v(143): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(153) " "Verilog HDL warning at GenPermutationKey.v(153): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 153 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(165) " "Verilog HDL warning at GenPermutationKey.v(165): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(175) " "Verilog HDL warning at GenPermutationKey.v(175): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(187) " "Verilog HDL warning at GenPermutationKey.v(187): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(197) " "Verilog HDL warning at GenPermutationKey.v(197): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(209) " "Verilog HDL warning at GenPermutationKey.v(209): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(219) " "Verilog HDL warning at GenPermutationKey.v(219): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 219 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737629374584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/genpermutationkey.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/genpermutationkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenPermutationKey " "Found entity 1: GenPermutationKey" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/GenPermutationKey.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "../hdl/FFT.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/FFT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/delaybuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/delaybuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayBuffer " "Found entity 1: DelayBuffer" {  } { { "../hdl/DelayBuffer.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/DelayBuffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629374604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629374604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/sine_gen_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/sine_gen_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_gen_signed-rtl " "Found design unit 1: sine_gen_signed-rtl" {  } { { "../hdl/sine_gen_signed.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/sine_gen_signed.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375218 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_gen_signed " "Found entity 1: sine_gen_signed" {  } { { "../hdl/sine_gen_signed.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/sine_gen_signed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/scrambler_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/scrambler_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scrambler_Sender-rtl " "Found design unit 1: Scrambler_Sender-rtl" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375224 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scrambler_Sender " "Found entity 1: Scrambler_Sender" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-rtl " "Found design unit 1: I2C-rtl" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/i2c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375230 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/i2c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/generate_dtmf_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/generate_dtmf_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generate_dtmf_signed-rtl " "Found design unit 1: generate_dtmf_signed-rtl" {  } { { "../hdl/generate_dtmf_signed.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/generate_dtmf_signed.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375236 ""} { "Info" "ISGN_ENTITY_NAME" "1 generate_dtmf_signed " "Found entity 1: generate_dtmf_signed" {  } { { "../hdl/generate_dtmf_signed.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/generate_dtmf_signed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_sender_v2/hdl/audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v2/hdl/audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_interface-WM8731 " "Found design unit 1: Audio_interface-WM8731" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Audio_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_interface " "Found entity 1: Audio_interface" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Audio_interface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioPLL-rtl " "Found design unit 1: AudioPLL-rtl" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/AudioPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375248 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL " "Found entity 1: AudioPLL" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/AudioPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/audiopll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/audiopll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_0002 " "Found entity 1: AudioPLL_0002" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/AudioPLL/AudioPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629375255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scrambler_Sender " "Elaborating entity \"Scrambler_Sender\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737629375468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rout Scrambler_Sender.vhd(45) " "VHDL Signal Declaration warning at Scrambler_Sender.vhd(45): used implicit default value for signal \"Rout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737629375470 "|Scrambler_Sender"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED Scrambler_Sender.vhd(59) " "Verilog HDL or VHDL warning at Scrambler_Sender.vhd(59): object \"LED\" assigned a value but never read" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737629375471 "|Scrambler_Sender"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..3\] Scrambler_Sender.vhd(22) " "Using initial value X (don't care) for net \"LEDR\[9..3\]\" at Scrambler_Sender.vhd(22)" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629375475 "|Scrambler_Sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_interface Audio_interface:Audio_interface " "Elaborating entity \"Audio_interface\" for hierarchy \"Audio_interface:Audio_interface\"" {  } { { "../hdl/Scrambler_Sender.vhd" "Audio_interface" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c Audio_interface:Audio_interface\|i2c:I2C_controller " "Elaborating entity \"i2c\" for hierarchy \"Audio_interface:Audio_interface\|i2c:I2C_controller\"" {  } { { "../hdl/Audio_interface.vhd" "I2C_controller" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Audio_interface.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL Audio_interface:Audio_interface\|AudioPLL:Audio_PLL " "Elaborating entity \"AudioPLL\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\"" {  } { { "../hdl/Audio_interface.vhd" "Audio_PLL" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Audio_interface.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_0002 Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst " "Elaborating entity \"AudioPLL_0002\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\"" {  } { { "AudioPLL.vhd" "audiopll_inst" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/AudioPLL.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "altera_pll_i" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375575 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737629375578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432203 MHz " "Parameter \"output_clock_frequency0\" = \"18.432203 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629375579 ""}  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629375579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "generate_dtmf_signed generate_dtmf_signed:DTMF_generator A:rtl " "Elaborating entity \"generate_dtmf_signed\" using architecture \"A:rtl\" for hierarchy \"generate_dtmf_signed:DTMF_generator\"" {  } { { "../hdl/Scrambler_Sender.vhd" "DTMF_generator" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sine_gen_signed generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ A:rtl " "Elaborating entity \"sine_gen_signed\" using architecture \"A:rtl\" for hierarchy \"generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ\"" {  } { { "../hdl/generate_dtmf_signed.vhd" "LOW_FREQ" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/generate_dtmf_signed.vhd" 123 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375593 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737629375598 "|Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scrambler_TOP Scrambler_TOP:Scrambler_interface " "Elaborating entity \"Scrambler_TOP\" for hierarchy \"Scrambler_TOP:Scrambler_interface\"" {  } { { "../hdl/Scrambler_Sender.vhd" "Scrambler_interface" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenPermutationKey Scrambler_TOP:Scrambler_interface\|GenPermutationKey:GenKey " "Elaborating entity \"GenPermutationKey\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|GenPermutationKey:GenKey\"" {  } { { "../hdl/Scrambler_TOP.v" "GenKey" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_TOP.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT Scrambler_TOP:Scrambler_interface\|FFT:FFT128 " "Elaborating entity \"FFT\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\"" {  } { { "../hdl/Scrambler_TOP.v" "FFT128" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_TOP.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1 " "Elaborating entity \"SdfUnit\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\"" {  } { { "../hdl/FFT.v" "SU1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/FFT.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375628 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF1 " "Elaborating entity \"Butterfly\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF1\"" {  } { { "../hdl/SdfUnit.v" "BF1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(27) " "Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375632 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(28) " "Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375632 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(29) " "Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375632 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(30) " "Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375632 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF2 " "Elaborating entity \"Butterfly\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF2\"" {  } { { "../hdl/SdfUnit.v" "BF2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(27) " "Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375651 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(28) " "Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375651 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(29) " "Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375651 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(30) " "Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375651 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twiddle Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Twiddle:TW " "Elaborating entity \"Twiddle\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Twiddle:TW\"" {  } { { "../hdl/SdfUnit.v" "TW" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Multiply:MU " "Elaborating entity \"Multiply\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Multiply:MU\"" {  } { { "../hdl/SdfUnit.v" "MU" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(25) " "Verilog HDL assignment warning at Multiply.v(25): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Multiply.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375670 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(26) " "Verilog HDL assignment warning at Multiply.v(26): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Multiply.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375670 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(27) " "Verilog HDL assignment warning at Multiply.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Multiply.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375670 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(28) " "Verilog HDL assignment warning at Multiply.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Multiply.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375670 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2 " "Elaborating entity \"SdfUnit\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\"" {  } { { "../hdl/FFT.v" "SU2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/FFT.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375677 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3 " "Elaborating entity \"SdfUnit\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\"" {  } { { "../hdl/FFT.v" "SU3" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/FFT.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375706 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit2 Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4 " "Elaborating entity \"SdfUnit2\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4\"" {  } { { "../hdl/FFT.v" "SU4" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/FFT.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4\|DelayBuffer:DB " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4\|DelayBuffer:DB\"" {  } { { "../hdl/SdfUnit2.v" "DB" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/SdfUnit2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReverseBitOrder Scrambler_TOP:Scrambler_interface\|ReverseBitOrder:PostFFTRev " "Elaborating entity \"ReverseBitOrder\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|ReverseBitOrder:PostFFTRev\"" {  } { { "../hdl/Scrambler_TOP.v" "PostFFTRev" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_TOP.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ReverseBitOrder.v(608) " "Verilog HDL assignment warning at ReverseBitOrder.v(608): truncated value with size 2 to match size of target (1)" {  } { { "../hdl/ReverseBitOrder.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReverseBitOrder.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375768 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReorderXk Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder " "Elaborating entity \"ReorderXk\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\"" {  } { { "../hdl/Scrambler_TOP.v" "Reorder" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_TOP.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629375773 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(105) " "Verilog HDL or VHDL warning at the ReorderXk.v(105): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 105 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375810 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(106) " "Verilog HDL or VHDL warning at the ReorderXk.v(106): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 106 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375810 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(107) " "Verilog HDL or VHDL warning at the ReorderXk.v(107): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 107 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375810 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(108) " "Verilog HDL or VHDL warning at the ReorderXk.v(108): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 108 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375810 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(110) " "Verilog HDL or VHDL warning at the ReorderXk.v(110): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 110 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375810 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(111) " "Verilog HDL or VHDL warning at the ReorderXk.v(111): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 111 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375810 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(112) " "Verilog HDL or VHDL warning at the ReorderXk.v(112): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 112 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(113) " "Verilog HDL or VHDL warning at the ReorderXk.v(113): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 113 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(115) " "Verilog HDL or VHDL warning at the ReorderXk.v(115): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 115 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(116) " "Verilog HDL or VHDL warning at the ReorderXk.v(116): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 116 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(117) " "Verilog HDL or VHDL warning at the ReorderXk.v(117): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 117 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(118) " "Verilog HDL or VHDL warning at the ReorderXk.v(118): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 118 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(130) " "Verilog HDL or VHDL warning at the ReorderXk.v(130): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 130 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(131) " "Verilog HDL or VHDL warning at the ReorderXk.v(131): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 131 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(132) " "Verilog HDL or VHDL warning at the ReorderXk.v(132): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 132 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(133) " "Verilog HDL or VHDL warning at the ReorderXk.v(133): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 133 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(135) " "Verilog HDL or VHDL warning at the ReorderXk.v(135): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 135 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(136) " "Verilog HDL or VHDL warning at the ReorderXk.v(136): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 136 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(137) " "Verilog HDL or VHDL warning at the ReorderXk.v(137): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 137 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(138) " "Verilog HDL or VHDL warning at the ReorderXk.v(138): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 138 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(140) " "Verilog HDL or VHDL warning at the ReorderXk.v(140): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 140 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(141) " "Verilog HDL or VHDL warning at the ReorderXk.v(141): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 141 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(142) " "Verilog HDL or VHDL warning at the ReorderXk.v(142): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 142 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(143) " "Verilog HDL or VHDL warning at the ReorderXk.v(143): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 143 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ReorderXk.v(154) " "Verilog HDL assignment warning at ReorderXk.v(154): truncated value with size 2 to match size of target (1)" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/ReorderXk.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737629375811 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737629381279 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ\|Mux13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ\|Mux13_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Scrambler_Sender.Scrambler_Sender0.rtl.mif " "Parameter INIT_FILE set to Scrambler_Sender.Scrambler_Sender0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "generate_dtmf_signed:DTMF_generator\|sine_gen_signed:HIGH_FREQ\|Mux13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"generate_dtmf_signed:DTMF_generator\|sine_gen_signed:HIGH_FREQ\|Mux13_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Scrambler_Sender.Scrambler_Sender1.rtl.mif " "Parameter INIT_FILE set to Scrambler_Sender.Scrambler_Sender1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 64 " "Parameter TAP_DISTANCE set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629385883 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737629385883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629386060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 64 " "Parameter \"TAP_DISTANCE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386060 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629386060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q0v " "Found entity 1: shift_taps_q0v" {  } { { "db/shift_taps_q0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/shift_taps_q0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lv91 " "Found entity 1: altsyncram_lv91" {  } { { "db/altsyncram_lv91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/altsyncram_lv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jjf " "Found entity 1: cntr_jjf" {  } { { "db/cntr_jjf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/cntr_jjf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629386370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386370 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629386370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k0v " "Found entity 1: shift_taps_k0v" {  } { { "db/shift_taps_k0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/shift_taps_k0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/altsyncram_5v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629386678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386678 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629386678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1vu " "Found entity 1: shift_taps_1vu" {  } { { "db/shift_taps_1vu.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/shift_taps_1vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr91 " "Found entity 1: altsyncram_rr91" {  } { { "db/altsyncram_rr91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/altsyncram_rr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629386882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629386882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629386984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629386984 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629386984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i0v " "Found entity 1: shift_taps_i0v" {  } { { "db/shift_taps_i0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/shift_taps_i0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3v91 " "Found entity 1: altsyncram_3v91" {  } { { "db/altsyncram_3v91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/altsyncram_3v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/cntr_djf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ\|altsyncram:Mux13_rtl_0 " "Elaborated megafunction instantiation \"generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ\|altsyncram:Mux13_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629387331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ\|altsyncram:Mux13_rtl_0 " "Instantiated megafunction \"generate_dtmf_signed:DTMF_generator\|sine_gen_signed:LOW_FREQ\|altsyncram:Mux13_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Scrambler_Sender.Scrambler_Sender0.rtl.mif " "Parameter \"INIT_FILE\" = \"Scrambler_Sender.Scrambler_Sender0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629387331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6m71 " "Found entity 1: altsyncram_6m71" {  } { { "db/altsyncram_6m71.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/altsyncram_6m71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "generate_dtmf_signed:DTMF_generator\|sine_gen_signed:HIGH_FREQ\|altsyncram:Mux13_rtl_0 " "Elaborated megafunction instantiation \"generate_dtmf_signed:DTMF_generator\|sine_gen_signed:HIGH_FREQ\|altsyncram:Mux13_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629387432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "generate_dtmf_signed:DTMF_generator\|sine_gen_signed:HIGH_FREQ\|altsyncram:Mux13_rtl_0 " "Instantiated megafunction \"generate_dtmf_signed:DTMF_generator\|sine_gen_signed:HIGH_FREQ\|altsyncram:Mux13_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Scrambler_Sender.Scrambler_Sender1.rtl.mif " "Parameter \"INIT_FILE\" = \"Scrambler_Sender.Scrambler_Sender1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387433 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629387433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7m71 " "Found entity 1: altsyncram_7m71" {  } { { "db/altsyncram_7m71.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/altsyncram_7m71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629387612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737629387612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737629387612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5vu " "Found entity 1: shift_taps_5vu" {  } { { "db/shift_taps_5vu.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/shift_taps_5vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5s91 " "Found entity 1: altsyncram_5s91" {  } { { "db/altsyncram_5s91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/altsyncram_5s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/db/cntr_uhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737629387833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629387833 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 3 1737629390338 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 3 1737629390338 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1737629390356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1737629390356 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 2 1737629390356 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629392423 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629392423 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629392423 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737629392423 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737629392423 "|Scrambler_Sender|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737629392423 "|Scrambler_Sender|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737629392423 "|Scrambler_Sender|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737629392423 "|Scrambler_Sender|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737629392423 "|Scrambler_Sender|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737629392423 "|Scrambler_Sender|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737629392423 "|Scrambler_Sender|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737629392423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.map.smsg " "Generated suppressed messages file C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629397134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737629398050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737629398050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737629399281 "|Scrambler_Sender|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737629399281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11530 " "Implemented 11530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737629399316 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737629399316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737629399316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11132 " "Implemented 11132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737629399316 ""} { "Info" "ICUT_CUT_TM_RAMS" "333 " "Implemented 333 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737629399316 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737629399316 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737629399316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737629399316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5093 " "Peak virtual memory: 5093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737629399385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 17:49:59 2025 " "Processing ended: Thu Jan 23 17:49:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737629399385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737629399385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737629399385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737629399385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737629401028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737629401038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 17:50:00 2025 " "Processing started: Thu Jan 23 17:50:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737629401038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737629401038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Scrambler_Sender -c Scrambler_Sender " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Scrambler_Sender -c Scrambler_Sender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737629401038 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737629401241 ""}
{ "Info" "0" "" "Project  = Scrambler_Sender" {  } {  } 0 0 "Project  = Scrambler_Sender" 0 0 "Fitter" 0 0 1737629401241 ""}
{ "Info" "0" "" "Revision = Scrambler_Sender" {  } {  } 0 0 "Revision = Scrambler_Sender" 0 0 "Fitter" 0 0 1737629401241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737629401586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737629401587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Scrambler_Sender 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Scrambler_Sender\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737629401739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737629401794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737629401794 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1737629401953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737629402649 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737629402681 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737629403530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737629403867 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1737629420141 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 9551 global CLKCTRL_G7 " "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 9551 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737629420797 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1737629420797 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 185 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 185 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1737629420797 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737629420797 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 11 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737629420797 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1737629420797 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AJ4 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1737629420797 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1737629420797 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1737629420797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737629420798 ""}
{ "Info" "ISTA_SDC_FOUND" "Scrambler_Sender.SDC " "Reading SDC File: 'Scrambler_Sender.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737629422442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Scrambler_Sender.SDC(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737629422497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Scrambler_Sender.SDC 15 Argument <targets> is not an object ID " "Ignored create_clock at Scrambler_Sender.SDC(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629422497 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737629422497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 16 altera_reserved_tdi port " "Ignored filter at Scrambler_Sender.SDC(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737629422498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 16 altera_reserved_tck clock " "Ignored filter at Scrambler_Sender.SDC(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737629422499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Scrambler_Sender.SDC(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629422499 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737629422499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 16 Argument -clock is not an object ID " "Ignored set_input_delay at Scrambler_Sender.SDC(16): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737629422499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 17 altera_reserved_tms port " "Ignored filter at Scrambler_Sender.SDC(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737629422499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Scrambler_Sender.SDC(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629422500 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737629422500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 17 Argument -clock is not an object ID " "Ignored set_input_delay at Scrambler_Sender.SDC(17): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737629422500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 18 altera_reserved_tdo port " "Ignored filter at Scrambler_Sender.SDC(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1737629422500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Scrambler_Sender.SDC 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Scrambler_Sender.SDC(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629422501 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737629422501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Scrambler_Sender.SDC 18 Argument -clock is not an object ID " "Ignored set_output_delay at Scrambler_Sender.SDC(18): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1737629422501 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 87 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 87 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737629422503 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737629422503 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1737629422503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1737629422504 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629422559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737629422559 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_out\[4\] Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_out\[4\] is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629422559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737629422559 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629422591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629422591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629422591 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1737629422591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737629422702 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737629422707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.919 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.919 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.252 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  54.252 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737629422707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737629422707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737629423163 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737629423187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737629423258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737629423309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737629423397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737629423418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737629425005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "382 DSP block " "Packed 382 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1737629425032 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "190 " "Created 190 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1737629425032 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737629425032 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737629425784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737629433265 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1737629435072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:24 " "Fitter placement preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737629457745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737629474985 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737629478846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737629478846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737629481920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 12 { 0 ""} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737629496033 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737629496033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737629498493 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1737629498493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737629498493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737629498497 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.37 " "Total time spent on timing analysis during the Fitter is 17.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737629517510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737629517739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737629522665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737629522674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737629527371 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737629544304 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737629545283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737629545283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../hdl/Scrambler_Sender.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/hdl/Scrambler_Sender.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737629545283 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1737629545283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.fit.smsg " "Generated suppressed messages file C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737629546626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6841 " "Peak virtual memory: 6841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737629550339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 17:52:30 2025 " "Processing ended: Thu Jan 23 17:52:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737629550339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737629550339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:38 " "Total CPU time (on all processors): 00:05:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737629550339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737629550339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737629551836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737629551845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 17:52:31 2025 " "Processing started: Thu Jan 23 17:52:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737629551845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737629551845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Scrambler_Sender -c Scrambler_Sender " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Scrambler_Sender -c Scrambler_Sender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737629551845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737629554489 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737629566681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737629567347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 17:52:47 2025 " "Processing ended: Thu Jan 23 17:52:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737629567347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737629567347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737629567347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737629567347 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737629568114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737629568911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737629568919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 17:52:48 2025 " "Processing started: Thu Jan 23 17:52:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737629568919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737629568919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Scrambler_Sender -c Scrambler_Sender " "Command: quartus_sta Scrambler_Sender -c Scrambler_Sender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737629568919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737629569123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737629572006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737629572006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629572066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629572066 ""}
{ "Info" "ISTA_SDC_FOUND" "Scrambler_Sender.SDC " "Reading SDC File: 'Scrambler_Sender.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737629573669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Scrambler_Sender.SDC(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Scrambler_Sender.SDC 15 Argument <targets> is not an object ID " "Ignored create_clock at Scrambler_Sender.SDC(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573737 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 16 altera_reserved_tdi port " "Ignored filter at Scrambler_Sender.SDC(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 16 altera_reserved_tck clock " "Ignored filter at Scrambler_Sender.SDC(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Scrambler_Sender.SDC(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573739 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 16 Argument -clock is not an object ID " "Ignored set_input_delay at Scrambler_Sender.SDC(16): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 17 altera_reserved_tms port " "Ignored filter at Scrambler_Sender.SDC(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Scrambler_Sender.SDC(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573739 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Scrambler_Sender.SDC 17 Argument -clock is not an object ID " "Ignored set_input_delay at Scrambler_Sender.SDC(17): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Scrambler_Sender.SDC 18 altera_reserved_tdo port " "Ignored filter at Scrambler_Sender.SDC(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Scrambler_Sender.SDC 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Scrambler_Sender.SDC(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737629573740 ""}  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Scrambler_Sender.SDC 18 Argument -clock is not an object ID " "Ignored set_output_delay at Scrambler_Sender.SDC(18): Argument -clock is not an object ID" {  } { { "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Sender_v2/quartus/Scrambler_Sender.SDC" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737629573740 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 87 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 87 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737629573743 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737629573743 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629573743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737629573743 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629573806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629573806 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629573806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629573806 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629573835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629573835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629573835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629573835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629573896 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737629573902 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737629573920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.545 " "Worst-case setup slack is 15.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.545               0.000 CLOCK_50  " "   15.545               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.262               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   43.262               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629574152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.234               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCK_50  " "    0.384               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629574201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629574211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629574216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.822               0.000 CLOCK_50  " "    8.822               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.906               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.906               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629574225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629574225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737629574349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737629574416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737629580334 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629581014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629581014 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629581014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629581014 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629581040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629581040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629581040 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629581040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629581041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.367 " "Worst-case setup slack is 15.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.367               0.000 CLOCK_50  " "   15.367               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.617               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   43.617               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629581179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.201               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629581227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629581238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629581242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.788               0.000 CLOCK_50  " "    8.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.880               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.880               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629581272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629581272 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737629581382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737629581618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737629587500 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629588192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629588192 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629588192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629588192 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629588220 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629588220 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629588220 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629588220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629588220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.190 " "Worst-case setup slack is 17.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.190               0.000 CLOCK_50  " "   17.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.810               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   46.810               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629588275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.133               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 CLOCK_50  " "    0.204               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629588321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629588332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629588335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.747               0.000 CLOCK_50  " "    8.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.016               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.016               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629588346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629588346 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737629588454 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Node: Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Scrambler_TOP:Scrambler_interface\|reset_ifft Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\] " "Register Scrambler_TOP:Scrambler_interface\|reset_ifft is being clocked by Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\|sync\[32\]\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629589097 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629589097 "|Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[32][0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Node: Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk " "Register Audio_interface:Audio_interface\|i2c:I2C_controller\|go is being clocked by Audio_interface:Audio_interface\|i2c:I2C_controller\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737629589097 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737629589097 "|Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|i2c_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629589124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629589124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1737629589124 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1737629589124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737629589124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.317 " "Worst-case setup slack is 17.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.317               0.000 CLOCK_50  " "   17.317               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.722               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   47.722               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629589172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.124               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 CLOCK_50  " "    0.193               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629589220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629589232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737629589236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.459 " "Worst-case minimum pulse width slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.459               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.712               0.000 CLOCK_50  " "    8.712               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.013               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.013               0.000 Audio_interface\|Audio_PLL\|audiopll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737629589246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737629589246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737629591111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737629591117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5351 " "Peak virtual memory: 5351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737629591300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 17:53:11 2025 " "Processing ended: Thu Jan 23 17:53:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737629591300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737629591300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737629591300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737629591300 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus Prime Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737629592168 ""}
