<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SIRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1SIRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIRegisterInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">Target/AMDGPU/SIRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SpilledReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4103353fd223c191f291d3ffaf5bfa4f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a4103353fd223c191f291d3ffaf5bfa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80e0d9bfe4e57de24283efa7572eb4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed80e0d9bfe4e57de24283efa7572eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51db99e6baa393260b874d1d04e7ecdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">reservedPrivateSegmentBufferReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a51db99e6baa393260b874d1d04e7ecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the end register initially reserved for the scratch buffer in case spilling is needed.  <a href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">More...</a><br /></td></tr>
<tr class="separator:a51db99e6baa393260b874d1d04e7ecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4a909a1725cc86437f4f350ab35cdb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">isAsmClobberable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5c4a909a1725cc86437f4f350ab35cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44684a6923b734e7d14143bf086cbb87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a44684a6923b734e7d14143bf086cbb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79100c984bb96e884a15246958f61c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a79100c984bb96e884a15246958f61c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231685f805cba88c2b061802b1b95052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a231685f805cba88c2b061802b1b95052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6927f52a74df8a472aae164cffd527b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">getNoPreservedMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6927f52a74df8a472aae164cffd527b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6ed1642c7c6a0432f86928a5c102ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aad6ed1642c7c6a0432f86928a5c102ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51be90716cd9b3020e0ca8a4bce547c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">getLargestLegalSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a51be90716cd9b3020e0ca8a4bce547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317bd7480ba741300b70f6243d33ff1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a317bd7480ba741300b70f6243d33ff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449d102f1b4d3b881282d6609caf6023"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a449d102f1b4d3b881282d6609caf6023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832c99f27458588b340a9c294f6fd200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a832c99f27458588b340a9c294f6fd200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5409f4a9ae9129ad49bd05ba293f6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">shouldRealignStack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2aa5409f4a9ae9129ad49bd05ba293f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eafea62423808eaf1bec18900ec929e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5eafea62423808eaf1bec18900ec929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d3fc8e591bfc7b5854f86d00241221"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a86d3fc8e591bfc7b5854f86d00241221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ab56a48816c54d3db51d4724304663"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a29ab56a48816c54d3db51d4724304663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ba4cd4553b5e0d7245b42c6d459418"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae8ba4cd4553b5e0d7245b42c6d459418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a40d4d0736a73e47089ba3ef2e1566"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a08a40d4d0736a73e47089ba3ef2e1566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc210f7d04be558143f8a891c892e550"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:adc210f7d04be558143f8a891c892e550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2e3ed0f579b512e6a38d0f116553ea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aae2e3ed0f579b512e6a38d0f116553ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c8d8abacb01c870f729e8d2027364f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIdx, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a06c8d8abacb01c870f729e8d2027364f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae803619fba0f2282f638ddd36ba004de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae803619fba0f2282f638ddd36ba004de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0989f99e854e569e8096a89e73f2e046"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">isFrameOffsetLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0989f99e854e569e8096a89e73f2e046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ec67a466802ee8e0c1f1b7aa7bbf39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Kind=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac9ec67a466802ee8e0c1f1b7aa7bbf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4861767cf942190a83cf6083003bba05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">getCrossCopyRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a4861767cf942190a83cf6083003bba05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a legal register class to copy a register in the specified class to or from.  <a href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">More...</a><br /></td></tr>
<tr class="separator:a4861767cf942190a83cf6083003bba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee68072e1038a895a2998d78395db856"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a> (<a class="el" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> &amp;SB, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool IsLoad, bool IsKill=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aee68072e1038a895a2998d78395db856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e595daa767aa0d59a292ad50f2ffa31"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31">spillSGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes=nullptr, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, bool OnlyToVGPR=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e595daa767aa0d59a292ad50f2ffa31"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>OnlyToVGPR</code> is true, this will only succeed if this.  <a href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31">More...</a><br /></td></tr>
<tr class="separator:a9e595daa767aa0d59a292ad50f2ffa31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fbec56bf14eeec5756c118ea1c59de"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad8fbec56bf14eeec5756c118ea1c59de">restoreSGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes=nullptr, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, bool OnlyToVGPR=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad8fbec56bf14eeec5756c118ea1c59de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4103d19eae05425cf7aee3ad915250"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">spillEmergencySGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreMBB, <a class="el" href="classllvm_1_1Register.html">Register</a> SGPR, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d4103d19eae05425cf7aee3ad915250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe169e950debcfaf689841df5511a28"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abbe169e950debcfaf689841df5511a28">supportsBackwardScavenger</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abbe169e950debcfaf689841df5511a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd7a7dc7a2d3ba79fe5ee12378638317"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#acd7a7dc7a2d3ba79fe5ee12378638317">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acd7a7dc7a2d3ba79fe5ee12378638317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ab829b21a18819836efa18cb9553cd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac2ab829b21a18819836efa18cb9553cd">eliminateSGPRToVGPRSpillFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes=nullptr, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac2ab829b21a18819836efa18cb9553cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special case of eliminateFrameIndex.  <a href="classllvm_1_1SIRegisterInfo.html#ac2ab829b21a18819836efa18cb9553cd">More...</a><br /></td></tr>
<tr class="separator:ac2ab829b21a18819836efa18cb9553cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d23e7ce3b1f81486f99bad83a5d71a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">getRegAsmName</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6d23e7ce3b1f81486f99bad83a5d71a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954d76fe761bb4014b2da81cac2360cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a954d76fe761bb4014b2da81cac2360cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858849019ce7366904469c53972c54dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a858849019ce7366904469c53972c54dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c70283c6a0d2ce11aecfa43139e987e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5c70283c6a0d2ce11aecfa43139e987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a60ced6bc204b78bafcf33db515a087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3a60ced6bc204b78bafcf33db515a087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab664dae585bc43224746468fa919da87"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">isSGPRClassID</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RCID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab664dae585bc43224746468fa919da87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980c731f7723b02b66010f4fce010c0f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a980c731f7723b02b66010f4fce010c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add069634d629007ba8a03a426c6bfea7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:add069634d629007ba8a03a426c6bfea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38d8f2d6815113e60a7a04012e465a5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad38d8f2d6815113e60a7a04012e465a5">isVSSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad38d8f2d6815113e60a7a04012e465a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcc4d3294381da29adb855c5f56c0d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2fcc4d3294381da29adb855c5f56c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0bb4b4e2204e019541b6cd98bd9792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7c0bb4b4e2204e019541b6cd98bd9792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981883145186bf6da58e5bd7f6476f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a981883145186bf6da58e5bd7f6476f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e83ecd12d46c80703ce5d3ef34ead33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">getCompatibleSubRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0e83ecd12d46c80703ce5d3ef34ead33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a register class which is compatible with <code>SuperRC</code>, such that a subregister exists with class <code>SubRC</code> with subregister index <code>SubIdx</code>.  <a href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">More...</a><br /></td></tr>
<tr class="separator:a0e83ecd12d46c80703ce5d3ef34ead33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891021470cc8979b7dfcc936fad1cd44"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcSubReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a891021470cc8979b7dfcc936fad1cd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83297079e933130ab3b78a428b7070e3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">opCanUseLiteralConstant</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a83297079e933130ab3b78a428b7070e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f55007393b9c2edcdb84c55e5df5514"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5f55007393b9c2edcdb84c55e5df5514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b7e735a8aa6ece99bb5e9ea399c7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">findUnusedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, bool ReserveHighestVGPR=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a18b7e735a8aa6ece99bb5e9ea399c7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a lowest register that is not used at any point in the function.  <a href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">More...</a><br /></td></tr>
<tr class="separator:a18b7e735a8aa6ece99bb5e9ea399c7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b95c7a5620b2e92ef8ca3aa8be15bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a77b95c7a5620b2e92ef8ca3aa8be15bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4eaf548fa62f15dc35f4018fef3707"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae4eaf548fa62f15dc35f4018fef3707">getRegClassForOperandReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aae4eaf548fa62f15dc35f4018fef3707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549e07395027c7b32774e27e9f28bc91"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a549e07395027c7b32774e27e9f28bc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc61376f4183268183912910024e1f2c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acc61376f4183268183912910024e1f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d63c5cc5bfab2094fae30cf9472d436"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d63c5cc5bfab2094fae30cf9472d436">isVectorRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6d63c5cc5bfab2094fae30cf9472d436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c2077ba7c905d8271fd4d7b9af0fe7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac1c2077ba7c905d8271fd4d7b9af0fe7">isDivergentRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac1c2077ba7c905d8271fd4d7b9af0fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7ead7725a07da4240f0edea1e4a2d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EltSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4b7ead7725a07da4240f0edea1e4a2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce857be755106a0d747fa67ac782857"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">shouldCoalesce</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DstSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abce857be755106a0d747fa67ac782857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad176a9433aea8ba75bcf6413209240d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aad176a9433aea8ba75bcf6413209240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc03c7ece1270aa0066e484af24eb28f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afc03c7ece1270aa0066e484af24eb28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bd3548ca638f68b47f7996f163c2b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">getReturnAddressReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a42bd3548ca638f68b47f7996f163c2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615681753cb320f792b5656571637921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">getRegClassForSizeOnBank</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a615681753cb320f792b5656571637921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6cb9985c2491273897fc21e7a400fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab6cb9985c2491273897fc21e7a400fea">getRegClassForTypeOnBank</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab6cb9985c2491273897fc21e7a400fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627e6584be398e0555f4b38d8f26f546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a627e6584be398e0555f4b38d8f26f546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d8478e9124a309af6b98b9b1caef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a940d8478e9124a309af6b98b9b1caef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1b045c48536729160cbfc075852f4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abd1b045c48536729160cbfc075852f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9393956ff6935e29af9881de204f1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">getVGPR64Class</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed9393956ff6935e29af9881de204f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdf0119b398fd6464742936fe420056"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">getVCC</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adbdf0119b398fd6464742936fe420056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9528c639f619ab6f7cee1a52e3a7472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">getExec</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad9528c639f619ab6f7cee1a52e3a7472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2008041a23dfc43ff1e90b014a2936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RCID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0e2008041a23dfc43ff1e90b014a2936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96cdbab4e65a936880975a58e0dde922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">findReachingDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1Use.html">Use</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a96cdbab4e65a936880975a58e0dde922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423e24bdb9993c90a2c13e2c04ff257a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a423e24bdb9993c90a2c13e2c04ff257a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2b27ba8592dbf1220ca840abdda38e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">getAllAGPRRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb2b27ba8592dbf1220ca840abdda38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a02e51c998cca0b6edec7728bde9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">getAllVectorRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7a02e51c998cca0b6edec7728bde9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d328ac32b1d8a39f355b3195db147ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6d328ac32b1d8a39f355b3195db147ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eff7d73e979a05739b21cc353f748c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">getChannelFromSubReg</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad7eff7d73e979a05739b21cc353f748c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ce2155cda91c2070745f4aec2c66ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa1ce2155cda91c2070745f4aec2c66ac">getNumChannelsFromSubReg</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa1ce2155cda91c2070745f4aec2c66ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2188a3779b5fa9631631a60b3512c81e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2188a3779b5fa9631631a60b3512c81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adf69ba524926c5454f5d259c1c4dac"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2adf69ba524926c5454f5d259c1c4dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a24e95ba5416c84845c50bbf4c2ee4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">getProperlyAlignedRC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2a24e95ba5416c84845c50bbf4c2ee4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8124351ef6dec4eeea242717aa9398c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">getAllSGPR128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8124351ef6dec4eeea242717aa9398c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget.  <a href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">More...</a><br /></td></tr>
<tr class="separator:aa8124351ef6dec4eeea242717aa9398c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14decdeb6229c84439416eddcebafc29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">getAllSGPR64</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a14decdeb6229c84439416eddcebafc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget.  <a href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">More...</a><br /></td></tr>
<tr class="separator:a14decdeb6229c84439416eddcebafc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8ff148cc4e90b6ae0362db6bb48bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">getAllSGPR32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4c8ff148cc4e90b6ae0362db6bb48bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget.  <a href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">More...</a><br /></td></tr>
<tr class="separator:a4c8ff148cc4e90b6ae0362db6bb48bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab740f3e83c93b6ec3981cdb43ffd8a22"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LoadStoreOp, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> ValueReg, bool ValueIsKill, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> ScratchOffsetReg, int64_t InstrOffset, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> *LiveRegs=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab740f3e83c93b6ec3981cdb43ffd8a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1be43761db2568933db89648201ab15c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Channel, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumRegs=1)</td></tr>
<tr class="separator:a1be43761db2568933db89648201ab15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8aef424553a9b93de21ced693f0b09"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</td></tr>
<tr class="separator:a7d8aef424553a9b93de21ced693f0b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58d646af8dd60e4e514303dfa81de9c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:af58d646af8dd60e4e514303dfa81de9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929252209ec1fab87cd43439ed3365c7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a929252209ec1fab87cd43439ed3365c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb15c9a705b04d0a7709e0c0f8af33fa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:afb15c9a705b04d0a7709e0c0f8af33fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb8776ee5f539fe6391a6d521af25f1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a8cb8776ee5f539fe6391a6d521af25f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1364aa9eb8390d678c037be69450deb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:ae1364aa9eb8390d678c037be69450deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b17b04c6d4d3b578c7ba3497652df4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:ae2b17b04c6d4d3b578c7ba3497652df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4185689ad93fedfa57db7bfeb8ddd3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a2c4185689ad93fedfa57db7bfeb8ddd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd11f1c73a15ab0fc73bacd1cdb64a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a1dd11f1c73a15ab0fc73bacd1cdb64a6">getNumCoveredRegs</a> (<a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LM)</td></tr>
<tr class="separator:a1dd11f1c73a15ab0fc73bacd1cdb64a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00030">30</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4103353fd223c191f291d3ffaf5bfa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4103353fd223c191f291d3ffaf5bfa4f">&#9670;&nbsp;</a></span>SIRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SIRegisterInfo::SIRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00319">319</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Threading_8h_source.html#l00087">llvm::call_once()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MCRegister_8h_source.html#l00067">llvm::MCRegister::from()</a>, <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">lo16()</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="BitVector_8h_source.html#l00334">llvm::BitVector::resize()</a>, <a class="el" href="BitVector_8h_source.html#l00344">llvm::BitVector::set()</a>, <a class="el" href="STLExtras_8h_source.html#l01716">llvm::size()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00045">SubRegFromChannelTableWidthMap</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ab740f3e83c93b6ec3981cdb43ffd8a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab740f3e83c93b6ec3981cdb43ffd8a22">&#9670;&nbsp;</a></span>buildSpillLoadStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::buildSpillLoadStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadStoreOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ValueIsKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>ScratchOffsetReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>InstrOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> *&#160;</td>
          <td class="paramname"><em>LiveRegs</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">1306</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00141">llvm::LivePhysRegs::available()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="Alignment_8h_source.html#l00212">llvm::commonAlignment()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00108">llvm::LivePhysRegs::contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00191">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00525">llvm::getDefRegState()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01269">getFlatScratchSpillOpcode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00526">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01154">getOffenMUBUFLoad()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01131">getOffenMUBUFStore()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00201">llvm::MachineMemOperand::getPointerInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02214">llvm::AMDGPU::getRegBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">getRegClassForReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00863">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00890">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00529">getSubRegFromChannel()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00528">llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00202">llvm::AMDGPUSubtarget::getWavefrontSize()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00594">llvm::GCNSubtarget::hasFlatScratchSTMode()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00082">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01134">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00378">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="MachineInstr_8h_source.html#l00077">llvm::MachineInstr::ReloadReuse</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00592">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="MachineInstr_8h_source.html#l00342">llvm::MachineInstr::setAsmPrinterFlag()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01189">spillVGPRtoAGPR()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">buildVGPRSpillLoadStore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="aee68072e1038a895a2998d78395db856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee68072e1038a895a2998d78395db856">&#9670;&nbsp;</a></span>buildVGPRSpillLoadStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::buildVGPRSpillLoadStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>SB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsKill</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">1673</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00946">llvm::SIMachineFunctionInfo::addToSpilledVGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">buildSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">llvm::SGPRSpillBuilder::EltSize</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00604">llvm::GCNSubtarget::enableFlatScratch()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">getBaseRegister()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00490">getFrameRegister()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00731">llvm::MachineFrameInfo::getStackID()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00688">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00103">llvm::SGPRSpillBuilder::MF</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">llvm::SGPRSpillBuilder::MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00101">llvm::SGPRSpillBuilder::RS</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00029">llvm::TargetStackID::SGPRSpill</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">llvm::SGPRSpillBuilder::readWriteTmpVGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>.</p>

</div>
</div>
<a id="acd7a7dc7a2d3ba79fe5ee12378638317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd7a7dc7a2d3ba79fe5ee12378638317">&#9670;&nbsp;</a></span>eliminateFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">2014</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00946">llvm::SIMachineFunctionInfo::addToSpilledVGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">buildMUBUFOffsetLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">buildSpillLoadStore()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00162">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00604">llvm::GCNSubtarget::enableFlatScratch()</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">getBaseRegister()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">llvm::AMDGPU::getFlatScratchInstSVfromSVS()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00490">getFrameRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00940">getNumSubRegsForSpillOp()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00890">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00206">llvm::AMDGPUSubtarget::getWavefrontSizeLog2()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00594">llvm::GCNSubtarget::hasFlatScratchSTMode()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00186">llvm::AMDGPUSubtarget::hasInv2PiInlineImm()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00336">llvm::AMDGPU::hasNamedOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00082">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02383">llvm::AMDGPU::isInlinableLiteral32()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01134">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">isSGPRClass()</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00378">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">restoreSGPR()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="MachineOperand_8h_source.html#l00684">llvm::MachineOperand::setImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">spillSGPR()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="ac2ab829b21a18819836efa18cb9553cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ab829b21a18819836efa18cb9553cd">&#9670;&nbsp;</a></span>eliminateSGPRToVGPRSpillFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *&#160;</td>
          <td class="paramname"><em>Indexes</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Special case of eliminateFrameIndex. </p>
<p>Returns true if the SGPR was spilled to a VGPR and the stack slot can be safely eliminated when all other users are handled. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01975">1975</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">spillSGPR()</a>.</p>

</div>
</div>
<a id="a96cdbab4e65a936880975a58e0dde922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96cdbab4e65a936880975a58e0dde922">&#9670;&nbsp;</a></span>findReachingDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIRegisterInfo::findReachingDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Use</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03057">3057</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="LiveInterval_8h_source.html#l00061">llvm::VNInfo::def</a>, <a class="el" href="PassAnalysisSupport_8h_source.html#l00230">llvm::Pass::getAnalysis()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00225">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00220">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00112">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00497">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00387">llvm::LiveIntervals::getRegUnit()</a>, <a class="el" href="LiveInterval_8h_source.html#l00421">llvm::LiveRange::getVNInfoAt()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00123">llvm::LiveIntervals::hasInterval()</a>, <a class="el" href="LiveInterval_8h_source.html#l00803">llvm::LiveInterval::hasSubRanges()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00152">llvm::SlotIndex::isValid()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, <a class="el" href="LiveInterval_8h_source.html#l00775">llvm::LiveInterval::subranges()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="a18b7e735a8aa6ece99bb5e9ea399c7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b7e735a8aa6ece99bb5e9ea399c7f4">&#9670;&nbsp;</a></span>findUnusedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::findUnusedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ReserveHighestVGPR</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a lowest register that is not used at any point in the function. </p>
<p>If all registers are used, then this function will return AMDGPU::NoRegister. If <code>ReserveHighestVGPR</code> = true, then return highest unused register. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02868">2868</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">llvm::MachineRegisterInfo::isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00589">llvm::MachineRegisterInfo::isPhysRegUsed()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="STLExtras_8h_source.html#l00484">llvm::reverse()</a>.</p>

</div>
</div>
<a id="a2188a3779b5fa9631631a60b3512c81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2188a3779b5fa9631631a60b3512c81e">&#9670;&nbsp;</a></span>get32BitRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> SIRegisterInfo::get32BitRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03111">3111</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">lo16()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>.</p>

</div>
</div>
<a id="a5c70283c6a0d2ce11aecfa43139e987e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c70283c6a0d2ce11aecfa43139e987e">&#9670;&nbsp;</a></span>getAGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getAGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02659">2659</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02627">getAlignedAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02595">getAnyAGPRClassForBitWidth()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02798">getEquivalentAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02996">getRegClassForSizeOnBank()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">isProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="abb2b27ba8592dbf1220ca840abdda38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2b27ba8592dbf1220ca840abdda38e">&#9670;&nbsp;</a></span>getAllAGPRRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllAGPRRegMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00517">517</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a6d328ac32b1d8a39f355b3195db147ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d328ac32b1d8a39f355b3195db147ff">&#9670;&nbsp;</a></span>getAllAllocatableSRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllAllocatableSRegMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00525">525</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="aa8124351ef6dec4eeea242717aa9398c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8124351ef6dec4eeea242717aa9398c">&#9670;&nbsp;</a></span>getAllSGPR128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; SIRegisterInfo::getAllSGPR128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03163">3163</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="Path_8cpp_source.html#l00226">llvm::sys::path::begin()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01176">llvm::GCNSubtarget::getMaxNumSGPRs()</a>.</p>

</div>
</div>
<a id="a4c8ff148cc4e90b6ae0362db6bb48bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8ff148cc4e90b6ae0362db6bb48bf1">&#9670;&nbsp;</a></span>getAllSGPR32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; SIRegisterInfo::getAllSGPR32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03173">3173</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="Path_8cpp_source.html#l00226">llvm::sys::path::begin()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01176">llvm::GCNSubtarget::getMaxNumSGPRs()</a>.</p>

</div>
</div>
<a id="a14decdeb6229c84439416eddcebafc29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14decdeb6229c84439416eddcebafc29">&#9670;&nbsp;</a></span>getAllSGPR64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; SIRegisterInfo::getAllSGPR64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03168">3168</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="Path_8cpp_source.html#l00226">llvm::sys::path::begin()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01176">llvm::GCNSubtarget::getMaxNumSGPRs()</a>.</p>

</div>
</div>
<a id="a7a02e51c998cca0b6edec7728bde9479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a02e51c998cca0b6edec7728bde9479">&#9670;&nbsp;</a></span>getAllVectorRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllVectorRegMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00521">521</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a423e24bdb9993c90a2c13e2c04ff257a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a423e24bdb9993c90a2c13e2c04ff257a">&#9670;&nbsp;</a></span>getAllVGPRRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllVGPRRegMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00513">513</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a832c99f27458588b340a9c294f6fd200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832c99f27458588b340a9c294f6fd200">&#9670;&nbsp;</a></span>getBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIRegisterInfo::getBaseRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">511</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00545">getReservedRegs()</a>.</p>

</div>
</div>
<a id="a940d8478e9124a309af6b98b9b1caef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940d8478e9124a309af6b98b9b1caef9">&#9670;&nbsp;</a></span>getBoolRC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::SIRegisterInfo::getBoolRC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00326">326</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07675">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07700">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07820">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01293">llvm::GCNSubtarget::getBoolRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">getRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01255">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01268">llvm::SIInstrInfo::insertNE()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01129">llvm::SIInstrInfo::insertVectorSelect()</a>.</p>

</div>
</div>
<a id="a44684a6923b734e7d14143bf086cbb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44684a6923b734e7d14143bf086cbb87">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * SIRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00390">390</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00229">llvm::CallingConv::AMDGPU_Gfx</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00047">llvm::CallingConv::Cold</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="Function_8h_source.html#l00237">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>.</p>

</div>
</div>
<a id="a79100c984bb96e884a15246958f61c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79100c984bb96e884a15246958f61c2d">&#9670;&nbsp;</a></span>getCalleeSavedRegsViaCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * SIRegisterInfo::getCalleeSavedRegsViaCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00411">411</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a231685f805cba88c2b061802b1b95052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231685f805cba88c2b061802b1b95052">&#9670;&nbsp;</a></span>getCallPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00415">415</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00229">llvm::CallingConv::AMDGPU_Gfx</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00047">llvm::CallingConv::Cold</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>.</p>

</div>
</div>
<a id="ad7eff7d73e979a05739b21cc353f748c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eff7d73e979a05739b21cc353f748c">&#9670;&nbsp;</a></span>getChannelFromSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIRegisterInfo::getChannelFromSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00369">369</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00668">expandSGPRCopy()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a0e83ecd12d46c80703ce5d3ef34ead33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e83ecd12d46c80703ce5d3ef34ead33">&#9670;&nbsp;</a></span>getCompatibleSubRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getCompatibleSubRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a register class which is compatible with <code>SuperRC</code>, such that a subregister exists with class <code>SubRC</code> with subregister index <code>SubIdx</code>. </p>
<p>If this is impossible (e.g., an unaligned subregister index within a register tuple), return null. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02816">2816</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00129">llvm::TargetRegisterClass::hasSubClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a627e6584be398e0555f4b38d8f26f546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627e6584be398e0555f4b38d8f26f546">&#9670;&nbsp;</a></span>getConstrainedRegClassForOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getConstrainedRegClassForOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03015">3015</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerUnion_8h_source.html#l00162">llvm::PointerUnion&lt; PTs &gt;::dyn_cast()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00318">getRegClassForTypeOnBank()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00695">llvm::MachineRegisterInfo::getRegClassOrRegBank()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a4861767cf942190a83cf6083003bba05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4861767cf942190a83cf6083003bba05">&#9670;&nbsp;</a></span>getCrossCopyRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getCrossCopyRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a legal register class to copy a register in the specified class to or from. </p>
<p>If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between two registers of the specified class. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00931">931</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02790">getEquivalentVGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00331">getWaveMaskRegClass()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>.</p>

</div>
</div>
<a id="aad6ed1642c7c6a0432f86928a5c102ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6ed1642c7c6a0432f86928a5c102ba">&#9670;&nbsp;</a></span>getCSRFirstUseCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIRegisterInfo::getCSRFirstUseCost </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00089">89</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7c0bb4b4e2204e019541b6cd98bd9792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0bb4b4e2204e019541b6cd98bd9792">&#9670;&nbsp;</a></span>getEquivalentAGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentAGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>An AGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02798">2798</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02659">getAGPRClassForBitWidth()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a981883145186bf6da58e5bd7f6476f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981883145186bf6da58e5bd7f6476f30">&#9670;&nbsp;</a></span>getEquivalentSGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>VRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A SGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02806">2806</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02744">getSGPRClassForBitWidth()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="a2fcc4d3294381da29adb855c5f56c0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcc4d3294381da29adb855c5f56c0d5">&#9670;&nbsp;</a></span>getEquivalentVGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentVGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A VGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02790">2790</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02583">getVGPRClassForBitWidth()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00931">getCrossCopyRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="ad9528c639f619ab6f7cee1a52e3a7472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9528c639f619ab6f7cee1a52e3a7472">&#9670;&nbsp;</a></span>getExec()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::getExec </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03031">3031</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="adc210f7d04be558143f8a891c892e550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc210f7d04be558143f8a891c892e550">&#9670;&nbsp;</a></span>getFrameIndexInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t SIRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00778">778</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">getScratchInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00542">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">llvm::SIInstrInfo::isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a317bd7480ba741300b70f6243d33ff1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317bd7480ba741300b70f6243d33ff1f">&#9670;&nbsp;</a></span>getFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00490">490</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l00226">llvm::GCNSubtarget::getFrameLowering()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00872">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00890">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01709">llvm::SIFrameLowering::hasFP()</a>, and <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00082">llvm::AMDGPUMachineFunction::isEntryFunction()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">eliminateFrameIndex()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01298">llvm::SIFrameLowering::getFrameIndexReference()</a>.</p>

</div>
</div>
<a id="a954d76fe761bb4014b2da81cac2360cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954d76fe761bb4014b2da81cac2360cf">&#9670;&nbsp;</a></span>getHWRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIRegisterInfo::getHWRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00168">168</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a51be90716cd9b3020e0ca8a4bce547c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51be90716cd9b3020e0ca8a4bce547c0">&#9670;&nbsp;</a></span>getLargestLegalSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getLargestLegalSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">436</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00816">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00748">llvm::GCNSubtarget::hasMAIInsts()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00198">isVGPRClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">llvm::SIInstrInfo::isLegalRegOperand()</a>.</p>

</div>
</div>
<a id="a6927f52a74df8a472aae164cffd527b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6927f52a74df8a472aae164cffd527b1">&#9670;&nbsp;</a></span>getNoPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getNoPreservedMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00431">431</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="aa1ce2155cda91c2070745f4aec2c66ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ce2155cda91c2070745f4aec2c66ac">&#9670;&nbsp;</a></span>getNumChannelsFromSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIRegisterInfo::getNumChannelsFromSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00374">374</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00358">getNumCoveredRegs()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="a1dd11f1c73a15ab0fc73bacd1cdb64a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd11f1c73a15ab0fc73bacd1cdb64a6">&#9670;&nbsp;</a></span>getNumCoveredRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIRegisterInfo::getNumCoveredRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td>
          <td class="paramname"><em>LM</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00358">358</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="LaneBitmask_8h_source.html#l00074">llvm::LaneBitmask::getAsInteger()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="bit_8h_source.html#l00349">llvm::popcount()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00374">getNumChannelsFromSubReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00170">getUsedRegMask()</a>, and <a class="el" href="GCNRegPressure_8cpp_source.html#l00050">llvm::GCNRegPressure::inc()</a>.</p>

</div>
</div>
<a id="ac9ec67a466802ee8e0c1f1b7aa7bbf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ec67a466802ee8e0c1f1b7aa7bbf39">&#9670;&nbsp;</a></span>getPointerRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00922">922</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a2a24e95ba5416c84845c50bbf4c2ee4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a24e95ba5416c84845c50bbf4c2ee4d">&#9670;&nbsp;</a></span>getProperlyAlignedRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getProperlyAlignedRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03144">3144</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02627">getAlignedAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02701">getAlignedVectorSuperClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02551">getAlignedVGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00208">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00198">isVGPRClass()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04885">adjustAllocatableRegClass()</a>.</p>

</div>
</div>
<a id="a6d23e7ce3b1f81486f99bad83a5d71a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d23e7ce3b1f81486f99bad83a5d71a2">&#9670;&nbsp;</a></span>getRegAsmName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> SIRegisterInfo::getRegAsmName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02514">2514</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1AMDGPUInstPrinter.html#a2ff0d35ecd63b6b8c760187454701400">llvm::AMDGPUInstPrinter::getRegisterName()</a>.</p>

</div>
</div>
<a id="a0e2008041a23dfc43ff1e90b014a2936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2008041a23dfc43ff1e90b014a2936">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">3042</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00326">getBoolRC()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03228">getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04885">adjustAllocatableRegClass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00924">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01129">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07887">llvm::SIInstrInfo::isBufferSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00191">isSGPRClassID()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="aae4eaf548fa62f15dc35f4018fef3707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4eaf548fa62f15dc35f4018fef3707">&#9670;&nbsp;</a></span>getRegClassForOperandReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClassForOperandReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02906">2906</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">getRegClassForReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a77b95c7a5620b2e92ef8ca3aa8be15bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b95c7a5620b2e92ef8ca3aa8be15bd">&#9670;&nbsp;</a></span>getRegClassForReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClassForReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">2900</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">buildSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02906">getRegClassForOperandReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02912">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a615681753cb320f792b5656571637921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615681753cb320f792b5656571637921">&#9670;&nbsp;</a></span>getRegClassForSizeOnBank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClassForSizeOnBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>Bank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02996">2996</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02659">getAGPRClassForBitWidth()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02744">getSGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02583">getVGPRClassForBitWidth()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00318">getRegClassForTypeOnBank()</a>.</p>

</div>
</div>
<a id="ab6cb9985c2491273897fc21e7a400fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6cb9985c2491273897fc21e7a400fea">&#9670;&nbsp;</a></span>getRegClassForTypeOnBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::SIRegisterInfo::getRegClassForTypeOnBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>Bank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00318">318</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02996">getRegClassForSizeOnBank()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03015">getConstrainedRegClassForOperand()</a>.</p>

</div>
</div>
<a id="aa7dbd22ec4e0cc058f8290a8b98cacc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dbd22ec4e0cc058f8290a8b98cacc6">&#9670;&nbsp;</a></span>getRegPressureLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02948">2948</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00074">llvm::AMDGPUMachineFunction::getLDSSize()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01176">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01246">llvm::GCNSubtarget::getMaxNumVGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00336">llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize()</a>, and <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02967">getRegPressureSetLimit()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>.</p>

</div>
</div>
<a id="aad176a9433aea8ba75bcf6413209240d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad176a9433aea8ba75bcf6413209240d">&#9670;&nbsp;</a></span>getRegPressureSetLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIRegisterInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02967">2967</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02948">getRegPressureLimit()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a4b7ead7725a07da4240f0edea1e4a2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7ead7725a07da4240f0edea1e4a2d6">&#9670;&nbsp;</a></span>getRegSplitParts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int16_t &gt; SIRegisterInfo::getRegSplitParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02884">2884</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02214">llvm::AMDGPU::getRegBitWidth()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">llvm::TargetRegisterClass::MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00668">expandSGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01068">llvm::SIInstrInfo::materializeImmediate()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">llvm::SGPRSpillBuilder::SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="afc03c7ece1270aa0066e484af24eb28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc03c7ece1270aa0066e484af24eb28f">&#9670;&nbsp;</a></span>getRegUnitPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> * SIRegisterInfo::getRegUnitPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02981">2981</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="aae11cbd7196aeff4a4b2a12be9835f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae11cbd7196aeff4a4b2a12be9835f28">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> SIRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00545">545</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00638">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">getBaseRegister()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00872">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01176">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01246">llvm::GCNSubtarget::getMaxNumVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00863">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00566">llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00890">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00528">llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00642">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00568">llvm::SIMachineFunctionInfo::getWWMReservedRegs()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00748">llvm::GCNSubtarget::hasMAIInsts()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">lo16()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::Reserved</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>.</p>

</div>
</div>
<a id="a42bd3548ca638f68b47f7996f163c2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bd3548ca638f68b47f7996f163c2b7">&#9670;&nbsp;</a></span>getReturnAddressReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::getReturnAddressReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02990">2990</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a08a40d4d0736a73e47089ba3ef2e1566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a40d4d0736a73e47089ba3ef2e1566">&#9670;&nbsp;</a></span>getScratchInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t SIRegisterInfo::getScratchInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">770</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00542">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">llvm::SIInstrInfo::isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00778">getFrameIndexInstrOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00906">isFrameOffsetLegal()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00792">needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="a7d8aef424553a9b93de21ced693f0b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8aef424553a9b93de21ced693f0b09">&#9670;&nbsp;</a></span>getSGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getSGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02744">2744</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02806">getEquivalentSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02996">getRegClassForSizeOnBank()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l12264">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a1be43761db2568933db89648201ab15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be43761db2568933db89648201ab15c">&#9670;&nbsp;</a></span>getSubRegFromChannel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIRegisterInfo::getSubRegFromChannel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegs</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the sub reg enum value for the given <code>Channel</code> (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0) </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00529">529</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01716">llvm::size()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00045">SubRegFromChannelTableWidthMap</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12040">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">buildSpillLoadStore()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03777">computeIndirectRegAndOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00668">expandSGPRCopy()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="adbdf0119b398fd6464742936fe420056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbdf0119b398fd6464742936fe420056">&#9670;&nbsp;</a></span>getVCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::getVCC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03027">3027</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07820">llvm::SIInstrInfo::getAddNoCarry()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a id="a3a60ced6bc204b78bafcf33db515a087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a60ced6bc204b78bafcf33db515a087">&#9670;&nbsp;</a></span>getVectorSuperClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getVectorSuperClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02733">2733</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02701">getAlignedVectorSuperClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02669">getAnyVectorSuperClassForBitWidth()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">isProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="aed9393956ff6935e29af9881de204f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9393956ff6935e29af9881de204f1f">&#9670;&nbsp;</a></span>getVGPR64Class()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getVGPR64Class </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03035">3035</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">llvm::SIInstrInfo::legalizeOpWithMove()</a>.</p>

</div>
</div>
<a id="a858849019ce7366904469c53972c54dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a858849019ce7366904469c53972c54dc">&#9670;&nbsp;</a></span>getVGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getVGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02583">2583</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02551">getAlignedVGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02519">getAnyVGPRClassForBitWidth()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02790">getEquivalentVGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02996">getRegClassForSizeOnBank()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">isProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="abd1b045c48536729160cbfc075852f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd1b045c48536729160cbfc075852f4c">&#9670;&nbsp;</a></span>getWaveMaskRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::SIRegisterInfo::getWaveMaskRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00931">getCrossCopyRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a id="ae1364aa9eb8390d678c037be69450deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1364aa9eb8390d678c037be69450deb">&#9670;&nbsp;</a></span>hasAGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIRegisterInfo::hasAGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains AGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00223">223</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00021">llvm::HasAGPR</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">llvm::TargetRegisterClass::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00233">hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00208">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00198">isVGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00213">isVSSuperClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="a449d102f1b4d3b881282d6609caf6023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449d102f1b4d3b881282d6609caf6023">&#9670;&nbsp;</a></span>hasBasePointer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::hasBasePointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">504</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00413">llvm::MachineFrameInfo::getNumFixedObjects()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00725">shouldRealignStack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00545">getReservedRegs()</a>.</p>

</div>
</div>
<a id="ae2b17b04c6d4d3b578c7ba3497652df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b17b04c6d4d3b578c7ba3497652df4">&#9670;&nbsp;</a></span>hasSGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIRegisterInfo::hasSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains SGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00228">228</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00022">llvm::HasSGPR</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">llvm::TargetRegisterClass::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00208">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00198">isVGPRClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00213">isVSSuperClass()</a>.</p>

</div>
</div>
<a id="a2c4185689ad93fedfa57db7bfeb8ddd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4185689ad93fedfa57db7bfeb8ddd3">&#9670;&nbsp;</a></span>hasVectorRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIRegisterInfo::hasVectorRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains any vector registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00233">233</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00223">hasAGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00218">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">llvm::SIInstrInfo::legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a8cb8776ee5f539fe6391a6d521af25f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cb8776ee5f539fe6391a6d521af25f1">&#9670;&nbsp;</a></span>hasVGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIRegisterInfo::hasVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains VGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00218">218</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00020">llvm::HasVGPR</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">llvm::TargetRegisterClass::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02848">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01880">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00233">hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00208">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00198">isVGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00213">isVSSuperClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">llvm::SIInstrInfo::legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="acc61376f4183268183912910024e1f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc61376f4183268183912910024e1f2c">&#9670;&nbsp;</a></span>isAGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isAGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">2919</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08726">llvm::SIInstrInfo::enforceOperandRCAlignment()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01880">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04803">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00285">isVectorRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="afb15c9a705b04d0a7709e0c0f8af33fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb15c9a705b04d0a7709e0c0f8af33fa">&#9670;&nbsp;</a></span>isAGPRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIRegisterInfo::isAGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only AGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00203">203</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00223">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00228">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00218">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">buildSpillLoadStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00931">getCrossCopyRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">getLargestLegalSuperClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01281">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03144">getProperlyAlignedRC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">isProperlyAlignedRC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">llvm::SIInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>.</p>

</div>
</div>
<a id="a5c4a909a1725cc86437f4f350ab35cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4a909a1725cc86437f4f350ab35cdb">&#9670;&nbsp;</a></span>isAsmClobberable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isAsmClobberable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00720">720</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">llvm::MachineRegisterInfo::isReserved()</a>.</p>

</div>
</div>
<a id="ac1c2077ba7c905d8271fd4d7b9af0fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c2077ba7c905d8271fd4d7b9af0fe7">&#9670;&nbsp;</a></span>isDivergentRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIRegisterInfo::isDivergentRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00289">289</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00186">isSGPRClass()</a>.</p>

</div>
</div>
<a id="a0989f99e854e569e8096a89e73f2e046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0989f99e854e569e8096a89e73f2e046">&#9670;&nbsp;</a></span>isFrameOffsetLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00906">906</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">getScratchInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00542">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01134">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">llvm::SIInstrInfo::isMUBUF()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00378">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a2adf69ba524926c5454f5d259c1c4dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2adf69ba524926c5454f5d259c1c4dac">&#9670;&nbsp;</a></span>isProperlyAlignedRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isProperlyAlignedRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">3128</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02659">getAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02733">getVectorSuperClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02583">getVGPRClassForBitWidth()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00208">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00198">isVGPRClass()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="af58d646af8dd60e4e514303dfa81de9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58d646af8dd60e4e514303dfa81de9c">&#9670;&nbsp;</a></span>isSGPRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIRegisterInfo::isSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00186">186</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00223">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00228">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00218">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02848">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08416">llvm::SIInstrInfo::getInstructionUniformity()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01281">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00289">isDivergentRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00191">isSGPRClassID()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">isSGPRReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">llvm::SIInstrInfo::legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05427">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01068">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l13129">llvm::SITargetLowering::requiresUniformRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">llvm::SIInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04022">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a id="ab664dae585bc43224746468fa919da87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab664dae585bc43224746468fa919da87">&#9670;&nbsp;</a></span>isSGPRClassID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIRegisterInfo::isSGPRClassID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class ID contains only SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00191">191</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">getRegClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00186">isSGPRClass()</a>.</p>

</div>
</div>
<a id="a980c731f7723b02b66010f4fce010c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980c731f7723b02b66010f4fce010c0f">&#9670;&nbsp;</a></span>isSGPRReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isSGPRReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">2779</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">isSGPRClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00796">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03701">llvm::SIInstrInfo::mayReadEXEC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a6d63c5cc5bfab2094fae30cf9472d436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d63c5cc5bfab2094fae30cf9472d436">&#9670;&nbsp;</a></span>isVectorRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIRegisterInfo::isVectorRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00285">285</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02912">isVGPR()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="add069634d629007ba8a03a426c6bfea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add069634d629007ba8a03a426c6bfea7">&#9670;&nbsp;</a></span>isVectorSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIRegisterInfo::isVectorSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true only if this class contains both VGPR and AGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00208">208</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00223">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00228">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00218">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03144">getProperlyAlignedRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">isProperlyAlignedRC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a549e07395027c7b32774e27e9f28bc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549e07395027c7b32774e27e9f28bc91">&#9670;&nbsp;</a></span>isVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02912">2912</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00198">isVGPRClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03906">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00285">isVectorRegister()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>.</p>

</div>
</div>
<a id="a929252209ec1fab87cd43439ed3365c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929252209ec1fab87cd43439ed3365c7">&#9670;&nbsp;</a></span>isVGPRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIRegisterInfo::isVGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only VGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00198">198</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00223">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00228">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00218">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">getLargestLegalSuperClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03144">getProperlyAlignedRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">isProperlyAlignedRC()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02912">isVGPR()</a>.</p>

</div>
</div>
<a id="ad38d8f2d6815113e60a7a04012e465a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38d8f2d6815113e60a7a04012e465a5">&#9670;&nbsp;</a></span>isVSSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIRegisterInfo::isVSSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true only if this class contains both VGPR and SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00213">213</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00223">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00228">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00218">hasVGPRs()</a>.</p>

</div>
</div>
<a id="a06c8d8abacb01c870f729e8d2027364f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c8d8abacb01c870f729e8d2027364f">&#9670;&nbsp;</a></span>materializeFrameBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00806">806</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00604">llvm::GCNSubtarget::enableFlatScratch()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00160">llvm::MipsISD::Ins</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="aae2e3ed0f579b512e6a38d0f116553ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2e3ed0f579b512e6a38d0f116553ea">&#9670;&nbsp;</a></span>needsFrameBaseReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00792">792</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">getScratchInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00542">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01134">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">llvm::SIInstrInfo::isMUBUF()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00378">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a5f55007393b9c2edcdb84c55e5df5514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f55007393b9c2edcdb84c55e5df5514">&#9670;&nbsp;</a></span>opCanUseInlineConstant()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::opCanUseInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept an inline constant. i.e. An integer value in the range (-16, 64) or -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02825">2825</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l00976">llvm::GCNSubtarget::hasMFMAInlineLiteralBug()</a>, <a class="el" href="SIDefines_8h_source.html#l00212">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00213">llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00215">llvm::AMDGPU::OPERAND_SRC_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00216">llvm::AMDGPU::OPERAND_SRC_LAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03846">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a id="a83297079e933130ab3b78a428b7070e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83297079e933130ab3b78a428b7070e3">&#9670;&nbsp;</a></span>opCanUseLiteralConstant()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::opCanUseLiteralConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept a literal constant (i.e. any 32-bit immediate). </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02858">2858</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00206">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00207">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03846">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a id="a29ab56a48816c54d3db51d4724304663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ab56a48816c54d3db51d4724304663">&#9670;&nbsp;</a></span>requiresFrameIndexReplacementScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::requiresFrameIndexReplacementScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00758">758</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00350">llvm::MachineFrameInfo::hasStackObjects()</a>.</p>

</div>
</div>
<a id="a86d3fc8e591bfc7b5854f86d00241221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d3fc8e591bfc7b5854f86d00241221">&#9670;&nbsp;</a></span>requiresFrameIndexScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00749">749</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a5eafea62423808eaf1bec18900ec929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eafea62423808eaf1bec18900ec929e">&#9670;&nbsp;</a></span>requiresRegisterScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00738">738</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00613">llvm::MachineFrameInfo::hasCalls()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00350">llvm::MachineFrameInfo::hasStackObjects()</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="ae8ba4cd4553b5e0d7245b42c6d459418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ba4cd4553b5e0d7245b42c6d459418">&#9670;&nbsp;</a></span>requiresVirtualBaseRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00764">764</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a51db99e6baa393260b874d1d04e7ecdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51db99e6baa393260b874d1d04e7ecdc">&#9670;&nbsp;</a></span>reservedPrivateSegmentBufferReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::reservedPrivateSegmentBufferReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the end register initially reserved for the scratch buffer in case spilling is needed. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00538">538</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00533">llvm::alignDown()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01176">llvm::GCNSubtarget::getMaxNumSGPRs()</a>.</p>

</div>
</div>
<a id="ae803619fba0f2282f638ddd36ba004de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae803619fba0f2282f638ddd36ba004de">&#9670;&nbsp;</a></span>resolveFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00857">857</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01134">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00378">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="MachineOperand_8h_source.html#l00684">llvm::MachineOperand::setImm()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="ad8fbec56bf14eeec5756c118ea1c59de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fbec56bf14eeec5756c118ea1c59de">&#9670;&nbsp;</a></span>restoreSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::restoreSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *&#160;</td>
          <td class="paramname"><em>Indexes</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>OnlyToVGPR</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">1826</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">llvm::SGPRSpillBuilder::getPerVGPRData()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00559">llvm::SIMachineFunctionInfo::getSGPRSpillToVGPRLanes()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SlotIndexes_8h_source.html#l00540">llvm::SlotIndexes::insertMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00056">llvm::SIRegisterInfo::SpilledReg::Lane</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SGPRSpillBuilder::NumSubRegs</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">llvm::SGPRSpillBuilder::readWriteTmpVGPR()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00419">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00597">llvm::SlotIndexes::replaceMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">llvm::SGPRSpillBuilder::SplitParts</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">llvm::SGPRSpillBuilder::SuperReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">llvm::SGPRSpillBuilder::TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00055">llvm::SIRegisterInfo::SpilledReg::VGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01975">eliminateSGPRToVGPRSpillFrameIndex()</a>.</p>

</div>
</div>
<a id="abce857be755106a0d747fa67ac782857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce857be755106a0d747fa67ac782857">&#9670;&nbsp;</a></span>shouldCoalesce()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::shouldCoalesce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>NewRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02927">2927</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a2aa5409f4a9ae9129ad49bd05ba293f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa5409f4a9ae9129ad49bd05ba293f6">&#9670;&nbsp;</a></span>shouldRealignStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::shouldRealignStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00725">725</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00483">llvm::TargetRegisterInfo::shouldRealignStack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>.</p>

</div>
</div>
<a id="a891021470cc8979b7dfcc936fad1cd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891021470cc8979b7dfcc936fad1cd44">&#9670;&nbsp;</a></span>shouldRewriteCopySrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::shouldRewriteCopySrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DefRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcSubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02834">2834</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a3d4103d19eae05425cf7aee3ad915250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4103d19eae05425cf7aee3ad915250">&#9670;&nbsp;</a></span>spillEmergencySGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::spillEmergencySGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>RestoreMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SGPR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">1903</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00942">llvm::SIMachineFunctionInfo::addToSpilledSGPRs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">llvm::SGPRSpillBuilder::getPerVGPRData()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00084">llvm::SGPRSpillBuilder::IsKill</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SGPRSpillBuilder::NumSubRegs</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00310">llvm::SGPRSpillBuilder::setMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">llvm::SGPRSpillBuilder::SplitParts</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">llvm::SGPRSpillBuilder::SuperReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">llvm::SGPRSpillBuilder::TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="a9e595daa767aa0d59a292ad50f2ffa31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e595daa767aa0d59a292ad50f2ffa31">&#9670;&nbsp;</a></span>spillSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::spillSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *&#160;</td>
          <td class="paramname"><em>Indexes</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>OnlyToVGPR</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>OnlyToVGPR</code> is true, this will only succeed if this. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">1706</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00942">llvm::SIMachineFunctionInfo::addToSpilledSGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00872">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">llvm::SGPRSpillBuilder::getPerVGPRData()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00559">llvm::SIMachineFunctionInfo::getSGPRSpillToVGPRLanes()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00890">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SlotIndexes_8h_source.html#l00540">llvm::SlotIndexes::insertMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00084">llvm::SGPRSpillBuilder::IsKill</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00056">llvm::SIRegisterInfo::SpilledReg::Lane</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SGPRSpillBuilder::NumSubRegs</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">llvm::SGPRSpillBuilder::readWriteTmpVGPR()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00419">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00597">llvm::SlotIndexes::replaceMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">llvm::SGPRSpillBuilder::SplitParts</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">llvm::SGPRSpillBuilder::SuperReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">llvm::SGPRSpillBuilder::TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00055">llvm::SIRegisterInfo::SpilledReg::VGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01975">eliminateSGPRToVGPRSpillFrameIndex()</a>.</p>

</div>
</div>
<a id="aed80e0d9bfe4e57de24283efa7572eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80e0d9bfe4e57de24283efa7572eb4">&#9670;&nbsp;</a></span>spillSGPRToVGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIRegisterInfo::spillSGPRToVGPR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00069">69</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="abbe169e950debcfaf689841df5511a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe169e950debcfaf689841df5511a28">&#9670;&nbsp;</a></span>supportsBackwardScavenger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIRegisterInfo::supportsBackwardScavenger </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00152">152</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:45:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
