
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -279.29

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -21.18

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.18

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.53   17.74   35.89   35.89 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.74    0.01   35.90 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.76    7.24   43.14 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.76    0.01   43.15 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.15   data arrival time
-----------------------------------------------------------------------------
                                 34.75   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.77   29.73   42.74   42.74 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.73    0.10   42.84 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.70   75.47   68.33  111.17 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.47    0.08  111.24 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.04   18.60   42.04  153.29 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.60    0.01  153.30 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.69   21.69  174.99 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.69    0.00  174.99 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   20.01  195.00 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.42    0.16  195.16 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.38   20.37  215.52 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.38    0.05  215.57 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.24   11.68   24.60  240.18 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.68    0.04  240.22 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11   10.06   28.95  269.16 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.06    0.02  269.18 ^ resp_msg[13] (out)
                                269.18   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.18   data arrival time
-----------------------------------------------------------------------------
                                -21.18   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.77   29.73   42.74   42.74 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.73    0.10   42.84 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.70   75.47   68.33  111.17 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.47    0.08  111.24 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.04   18.60   42.04  153.29 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.60    0.01  153.30 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.69   21.69  174.99 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.69    0.00  174.99 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   20.01  195.00 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.42    0.16  195.16 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.38   20.37  215.52 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.38    0.05  215.57 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.24   11.68   24.60  240.18 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.68    0.04  240.22 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11   10.06   28.95  269.16 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.06    0.02  269.18 ^ resp_msg[13] (out)
                                269.18   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.18   data arrival time
-----------------------------------------------------------------------------
                                -21.18   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.1%      31.9%       0.0%
