/*************************************************************************/ /*!
@File
@Title          System Configuration
@Copyright      Copyright (c) Imagination Technologies Ltd. All Rights Reserved
@Description    System Configuration functions
@License        Dual MIT/GPLv2

The contents of this file are subject to the MIT license as set out below.

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

Alternatively, the contents of this file may be used under the terms of
the GNU General Public License Version 2 ("GPL") in which case the provisions
of GPL are applicable instead of those above.

If you wish to allow use of your version of this file only under the terms of
GPL, and not to allow others to use your version of this file under the terms
of the MIT license, indicate your decision by deleting the provisions above
and replace them with the notice and other provisions required by GPL as set
out in the file called "GPL-COPYING" included in this distribution. If you do
not delete the provisions above, a recipient may use your version of this file
under the terms of either the MIT license or GPL.

This License is also included in this distribution in the file called
"MIT-COPYING".

EXCEPT AS OTHERWISE STATED IN A NEGOTIATED AGREEMENT: (A) THE SOFTWARE IS
PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE AND NONINFRINGEMENT; AND (B) IN NO EVENT SHALL THE AUTHORS OR
COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/ /**************************************************************************/

#include <linux/version.h>

#include "sysinfo.h"
#include "apollo_regs.h"

#include "pvrsrv.h"
#include "pvrsrv_device.h"
#include "rgxdevice.h"
#include "syscommon.h"
#include "os_apphint.h"
#include "rgxfwutils.h"

#if defined(SUPPORT_ION)
#include PVR_ANDROID_ION_HEADER
#include "ion_support.h"
#include "ion_sys.h"
#endif

#include "vmm_pvz_server.h"
#include "pvr_bridge_k.h"
#include "pvr_drv.h"
#include "tc_drv.h"
#include "fpga.h"

#include <linux/platform_device.h>
#include <linux/dma-mapping.h>
#include <linux/delay.h>

#define SECURE_FW_MEM_SIZE   (0x80000) /* 512Kb */
#define SECURE_MEM_SIZE    (0x4000000) /*  64MB */

typedef struct
{
	PHYS_HEAP_USAGE_FLAGS ui32UsageFlags;
	IMG_UINT64 uiSize;
	IMG_BOOL bUsed;
	IMG_UINT32 ui32DriverModeMask;
} CARD_PHYS_HEAP_CONFIG_SPEC;

#define PHYSHEAP_ALL_DRIVERS	(1 << DRIVER_MODE_NATIVE | \
								 1 << DRIVER_MODE_HOST   | \
								 1 << DRIVER_MODE_GUEST)

#define PHYSHEAP_NO_GUESTS	(1 << DRIVER_MODE_NATIVE | \
							 1 << DRIVER_MODE_HOST)

#define PHYSHEAP_ONLY_VZ	(1 << DRIVER_MODE_GUEST | \
							 1 << DRIVER_MODE_HOST)

#define HEAP_SPEC_IDX_GPU_PRIVATE (0U)
#define HEAP_SPEC_IDX_GPU_LOCAL   (1U)

#if defined(SUPPORT_TRUSTED_DEVICE) && defined(FPGA) && !defined(SUPPORT_SECURITY_VALIDATION)
static PVRSRV_ERROR TEE_LoadFirmwareWrapper(IMG_HANDLE hSysData, PVRSRV_FW_PARAMS *psTDFWParams);
extern PVRSRV_ERROR TEE_LoadFirmware(IMG_HANDLE hSysData, PVRSRV_FW_PARAMS *psTDFWParams);
extern PVRSRV_ERROR TEE_SetPowerParams(IMG_HANDLE hSysData, PVRSRV_TD_POWER_PARAMS *psTDPowerParams);
extern PVRSRV_ERROR TEE_RGXStart(IMG_HANDLE hSysData);
extern PVRSRV_ERROR TEE_RGXStop(IMG_HANDLE hSysData);
#endif

/*
	 -----------------------------------------------------------------------
	|                      Phys Heap definition matrix                      |
	 -----------------------------------------------------------------------
	|   Phys    |    GPU    |    GPU    |    Fw     |    Fw     |    Fw     |
	|   Heap    |  Private  |   Secure  |  Private  |  Shared   |  PageTab  |
	 -----------------------------------------------------------------------
	|  VzMode   |   N H G   |   N H G   |   N H G   |   N H G   |   N H G   |
	 -----------------------------------------------------------------------
	|  TEE      |   1 1 1   |   1 1 1   |   1 1 0   |   1 1 1   |   1 1 0   |
	|  PREMAP   |   1 1 1   |   0 0 0   |   0 0 0   |   1 1 1   |   1 1 0   |
	|  DEFAULT  |   1 1 1   |   0 0 0   |   0 0 0   |   0 0 1   |   0 0 0   |
	 -----------------------------------------------------------------------
*/
static const CARD_PHYS_HEAP_CONFIG_SPEC gasCardHeapTemplate[] =
{
	{
	 PHYS_HEAP_USAGE_GPU_PRIVATE,
	 0,					/* determined at runtime by apphints */
	 false,				/* determined at runtime by apphints */
	 PHYSHEAP_ALL_DRIVERS
	},
	{
	 PHYS_HEAP_USAGE_GPU_LOCAL,
	 0,					/* determined at runtime */
	 true,
	 PHYSHEAP_ALL_DRIVERS
	},
	{
	 PHYS_HEAP_USAGE_GPU_SECURE,
	 SECURE_MEM_SIZE,
#if defined(SUPPORT_TRUSTED_DEVICE)
	 true,
#else
	 false,
#endif
	 PHYSHEAP_ALL_DRIVERS
	},
	{
	 PHYS_HEAP_USAGE_FW_PREMAP_PT,
	 RGX_FIRMWARE_MAX_PAGETABLE_SIZE,
#if defined(RGX_PREMAP_FW_HEAPS)
	 true,
#else
	 false,
#endif
	 PHYSHEAP_NO_GUESTS
	},
	{
	 PHYS_HEAP_USAGE_FW_PRIVATE,
	 SECURE_FW_MEM_SIZE,
#if defined(SUPPORT_TRUSTED_DEVICE)
	 true,
#else
	 false,
#endif
	 PHYSHEAP_NO_GUESTS
	},
	{
	 PHYS_HEAP_USAGE_FW_SHARED,
	 RGX_FIRMWARE_RAW_HEAP_SIZE,
	 true,
#if defined(RGX_PREMAP_FW_HEAPS)
	 PHYSHEAP_ALL_DRIVERS
#else
	 PHYSHEAP_ONLY_VZ
#endif
	}
};

#define ODIN_MEMORY_HYBRID_DEVICE_BASE 0x400000000

#define VALI_MEMORY_DEVICE_BASE (0x800000000U)

#define SYS_RGX_ACTIVE_POWER_LATENCY_MS (10)

#if defined(RGX_NUM_DRIVERS_SUPPORTED) && (RGX_NUM_DRIVERS_SUPPORTED > 1)
static PVRSRV_DEVICE_CONFIG *apsDevCfgs[PVRSRV_MAX_DEVICES] = {0};
#endif

#if defined(SUPPORT_LINUX_DVFS) || defined(SUPPORT_PDVFS)

/* Fake DVFS configuration used purely for testing purposes */

static const IMG_OPP asOPPTable[] =
{
	{ 8,  25000000},
	{ 16, 50000000},
	{ 32, 75000000},
	{ 64, 100000000},
};

#define LEVEL_COUNT (sizeof(asOPPTable) / sizeof(IMG_OPP))

static void SetFrequency(IMG_HANDLE hSysData, IMG_UINT32 ui32Frequency)
{
	PVR_UNREFERENCED_PARAMETER(hSysData);

	PVR_DPF((PVR_DBG_ERROR, "SetFrequency %u", ui32Frequency));
}

static void SetVoltage(IMG_HANDLE hSysData, IMG_UINT32 ui32Voltage)
{
	PVR_UNREFERENCED_PARAMETER(hSysData);

	PVR_DPF((PVR_DBG_ERROR, "SetVoltage %u", ui32Voltage));
}

#endif

static void TCLocalCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
				      IMG_UINT32 ui32NumOfAddr,
				      IMG_DEV_PHYADDR *psDevPAddr,
				      IMG_CPU_PHYADDR *psCpuPAddr);

static void TCLocalDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
				      IMG_UINT32 ui32NumOfAddr,
				      IMG_CPU_PHYADDR *psCpuPAddr,
				      IMG_DEV_PHYADDR *psDevPAddr);

static PHYS_HEAP_FUNCTIONS gsLocalPhysHeapFuncs =
{
	.pfnCpuPAddrToDevPAddr = TCLocalCpuPAddrToDevPAddr,
	.pfnDevPAddrToCpuPAddr = TCLocalDevPAddrToCpuPAddr,
};

static void TCValiLocalCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
                                          IMG_UINT32 ui32NumOfAddr,
                                          IMG_DEV_PHYADDR *psDevPAddr,
                                          IMG_CPU_PHYADDR *psCpuPAddr);

static void TCValiLocalDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
                                          IMG_UINT32 ui32NumOfAddr,
                                          IMG_CPU_PHYADDR *psCpuPAddr,
                                          IMG_DEV_PHYADDR *psDevPAddr);

static PHYS_HEAP_FUNCTIONS gsValiLocalPhysHeapFuncs =
{
	.pfnCpuPAddrToDevPAddr = TCValiLocalCpuPAddrToDevPAddr,
	.pfnDevPAddrToCpuPAddr = TCValiLocalDevPAddrToCpuPAddr,
};

static void TCHostCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
									 IMG_UINT32 ui32NumOfAddr,
									 IMG_DEV_PHYADDR *psDevPAddr,
									 IMG_CPU_PHYADDR *psCpuPAddr);

static void TCHostDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
									 IMG_UINT32 ui32NumOfAddr,
									 IMG_CPU_PHYADDR *psCpuPAddr,
									 IMG_DEV_PHYADDR *psDevPAddr);

static PHYS_HEAP_FUNCTIONS gsHostPhysHeapFuncs =
{
	.pfnCpuPAddrToDevPAddr = TCHostCpuPAddrToDevPAddr,
	.pfnDevPAddrToCpuPAddr = TCHostDevPAddrToCpuPAddr,
};

static void TCHybridCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
                                       IMG_UINT32 ui32NumOfAddr,
                                       IMG_DEV_PHYADDR *psDevPAddr,
                                       IMG_CPU_PHYADDR *psCpuPAddr);

static void TCHybridDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
                                       IMG_UINT32 ui32NumOfAddr,
                                       IMG_CPU_PHYADDR *psCpuPAddr,
                                       IMG_DEV_PHYADDR *psDevPAddr);

static PHYS_HEAP_FUNCTIONS gsHybridPhysHeapFuncs =
{
	.pfnCpuPAddrToDevPAddr = TCHybridCpuPAddrToDevPAddr,
	.pfnDevPAddrToCpuPAddr = TCHybridDevPAddrToCpuPAddr
};

typedef struct _SYS_DATA_ SYS_DATA;

struct _SYS_DATA_
{
	IMG_UINT32 ui32SysDataSize;
	IMG_UINT64 ui64GpuRegisterBase;
	IMG_UINT64 ui64FwHeapCpuBase;
	IMG_UINT64 ui64FwHeapGpuBase;
	IMG_UINT64 ui64FwPrivateHeapSize;
	IMG_UINT64 ui64FwTotalHeapSize;
	IMG_UINT64 ui64FwHeapStride;
	IMG_UINT64 ui64FwPageTableHeapCpuBase;
	IMG_UINT64 ui64FwPageTableHeapGpuBase;
	IMG_UINT64 ui64FwPageTableHeapSize;

	PVRSRV_DEVICE_FEATURE_CONFIG sDevFeatureCfg;

	struct platform_device *pdev;

	struct tc_rogue_platform_data *pdata;

	struct resource *registers;
#if defined(SUPPORT_ION) && (LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0))
	struct ion_client *ion_client;
	struct ion_handle *ion_rogue_allocation;
#endif
};

#define SYSTEM_INFO_FORMAT_STRING "FPGA Revision: %s - TCF Core Revision: %s - TCF Core Target Build ID: %s - PCI Version: %s - Macro Version: %s"
#define FPGA_REV_MAX_LEN      8 /* current longest format: "x.y.z" */
#define TCF_CORE_REV_MAX_LEN  8 /* current longest format: "x.y.z" */
#define TCF_CORE_CFG_MAX_LEN  4 /* current longest format: "x" */
#define PCI_VERSION_MAX_LEN   4 /* current longest format: "x" */
#define MACRO_VERSION_MAX_LEN 8 /* current longest format: "x.yz" */

static IMG_CHAR *GetDeviceVersionString(SYS_DATA *psSysData)
{
	int err;
	char str_fpga_rev[FPGA_REV_MAX_LEN]={0};
	char str_tcf_core_rev[TCF_CORE_REV_MAX_LEN]={0};
	char str_tcf_core_target_build_id[TCF_CORE_CFG_MAX_LEN]={0};
	char str_pci_ver[PCI_VERSION_MAX_LEN]={0};
	char str_macro_ver[MACRO_VERSION_MAX_LEN]={0};

	IMG_CHAR *pszVersion;
	IMG_UINT32 ui32StringLength;

	err = tc_sys_strings(psSysData->pdev->dev.parent,
							 str_fpga_rev, sizeof(str_fpga_rev),
							 str_tcf_core_rev, sizeof(str_tcf_core_rev),
							 str_tcf_core_target_build_id, sizeof(str_tcf_core_target_build_id),
							 str_pci_ver, sizeof(str_pci_ver),
							 str_macro_ver, sizeof(str_macro_ver));
	if (err)
	{
		return NULL;
	}

	/* Calculate how much space we need to allocate for the string */
	ui32StringLength = OSStringLength(SYSTEM_INFO_FORMAT_STRING);
	ui32StringLength += OSStringLength(str_fpga_rev);
	ui32StringLength += OSStringLength(str_tcf_core_rev);
	ui32StringLength += OSStringLength(str_tcf_core_target_build_id);
	ui32StringLength += OSStringLength(str_pci_ver);
	ui32StringLength += OSStringLength(str_macro_ver);

	/* Create the version string */
	pszVersion = OSAllocMem(ui32StringLength * sizeof(IMG_CHAR));
	if (pszVersion)
	{
		OSSNPrintf(&pszVersion[0], ui32StringLength,
				   SYSTEM_INFO_FORMAT_STRING,
				   str_fpga_rev,
				   str_tcf_core_rev,
				   str_tcf_core_target_build_id,
				   str_pci_ver,
				   str_macro_ver);
	}
	else
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: failed to create format string", __func__));
	}

	return pszVersion;
}

#if defined(SUPPORT_ION) && (LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0))
static SYS_DATA *gpsIonPrivateData;

PVRSRV_ERROR IonInit(void *pvPrivateData)
{
	PVRSRV_ERROR eError = PVRSRV_OK;
	SYS_DATA *psSysData = pvPrivateData;
	gpsIonPrivateData = psSysData;

	psSysData->ion_client = ion_client_create(psSysData->pdata->ion_device, SYS_RGX_DEV_NAME);
	if (IS_ERR(psSysData->ion_client))
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: Failed to create ION client (%ld)", __func__, PTR_ERR(psSysData->ion_client)));
		eError = PVRSRV_ERROR_ION_NO_CLIENT;
		goto err_out;
	}
	/* Allocate the whole rogue ion heap and pass that to services to manage */
	psSysData->ion_rogue_allocation = ion_alloc(psSysData->ion_client, psSysData->pdata->rogue_heap_memory_size, 4096, (1 << psSysData->pdata->ion_heap_id), 0);
	if (IS_ERR(psSysData->ion_rogue_allocation))
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: Failed to allocate ION rogue buffer (%ld)", __func__, PTR_ERR(psSysData->ion_rogue_allocation)));
		eError = PVRSRV_ERROR_ION_FAILED_TO_ALLOC;
		goto err_destroy_client;

	}

	return PVRSRV_OK;
err_destroy_client:
	ion_client_destroy(psSysData->ion_client);
	psSysData->ion_client = NULL;
err_out:
	return eError;
}

void IonDeinit(void)
{
	SYS_DATA *psSysData = gpsIonPrivateData;
	ion_free(psSysData->ion_client, psSysData->ion_rogue_allocation);
	psSysData->ion_rogue_allocation = NULL;
	ion_client_destroy(psSysData->ion_client);
	psSysData->ion_client = NULL;
}

struct ion_device *IonDevAcquire(void)
{
	return gpsIonPrivateData->pdata->ion_device;
}

void IonDevRelease(struct ion_device *ion_device)
{
	PVR_ASSERT(ion_device == gpsIonPrivateData->pdata->ion_device);
}
#endif /* defined(SUPPORT_ION) */

static void TCLocalCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
				      IMG_UINT32 ui32NumOfAddr,
				      IMG_DEV_PHYADDR *psDevPAddr,
				      IMG_CPU_PHYADDR *psCpuPAddr)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig = (PVRSRV_DEVICE_CONFIG *)hPrivData;
	SYS_DATA *psSysData = psDevConfig->hSysData;
	IMG_UINT32 ui32Idx;

	for (ui32Idx = 0; ui32Idx < ui32NumOfAddr; ui32Idx++)
	{
		psDevPAddr[ui32Idx].uiAddr =
			psCpuPAddr[ui32Idx].uiAddr - psSysData->pdata->tc_memory_base;
	}
}

static void TCLocalDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
				      IMG_UINT32 ui32NumOfAddr,
				      IMG_CPU_PHYADDR *psCpuPAddr,
				      IMG_DEV_PHYADDR *psDevPAddr)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig = (PVRSRV_DEVICE_CONFIG *)hPrivData;
	SYS_DATA *psSysData = psDevConfig->hSysData;
	IMG_UINT32 ui32Idx;

	for (ui32Idx = 0; ui32Idx < ui32NumOfAddr; ui32Idx++)
	{
		psCpuPAddr[ui32Idx].uiAddr =
			psDevPAddr[ui32Idx].uiAddr + psSysData->pdata->tc_memory_base;
	}
}

static void TCValiLocalCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
                                          IMG_UINT32 ui32NumOfAddr,
                                          IMG_DEV_PHYADDR *psDevPAddr,
                                          IMG_CPU_PHYADDR *psCpuPAddr)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig = (PVRSRV_DEVICE_CONFIG *)hPrivData;
	SYS_DATA *psSysData = psDevConfig->hSysData;
	IMG_UINT32 ui32Idx;

	for (ui32Idx = 0; ui32Idx < ui32NumOfAddr; ui32Idx++)
	{
		psDevPAddr[ui32Idx].uiAddr =
		    psCpuPAddr[ui32Idx].uiAddr - psSysData->pdata->tc_memory_base + VALI_MEMORY_DEVICE_BASE;
	}
}

static void TCValiLocalDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
                                          IMG_UINT32 ui32NumOfAddr,
                                          IMG_CPU_PHYADDR *psCpuPAddr,
                                          IMG_DEV_PHYADDR *psDevPAddr)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig = (PVRSRV_DEVICE_CONFIG *)hPrivData;
	SYS_DATA *psSysData = psDevConfig->hSysData;
	IMG_UINT32 ui32Idx;

	for (ui32Idx = 0; ui32Idx < ui32NumOfAddr; ui32Idx++)
	{
		psCpuPAddr[ui32Idx].uiAddr =
		    psDevPAddr[ui32Idx].uiAddr - VALI_MEMORY_DEVICE_BASE + psSysData->pdata->tc_memory_base;
	}
}

static void TCHostCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
									 IMG_UINT32 uiNumOfAddr,
									 IMG_DEV_PHYADDR *psDevPAddr,
									 IMG_CPU_PHYADDR *psCpuPAddr)
{
	PVR_ASSERT(sizeof(*psDevPAddr) == sizeof(*psCpuPAddr));
	OSCachedMemCopy(psDevPAddr, psCpuPAddr, uiNumOfAddr * sizeof(*psDevPAddr));
}

static void TCHostDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
									 IMG_UINT32 uiNumOfAddr,
									 IMG_CPU_PHYADDR *psCpuPAddr,
									 IMG_DEV_PHYADDR *psDevPAddr)
{
	PVR_ASSERT(sizeof(*psCpuPAddr) == sizeof(*psDevPAddr));
	OSCachedMemCopy(psCpuPAddr, psDevPAddr, uiNumOfAddr * sizeof(*psCpuPAddr));
}

static void TCHybridCpuPAddrToDevPAddr(IMG_HANDLE hPrivData,
                                       IMG_UINT32 ui32NumOfAddr,
                                       IMG_DEV_PHYADDR *psDevPAddr,
                                       IMG_CPU_PHYADDR *psCpuPAddr)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig = (PVRSRV_DEVICE_CONFIG *)hPrivData;
	SYS_DATA *psSysData = psDevConfig->hSysData;
	IMG_UINT32 ui32Idx;

	for (ui32Idx = 0; ui32Idx < ui32NumOfAddr; ui32Idx++)
	{
		psDevPAddr[ui32Idx].uiAddr =
		    (psCpuPAddr[ui32Idx].uiAddr - psSysData->pdata->tc_memory_base) +
		    ODIN_MEMORY_HYBRID_DEVICE_BASE;
	}
}

static void TCHybridDevPAddrToCpuPAddr(IMG_HANDLE hPrivData,
                                       IMG_UINT32 ui32NumOfAddr,
                                       IMG_CPU_PHYADDR *psCpuPAddr,
                                       IMG_DEV_PHYADDR *psDevPAddr)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig = (PVRSRV_DEVICE_CONFIG *)hPrivData;
	SYS_DATA *psSysData = psDevConfig->hSysData;
	IMG_UINT32 ui32Idx;

	for (ui32Idx = 0; ui32Idx < ui32NumOfAddr; ui32Idx++)
	{
		psCpuPAddr[ui32Idx].uiAddr =
		    (psDevPAddr[ui32Idx].uiAddr - ODIN_MEMORY_HYBRID_DEVICE_BASE) +
		    psSysData->pdata->tc_memory_base;
	}
}

static inline
IMG_CHAR* GetHeapName(PHYS_HEAP_USAGE_FLAGS ui32Flags)
{
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_GPU_LOCAL))    return "lma_gpu_local";
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_GPU_SECURE))   return "lma_gpu_secure";
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_GPU_PRIVATE))  return "lma_gpu_private";
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_FW_PRIVATE))   return "lma_fw_private";
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_FW_SHARED))    return "lma_fw_shared";
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_FW_PREMAP_PT)) return "lma_fw_pagetables";
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_CPU_LOCAL))    return "lma_cpu_local";
	if (BITMASK_HAS(ui32Flags,PHYS_HEAP_USAGE_DISPLAY))      return "lma_gpu_display";
	else                                                     return "Unexpected Heap";
}

static PVRSRV_ERROR
InitLocalHeap(PHYS_HEAP_CONFIG *psPhysHeap,
			  IMG_UINT64 uiBaseAddr, IMG_UINT64 uiStartAddr,
			  IMG_UINT64 uiSize, PHYS_HEAP_FUNCTIONS *psFuncs,
			  PHYS_HEAP_USAGE_FLAGS ui32Flags)
{
	psPhysHeap->eType = PHYS_HEAP_TYPE_LMA;
	psPhysHeap->ui32UsageFlags = ui32Flags;
	psPhysHeap->uConfig.sLMA.pszPDumpMemspaceName = "LMA";
	psPhysHeap->uConfig.sLMA.psMemFuncs = psFuncs;
	psPhysHeap->uConfig.sLMA.pszHeapName = GetHeapName(ui32Flags);
	psPhysHeap->uConfig.sLMA.sStartAddr.uiAddr = IMG_CAST_TO_CPUPHYADDR_UINT(uiStartAddr);
	psPhysHeap->uConfig.sLMA.sCardBase.uiAddr = uiBaseAddr;
	psPhysHeap->uConfig.sLMA.uiSize = uiSize;

	return PVRSRV_OK;
}

static PVRSRV_ERROR
CreateCardGPUHeaps(SYS_DATA *psSysData,
				   CARD_PHYS_HEAP_CONFIG_SPEC *pasCardHeapSpec,
				   PHYS_HEAP_CONFIG *pasPhysHeaps,
				   PHYS_HEAP_FUNCTIONS *psHeapFuncs,
				   IMG_UINT32 *pui32HeapIdx,
				   IMG_UINT64 ui64CardAddr)
{
	PVRSRV_ERROR eError;
	IMG_UINT64 ui64StartAddr = psSysData->pdata->rogue_heap_memory_base;
	IMG_UINT32 ui32SpecIdx;

	for (ui32SpecIdx = 0; ui32SpecIdx < ARRAY_SIZE(gasCardHeapTemplate); ui32SpecIdx++)
	{
		if (pasCardHeapSpec[ui32SpecIdx].bUsed)
		{
			IMG_UINT64 ui64HeapSize = pasCardHeapSpec[ui32SpecIdx].uiSize;

			eError = InitLocalHeap(&pasPhysHeaps[*pui32HeapIdx],
								   ui64CardAddr,
								   IMG_CAST_TO_CPUPHYADDR_UINT(ui64StartAddr),
								   ui64HeapSize,
								   psHeapFuncs,
								   pasCardHeapSpec[ui32SpecIdx].ui32UsageFlags);
			if (eError != PVRSRV_OK)
			{
				return eError;
			}

#if defined(SUPPORT_TRUSTED_DEVICE)
			/* save the heap details in a structure passed to the tee_ddk module */
			if (BITMASK_HAS(pasCardHeapSpec[ui32SpecIdx].ui32UsageFlags, PHYS_HEAP_USAGE_FW_PREMAP_PT))
			{
				psSysData->ui64FwPageTableHeapCpuBase = ui64StartAddr;
				psSysData->ui64FwPageTableHeapGpuBase = ui64CardAddr;
				psSysData->ui64FwPageTableHeapSize = pasCardHeapSpec[ui32SpecIdx].uiSize;
			}
			else if (BITMASK_HAS(pasCardHeapSpec[ui32SpecIdx].ui32UsageFlags, PHYS_HEAP_USAGE_FW_PRIVATE))
			{
				psSysData->ui64FwPrivateHeapSize = pasCardHeapSpec[ui32SpecIdx].uiSize;
				psSysData->ui64FwHeapCpuBase = ui64StartAddr;
				psSysData->ui64FwHeapGpuBase = ui64CardAddr;
			}
			else if (BITMASK_HAS(pasCardHeapSpec[ui32SpecIdx].ui32UsageFlags, PHYS_HEAP_USAGE_FW_SHARED))
			{
				psSysData->ui64FwTotalHeapSize = RGX_FIRMWARE_RAW_HEAP_SIZE;
			}
#endif

			ui64CardAddr  += ui64HeapSize;
			ui64StartAddr += ui64HeapSize;
			(*pui32HeapIdx)++;
		}
	}

	return PVRSRV_OK;
}

static PVRSRV_ERROR
CreateCardEXTHeap(const SYS_DATA *psSysData,
				  PHYS_HEAP_CONFIG *pasPhysHeaps,
				  PHYS_HEAP_FUNCTIONS *psHeapFuncs,
				  IMG_UINT32 *pui32HeapIdx,
				  IMG_UINT64 ui64CardBase)
{
	IMG_UINT64 ui64StartAddr = psSysData->pdata->pdp_heap_memory_base;
	IMG_UINT64 ui64Size = psSysData->pdata->pdp_heap_memory_size;
	PVRSRV_ERROR eError;

	eError = InitLocalHeap(&pasPhysHeaps[*pui32HeapIdx],
						   ui64CardBase + psSysData->pdata->rogue_heap_memory_size,
						   IMG_CAST_TO_CPUPHYADDR_UINT(ui64StartAddr),
						   ui64Size, psHeapFuncs,
						   PHYS_HEAP_USAGE_EXTERNAL | PHYS_HEAP_USAGE_DISPLAY);
	if (eError != PVRSRV_OK)
	{
		return eError;
	}

	(*pui32HeapIdx)++;

	return PVRSRV_OK;
}

static PVRSRV_ERROR
InitLocalHeaps(SYS_DATA *psSysData,
			   CARD_PHYS_HEAP_CONFIG_SPEC *pasCardHeapSpec,
			   PHYS_HEAP_CONFIG *pasPhysHeaps,
			   IMG_UINT32 *pui32HeapIdx)
{
	PHYS_HEAP_FUNCTIONS *psHeapFuncs;
	PVRSRV_ERROR eError;
	IMG_UINT64 ui64CardBase;

	if (psSysData->pdata->baseboard == TC_BASEBOARD_ODIN &&
	    psSysData->pdata->mem_mode == TC_MEMORY_HYBRID)
	{
		psHeapFuncs = &gsHybridPhysHeapFuncs;
		ui64CardBase = ODIN_MEMORY_HYBRID_DEVICE_BASE;
	}
	else if (psSysData->pdata->mem_mode == TC_MEMORY_HYBRID)
	{
		psHeapFuncs = &gsHostPhysHeapFuncs;
		ui64CardBase = 0;
	}
	else if (psSysData->pdata->baseboard == TC_BASEBOARD_VALI)
	{
		psHeapFuncs = &gsValiLocalPhysHeapFuncs;
		ui64CardBase = VALI_MEMORY_DEVICE_BASE;
	}
	else
	{
		psHeapFuncs = &gsLocalPhysHeapFuncs;
		ui64CardBase = psSysData->pdata->rogue_heap_memory_base - psSysData->pdata->tc_memory_base;
	}

	eError = CreateCardGPUHeaps(psSysData, pasCardHeapSpec, pasPhysHeaps, psHeapFuncs, pui32HeapIdx, ui64CardBase);
	if (eError != PVRSRV_OK)
	{
		return eError;
	}

	eError = CreateCardEXTHeap(psSysData, pasPhysHeaps, psHeapFuncs, pui32HeapIdx, ui64CardBase);
	if (eError != PVRSRV_OK)
	{
		return eError;
	}

	return PVRSRV_OK;
}

static PVRSRV_ERROR
InitHostHeaps(const SYS_DATA *psSysData, PHYS_HEAP_CONFIG *pasPhysHeaps, IMG_UINT32 *pui32HeapIdx)
{
	PVR_UNREFERENCED_PARAMETER(psSysData);

	if (psSysData->pdata->mem_mode == TC_MEMORY_HYBRID)
	{
		pasPhysHeaps[*pui32HeapIdx].eType = PHYS_HEAP_TYPE_UMA;
		pasPhysHeaps[*pui32HeapIdx].ui32UsageFlags = PHYS_HEAP_USAGE_CPU_LOCAL;
		pasPhysHeaps[*pui32HeapIdx].uConfig.sUMA.pszPDumpMemspaceName = "SYSMEM";
		pasPhysHeaps[*pui32HeapIdx].uConfig.sUMA.psMemFuncs = &gsHostPhysHeapFuncs;
		pasPhysHeaps[*pui32HeapIdx].uConfig.sUMA.pszHeapName = "uma_cpu_local";

		(*pui32HeapIdx)++;

		PVR_DPF((PVR_DBG_WARNING,
		         "Initialising CPU_LOCAL UMA Host PhysHeaps with memory mode: %d",
		         psSysData->pdata->mem_mode));
	}

	return PVRSRV_OK;
}

static PVRSRV_ERROR
PhysHeapsInit(SYS_DATA *psSysData,
			  CARD_PHYS_HEAP_CONFIG_SPEC *pasCardHeapSpec,
			  PHYS_HEAP_CONFIG *pasPhysHeaps,
			  void *pvPrivData, IMG_UINT32 ui32NumHeaps)
{
	PVRSRV_ERROR eError;
	IMG_UINT32 i;
	IMG_UINT32 ui32HeapCounter = 0;

	eError = InitLocalHeaps(psSysData, pasCardHeapSpec, pasPhysHeaps, &ui32HeapCounter);
	if (eError != PVRSRV_OK)
	{
		return eError;
	}

	eError = InitHostHeaps(psSysData, pasPhysHeaps, &ui32HeapCounter);
	if (eError != PVRSRV_OK)
	{
		return eError;
	}

	PVR_LOG_RETURN_IF_FALSE((ui32HeapCounter == ui32NumHeaps),
							"Number of PhysHeapConfigs set up doesn't match the initial requirement.",
							PVRSRV_ERROR_PHYSHEAP_CONFIG);

	/* Initialise fields that don't change between memory modes.
	 * Fix up heap IDs. This is needed for multi-testchip systems to
	 * ensure the heap IDs are unique as this is what Services expects.
	 */
	for (i = 0; i < ui32NumHeaps; i++)
	{
		switch (pasPhysHeaps[i].eType)
		{
		case PHYS_HEAP_TYPE_LMA:
			pasPhysHeaps[i].uConfig.sLMA.hPrivData = (void*) pvPrivData;
			break;
		case PHYS_HEAP_TYPE_UMA:
			pasPhysHeaps[i].uConfig.sUMA.hPrivData = (void*) pvPrivData;
			break;
		default:
			PVR_DPF((PVR_DBG_ERROR, "Invalid PHYS_HEAP_TYPE: %u in %s",
			                        pasPhysHeaps[i].eType,
			                        __func__));
		}
	}

	return PVRSRV_OK;
}

static PVRSRV_ERROR
PhysHeapSetRequirements(const SYS_DATA *psSysData,
						PVRSRV_DEVICE_CONFIG *psDevConfig,
						CARD_PHYS_HEAP_CONFIG_SPEC *pasCardHeapSpec,
						IMG_UINT32 *pui32CardPhysHeapCfgCount)
{
	IMG_UINT32 i;
	IMG_UINT64 ui64FreeCardMemory = psSysData->pdata->rogue_heap_memory_size;

	PVR_LOG_RETURN_IF_FALSE(
		BITMASK_HAS(pasCardHeapSpec[HEAP_SPEC_IDX_GPU_PRIVATE].ui32UsageFlags, PHYS_HEAP_USAGE_GPU_PRIVATE) &&
		BITMASK_HAS(pasCardHeapSpec[HEAP_SPEC_IDX_GPU_LOCAL].ui32UsageFlags, PHYS_HEAP_USAGE_GPU_LOCAL),
		"PhysHeapConfigs not set correctly in the system layer.", PVRSRV_ERROR_PHYSHEAP_CONFIG);

	for (i = 0; i < ARRAY_SIZE(gasCardHeapTemplate); i++)
	{
		if (pasCardHeapSpec[i].bUsed)
		{
			if (BITMASK_HAS(pasCardHeapSpec[i].ui32DriverModeMask,
							BIT(psDevConfig->eDriverMode)))
			{
#if defined(SUPPORT_TRUSTED_DEVICE) && defined(RGX_PREMAP_FW_HEAPS)
				IMG_UINT32 ui32UsageFlags = pasCardHeapSpec[i].ui32UsageFlags;

				if (BITMASK_HAS(ui32UsageFlags, PHYS_HEAP_USAGE_FW_SHARED) &&
					(psDevConfig->eDriverMode != DRIVER_MODE_GUEST))
				{
					/* The Firmware private heap in which the TEE loads the Fw binary
					 * carves some memory out of the Host/Native driver's Fw shared heap.
					 * Both Fw Private and Fw Shared heaps are premapped by the TEE as
					 * one contiguous range of RGX_FIRMWARE_RAW_HEAP_SIZE */
					pasCardHeapSpec[i].uiSize -= SECURE_FW_MEM_SIZE;
				}
#endif

				/* Determine the memory requirements of heaps with a fixed size */
				ui64FreeCardMemory -= pasCardHeapSpec[i].uiSize;

				/* Count card physheap configs used by the system */
				(*pui32CardPhysHeapCfgCount)++;
			}
			else
			{
				/* Heap not used in this driver mode */
				pasCardHeapSpec[i].bUsed = false;
			}
		}
	}

	if (SysRestrictGpuLocalAddPrivateHeap())
	{
		IMG_UINT64 ui64GpuSharedMem = SysRestrictGpuLocalPhysheap(ui64FreeCardMemory);

		if (ui64GpuSharedMem == ui64FreeCardMemory)
		{
			/* No memory reserved for GPU private use, special heap not needed */
		}
		else
		{
			/* Set up the GPU private heap */
			pasCardHeapSpec[HEAP_SPEC_IDX_GPU_PRIVATE].bUsed = true;
			pasCardHeapSpec[HEAP_SPEC_IDX_GPU_PRIVATE].uiSize = ui64FreeCardMemory - ui64GpuSharedMem;
			ui64FreeCardMemory = ui64GpuSharedMem;
			(*pui32CardPhysHeapCfgCount)++;
		}
	}

	/* all remaining memory card memory goes to GPU_LOCAL */
	pasCardHeapSpec[HEAP_SPEC_IDX_GPU_LOCAL].uiSize = ui64FreeCardMemory;

	return PVRSRV_OK;
}

static PVRSRV_ERROR
PhysHeapsCreate(SYS_DATA *psSysData, PVRSRV_DEVICE_CONFIG *psDevConfig,
				PHYS_HEAP_CONFIG **ppasPhysHeapsOut,
				IMG_UINT32 *puiPhysHeapCountOut)
{
	PHYS_HEAP_CONFIG *pasPhysHeaps;
	PVRSRV_ERROR eError;
	IMG_UINT32 ui32NumHeaps = 0;
	CARD_PHYS_HEAP_CONFIG_SPEC asCardHeapSpec[ARRAY_SIZE(gasCardHeapTemplate)];

	/* Initialise the local heap specs with the build-time template */
	memcpy(asCardHeapSpec, gasCardHeapTemplate, sizeof(gasCardHeapTemplate));

	eError = PhysHeapSetRequirements(psSysData, psDevConfig, asCardHeapSpec, &ui32NumHeaps);
	if (eError != PVRSRV_OK)
	{
		return eError;
	}

	psDevConfig->bHasNonMappableLocalMemory = asCardHeapSpec[HEAP_SPEC_IDX_GPU_PRIVATE].bUsed;

	if (psSysData->pdata->mem_mode == TC_MEMORY_HYBRID)
	{
		/* CPU_LOCAL heap also required */
		ui32NumHeaps++;
	}

	/* DISPLAY heap is always present */
	ui32NumHeaps++;

	pasPhysHeaps = OSAllocZMem(sizeof(*pasPhysHeaps) * ui32NumHeaps);
	if (!pasPhysHeaps)
	{
		return PVRSRV_ERROR_OUT_OF_MEMORY;
	}

	eError = PhysHeapsInit(psSysData, asCardHeapSpec, pasPhysHeaps, psDevConfig, ui32NumHeaps);
	if (eError != PVRSRV_OK)
	{
		OSFreeMem(pasPhysHeaps);
		return eError;
	}

	*ppasPhysHeapsOut = pasPhysHeaps;
	*puiPhysHeapCountOut = ui32NumHeaps;

	return PVRSRV_OK;
}

static void DeviceConfigDestroy(PVRSRV_DEVICE_CONFIG *psDevConfig)
{
#if defined(RGX_NUM_DRIVERS_SUPPORTED) && (RGX_NUM_DRIVERS_SUPPORTED > 1)
	IMG_UINT32 ui32DeviceID;

	for (ui32DeviceID=0; ui32DeviceID < PVRSRV_MAX_DEVICES; ui32DeviceID++)
	{
		PVRSRV_DEVICE_CONFIG *psDC = apsDevCfgs[ui32DeviceID];
		if (psDC == psDevConfig)
		{
			apsDevCfgs[ui32DeviceID] = NULL;
		}
	}
#endif

	if (psDevConfig->pszVersion)
	{
		OSFreeMem(psDevConfig->pszVersion);
	}

	OSFreeMem(psDevConfig->pasPhysHeaps);

	OSFreeMem(psDevConfig);
}

static void odinTCDevPhysAddr2DmaAddr(PVRSRV_DEVICE_CONFIG *psDevConfig,
									  IMG_DMA_ADDR *psDmaAddr,
									  IMG_DEV_PHYADDR *psDevPAddr,
									  IMG_BOOL *pbValid,
									  IMG_UINT32 ui32NumAddr,
									  IMG_BOOL bSparseAlloc)
{
	IMG_CPU_PHYADDR sCpuPAddr = {0};
	IMG_UINT32 ui32Idx;

	/* Fast path */
	if (!bSparseAlloc)
	{
		/* In Odin, DMA address space is the same as host CPU */
		TCLocalDevPAddrToCpuPAddr(psDevConfig,
								  1,
								  &sCpuPAddr,
								  psDevPAddr);
		psDmaAddr->uiAddr = sCpuPAddr.uiAddr;
	}
	else
	{
		for (ui32Idx = 0; ui32Idx < ui32NumAddr; ui32Idx++)
		{
			if (pbValid[ui32Idx])
			{
				TCLocalDevPAddrToCpuPAddr(psDevConfig,
										  1,
										  &sCpuPAddr,
										  &psDevPAddr[ui32Idx]);
				psDmaAddr[ui32Idx].uiAddr = sCpuPAddr.uiAddr;
			}
			else
			{
				/* Invalid DMA address marker */
				psDmaAddr[ui32Idx].uiAddr = ~((IMG_UINT64)0x0);
			}
		}
	}
}

static void * odinTCgetCDMAChan(PVRSRV_DEVICE_CONFIG *psDevConfig, char *name)
{
	struct device* psDev = (struct device*) psDevConfig->pvOSDevice;
	return tc_dma_chan(psDev->parent, name);
}

static void odinTCFreeCDMAChan(PVRSRV_DEVICE_CONFIG *psDevConfig,
							   void* channel)
{

	struct device* psDev = (struct device*) psDevConfig->pvOSDevice;
	struct dma_chan *chan = (struct dma_chan*) channel;

	tc_dma_chan_free(psDev->parent, chan);
}

static void GetDriverMode(PVRSRV_DEVICE_CONFIG *psDevConfig)
{
	PVRSRV_DATA *psPVRSRVData = PVRSRVGetPVRSRVData();
	IMG_UINT32 ui32DeviceID;

	/*
	 * Drivers with virtualization support should check if the mode in which the
	 * driver must control a device has been explicitly specified at load time
	 * through module parameters.
	 * Multi-device platforms must find the internal ID of the device currently
	 * being created when checking for its associated DriverMode parameter.
	 */
	if (PVRSRVAcquireInternalID(&ui32DeviceID) != PVRSRV_OK)
	{
		psDevConfig->eDriverMode = DRIVER_MODE_NATIVE;
		return;
	}

	if (psPVRSRVData->aeModuleParamDriverMode[ui32DeviceID] == DRIVER_MODE_DEFAULT)
	{
#if (RGX_NUM_DRIVERS_SUPPORTED > 1)
		void __iomem *pvRegBase;

		pvRegBase = (void __iomem *) OSMapPhysToLin(psDevConfig->sRegsCpuPBase, psDevConfig->ui32RegsSize, PVRSRV_MEMALLOCFLAG_CPU_UNCACHED);

		if (pvRegBase == NULL)
		{
			/* failed to map register bank, default to native mode */
			psDevConfig->eDriverMode = DRIVER_MODE_NATIVE;
		}
		else
		{
			IMG_UINT64 ui64ClkCtrl;

			/* the CLK_CTRL register is valid only in the Os 0 (Host) register bank
			 * if it reads 0 then we can conclude this Os is set up to run as Guest */
#if defined(RGX_CR_CLK_CTRL)
			ui64ClkCtrl = OSReadHWReg64(pvRegBase, RGX_CR_CLK_CTRL);
#else
			ui64ClkCtrl = OSReadHWReg64(pvRegBase, RGX_CR_CLK_CTRL1);
#endif
			OSUnMapPhysToLin((void __force *) pvRegBase, psDevConfig->ui32RegsSize);

			psDevConfig->eDriverMode = (ui64ClkCtrl != 0) ? (DRIVER_MODE_HOST) : (DRIVER_MODE_GUEST);
		}
#else
		psDevConfig->eDriverMode = DRIVER_MODE_NATIVE;
#endif
	}
	else
	{
		psDevConfig->eDriverMode = psPVRSRVData->aeModuleParamDriverMode[ui32DeviceID];
	}
}

static PVRSRV_ERROR PrepareFWImage(IMG_HANDLE hSysData, PVRSRV_FW_PARAMS *psTDFWParams);

static PVRSRV_ERROR PrepareFWImage(IMG_HANDLE hSysData, PVRSRV_FW_PARAMS *psTDFWParams)
{
	if ((psTDFWParams != NULL) &&
		(psTDFWParams->pvFirmware != 0) &&
		(psTDFWParams->ui32FirmwareSize > 0))
	{
		PVR_DPF((PVR_DBG_MESSAGE, "%s: Firmware image size = %u;",
						__func__, psTDFWParams->ui32FirmwareSize));
	}
	else
	{
		PVR_DPF((PVR_DBG_ERROR,  "%s: Invalid Firmware image.", __func__));
		return PVRSRV_ERROR_INVALID_PARAMS;
	}

	/* Firmware binary not signed on this platform */
	psTDFWParams->pvSignature = NULL;
	psTDFWParams->ui32SignatureSize = 0;

	return PVRSRV_OK;
}

static PVRSRV_ERROR DeviceConfigCreate(SYS_DATA *psSysData,
									   PVRSRV_DEVICE_CONFIG **ppsDevConfigOut)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig;
	RGX_DATA *psRGXData;
	RGX_TIMING_INFORMATION *psRGXTimingInfo;
	PHYS_HEAP_CONFIG *pasPhysHeaps;
	IMG_UINT32 uiPhysHeapCount;
	PVRSRV_ERROR eError;
	IMG_UINT32 ui32DeviceID;

#if defined(RGX_NUM_DRIVERS_SUPPORTED) && (RGX_NUM_DRIVERS_SUPPORTED > 1)
	PVR_LOG_RETURN_IF_FALSE((psSysData->pdata->baseboard == TC_BASEBOARD_ODIN &&
							 psSysData->pdata->mem_mode == TC_MEMORY_LOCAL),
							"Multidevice virtualization setup supported only on Odin device with TC_MEMORY_LOCAL",
							PVRSRV_ERROR_INVALID_DEVICE);
#endif

	psDevConfig = OSAllocZMem(sizeof(*psDevConfig) +
							  sizeof(*psRGXData) +
							  sizeof(*psRGXTimingInfo));
	if (!psDevConfig)
	{
		return PVRSRV_ERROR_OUT_OF_MEMORY;
	}

	psRGXData = IMG_OFFSET_ADDR(psDevConfig, sizeof(*psDevConfig));
	psRGXTimingInfo = IMG_OFFSET_ADDR(psRGXData, sizeof(*psRGXData));

	/* Setup RGX specific timing data */
	psRGXTimingInfo->ui32CoreClockSpeed = tc_core_clock_speed(psSysData->pdev->dev.parent) /
											tc_core_clock_multiplex(psSysData->pdev->dev.parent);
	psRGXTimingInfo->bEnableActivePM = IMG_FALSE;
	psRGXTimingInfo->bEnableRDPowIsland = IMG_FALSE;
	psRGXTimingInfo->ui32ActivePMLatencyms = SYS_RGX_ACTIVE_POWER_LATENCY_MS;

	/* Set up the RGX data */
	psRGXData->psRGXTimingInfo = psRGXTimingInfo;

	/* Setup the device config */
	psDevConfig->pvOSDevice = &psSysData->pdev->dev;
	psDevConfig->pszName = "tc";
	psDevConfig->pszVersion = GetDeviceVersionString(psSysData);

	psDevConfig->sRegsCpuPBase.uiAddr = psSysData->registers->start;
	psDevConfig->ui32RegsSize = resource_size(psSysData->registers);

	PVRSRVAcquireInternalID(&ui32DeviceID);
	/*
	 * Current FPGA images route don't route the GPU's OSID IRQs to their proper card signals.
	 * All OSID IRQs are ORed together and output on the legacy DUT_IRQ pin.
	 * To work around this, we pass the legacy DUT IRQ to the Host driver and leave the floating
	 * OSID IRQs to Guest Drivers. When an IRQ is received via the DUT line, the system layer's
	 * IRQ handler can query the Firmware's state register to find out which device/OSID emitted
	 * an interrupt and call the appropriate handler for each device.
	 */
	psDevConfig->ui32IRQ = (ui32DeviceID == 0) ? TC_INTERRUPT_EXT : (TC_INTERRUPT_OSID0 + ui32DeviceID);

	GetDriverMode(psDevConfig);

#if defined(RGX_NUM_DRIVERS_SUPPORTED) && (RGX_NUM_DRIVERS_SUPPORTED > 1)
	/* If there is device running in native mode, prevent any attempts at
	 * creating any Guest devices, as there will be no Host to support them.
	 * Currently the VZFPGA supports only one physical GPU. */
	if (PVRSRV_VZ_MODE_IS(GUEST, DEVCFG, psDevConfig))
	{
		IMG_UINT32 i;

		for (i=0; i < PVRSRV_MAX_DEVICES; i++)
		{
			PVRSRV_DEVICE_CONFIG *psDC = apsDevCfgs[i];
			if ((psDC != NULL) && (PVRSRV_VZ_MODE_IS(NATIVE, DEVCFG, psDC)))
			{
				PVR_DPF((PVR_DBG_ERROR, "%s() Device %u is already running in native mode, no other Guests supported in the system.",  __func__, psDC->psDevNode->sDevId.ui32InternalID));
				eError = PVRSRV_ERROR_INVALID_DEVICE;
				goto ErrorFreeDevConfig;
			}
		}
	}

	apsDevCfgs[ui32DeviceID] = psDevConfig;
#endif

	eError = PhysHeapsCreate(psSysData, psDevConfig, &pasPhysHeaps, &uiPhysHeapCount);
	if (eError != PVRSRV_OK)
	{
		goto ErrorFreeDevConfig;
	}

	psDevConfig->pasPhysHeaps = pasPhysHeaps;
	psDevConfig->ui32PhysHeapCount = uiPhysHeapCount;

	if (psSysData->pdata->baseboard == TC_BASEBOARD_ODIN &&
	    psSysData->pdata->mem_mode == TC_MEMORY_HYBRID)
	{
		psDevConfig->eDefaultHeap = SysDefaultToCpuLocalHeap() ?
		    PVRSRV_PHYS_HEAP_CPU_LOCAL : PVRSRV_PHYS_HEAP_GPU_LOCAL;
	}
	else
	{
		psDevConfig->eDefaultHeap = PVRSRV_PHYS_HEAP_GPU_LOCAL;
	}

	/* Only required for LMA but having this always set shouldn't be a problem */
	psDevConfig->bDevicePA0IsValid = IMG_TRUE;

	psDevConfig->hDevData = psRGXData;
	psDevConfig->hSysData = psSysData;

	psDevConfig->pfnSysDevFeatureDepInit = NULL;

#if defined(SUPPORT_LINUX_DVFS) || defined(SUPPORT_PDVFS)
	/* Fake DVFS configuration used purely for testing purposes */
	psDevConfig->sDVFS.sDVFSDeviceCfg.pasOPPTable = asOPPTable;
	psDevConfig->sDVFS.sDVFSDeviceCfg.ui32OPPTableSize = LEVEL_COUNT;
	psDevConfig->sDVFS.sDVFSDeviceCfg.pfnSetFrequency = SetFrequency;
	psDevConfig->sDVFS.sDVFSDeviceCfg.pfnSetVoltage = SetVoltage;
#endif
#if defined(SUPPORT_LINUX_DVFS)
	psDevConfig->sDVFS.sDVFSDeviceCfg.ui32PollMs = 1000;
	psDevConfig->sDVFS.sDVFSDeviceCfg.bIdleReq = IMG_TRUE;
	psDevConfig->sDVFS.sDVFSGovernorCfg.ui32UpThreshold = 90;
	psDevConfig->sDVFS.sDVFSGovernorCfg.ui32DownDifferential = 10;
#endif

	psDevConfig->bHasFBCDCVersion31 = IMG_FALSE;

	/* DMA channel config */
	psDevConfig->pfnSlaveDMAGetChan = odinTCgetCDMAChan;
	psDevConfig->pfnSlaveDMAFreeChan = odinTCFreeCDMAChan;
	psDevConfig->pfnDevPhysAddr2DmaAddr = odinTCDevPhysAddr2DmaAddr;
	psDevConfig->pszDmaTxChanName = psSysData->pdata->tc_dma_tx_chan_name;
	psDevConfig->pszDmaRxChanName = psSysData->pdata->tc_dma_rx_chan_name;
	psDevConfig->bHasDma = IMG_TRUE;
	/* Following two values are expressed in number of bytes */
	psDevConfig->ui32DmaTransferUnit = 1;
	psDevConfig->ui32DmaAlignment = 1;

#if defined(SUPPORT_TRUSTED_DEVICE) && defined(FPGA) && !defined(SUPPORT_SECURITY_VALIDATION)
	psDevConfig->pfnTDSendFWImage = TEE_LoadFirmwareWrapper;
	psDevConfig->pfnTDSetPowerParams = TEE_SetPowerParams;
	psDevConfig->pfnTDRGXStart = TEE_RGXStart;
	psDevConfig->pfnTDRGXStop = TEE_RGXStop;
#endif
	psDevConfig->pfnPrepareFWImage = PrepareFWImage;

	*ppsDevConfigOut = psDevConfig;

	return PVRSRV_OK;

ErrorFreeDevConfig:
	OSFreeMem(psDevConfig);
	return eError;
}

PVRSRV_ERROR SysDevInit(void *pvOSDevice, PVRSRV_DEVICE_CONFIG **ppsDevConfig)
{
	PVRSRV_DEVICE_CONFIG *psDevConfig;
	SYS_DATA *psSysData;
	resource_size_t uiRegistersSize;
	IMG_UINT32 ui32MinRegBankSize;
	PVRSRV_ERROR eError;
	int err = 0;

	PVR_ASSERT(pvOSDevice);

	psSysData = OSAllocZMem(sizeof(*psSysData));
	if (psSysData == NULL)
	{
		return PVRSRV_ERROR_OUT_OF_MEMORY;
	}

	psSysData->pdev = to_platform_device((struct device *)pvOSDevice);
	psSysData->pdata = psSysData->pdev->dev.platform_data;

	/*
	 * The device cannot address system memory, so there is no DMA
	 * limitation.
	 */
	if (psSysData->pdata->mem_mode == TC_MEMORY_LOCAL)
	{
		dma_set_mask(pvOSDevice, DMA_BIT_MASK(64));
	}
	else
	{
		dma_set_mask(pvOSDevice, DMA_BIT_MASK(32));
	}

	err = tc_enable(psSysData->pdev->dev.parent);
	if (err)
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: Failed to enable PCI device (%d)", __func__, err));
		eError = PVRSRV_ERROR_PCI_CALL_FAILED;
		goto ErrFreeSysData;
	}

	psSysData->registers = platform_get_resource_byname(psSysData->pdev,
														IORESOURCE_MEM,
														"rogue-regs");
	if (!psSysData->registers)
	{
		PVR_DPF((PVR_DBG_ERROR,
				 "%s: Failed to get Rogue register information",
				 __func__));
		eError = PVRSRV_ERROR_PCI_REGION_UNAVAILABLE;
		goto ErrorDevDisable;
	}

#if defined(SUPPORT_TRUSTED_DEVICE)
	psSysData->ui64FwPrivateHeapSize = SECURE_FW_MEM_SIZE;
	psSysData->ui64GpuRegisterBase = psSysData->registers->start;
	psSysData->ui32SysDataSize = sizeof(SYS_DATA);

	{
		void       *pvAppHintState = NULL;
		IMG_UINT64 ui64AppHintDefault;

		OSCreateAppHintState(&pvAppHintState);
		ui64AppHintDefault = PVRSRV_APPHINT_GUESTFWHEAPSTRIDE;
		OSGetAppHintUINT64(APPHINT_NO_DEVICE, pvAppHintState, GuestFWHeapStride,
		                     &ui64AppHintDefault, &psSysData->ui64FwHeapStride);
		OSFreeAppHintState(pvAppHintState);
	}
#else
	psSysData->ui64FwPrivateHeapSize = 0;
#endif

	/* Check the address range is large enough. */
	uiRegistersSize = resource_size(psSysData->registers);
#if defined(RGX_NUM_DRIVERS_SUPPORTED) && (RGX_NUM_DRIVERS_SUPPORTED > 1)
	/* each GPU instance gets the minimum 64kb register range */
	ui32MinRegBankSize = RGX_CR_MTS_SCHEDULE1 - RGX_CR_MTS_SCHEDULE;
#else
	/* the GPU gets the entire 64MB IO range */
	ui32MinRegBankSize = SYS_RGX_REG_REGION_SIZE;
#endif

	if (uiRegistersSize < ui32MinRegBankSize)
	{
		PVR_DPF((PVR_DBG_ERROR,
				 "%s: Rogue register region isn't big enough (was %pa, required 0x%08x)",
				 __func__, &uiRegistersSize, ui32MinRegBankSize));

		eError = PVRSRV_ERROR_PCI_REGION_TOO_SMALL;
		goto ErrorDevDisable;
	}

	/* Reserve the address range */
	if (!request_mem_region(psSysData->registers->start,
							resource_size(psSysData->registers),
							SYS_RGX_DEV_NAME))
	{
		PVR_DPF((PVR_DBG_ERROR,
				 "%s: Rogue register memory region not available",
				 __func__));
		eError = PVRSRV_ERROR_PCI_CALL_FAILED;

		goto ErrorDevDisable;
	}

	if (psSysData->pdata->baseboard != TC_BASEBOARD_VALI)
	{
		/*
		 * Reset the device as required.
		 */
		eError = DevReset(psSysData, IMG_TRUE);
		if (eError != PVRSRV_OK)
		{
			PVR_DPF((PVR_DBG_ERROR, "%s: Couldn't reset device", __func__));
			goto ErrorDevDisable;
		}
	}

	eError = DeviceConfigCreate(psSysData, &psDevConfig);
	if (eError != PVRSRV_OK)
	{
		goto ErrorReleaseMemRegion;
	}

#if defined(SUPPORT_ION) && (LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0))
	eError = IonInit(psSysData);
	if (eError != PVRSRV_OK)
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: Failed to initialise ION", __func__));
		goto ErrorDeviceConfigDestroy;
	}
#endif

	/* Set psDevConfig->pfnSysDevErrorNotify callback */
	psDevConfig->pfnSysDevErrorNotify = SysRGXErrorNotify;

	*ppsDevConfig = psDevConfig;

	return PVRSRV_OK;

#if defined(SUPPORT_ION) && (LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0))
ErrorDeviceConfigDestroy:
	DeviceConfigDestroy(psDevConfig);
#endif
ErrorReleaseMemRegion:
	release_mem_region(psSysData->registers->start,
					   resource_size(psSysData->registers));
ErrorDevDisable:
	tc_disable(psSysData->pdev->dev.parent);
ErrFreeSysData:
	OSFreeMem(psSysData);
	return eError;
}

void SysDevDeInit(PVRSRV_DEVICE_CONFIG *psDevConfig)
{
	SYS_DATA *psSysData = (SYS_DATA *)psDevConfig->hSysData;

#if defined(SUPPORT_ION) && (LINUX_VERSION_CODE < KERNEL_VERSION(4, 12, 0))
	IonDeinit();
#endif

	DeviceConfigDestroy(psDevConfig);

	release_mem_region(psSysData->registers->start,
					   resource_size(psSysData->registers));
	tc_disable(psSysData->pdev->dev.parent);

	OSFreeMem(psSysData);
}

PVRSRV_ERROR SysDebugInfo(PVRSRV_DEVICE_CONFIG *psDevConfig,
				DUMPDEBUG_PRINTF_FUNC *pfnDumpDebugPrintf,
				void *pvDumpDebugFile)
{
#if defined(TC_APOLLO_TCF5)
	PVR_UNREFERENCED_PARAMETER(psDevConfig);
	PVR_UNREFERENCED_PARAMETER(pfnDumpDebugPrintf);
	return PVRSRV_OK;
#else
	SYS_DATA *psSysData = psDevConfig->hSysData;
	PVRSRV_ERROR eError = PVRSRV_OK;
	u32 tmp = 0;
	u32 pll;

	PVR_DUMPDEBUG_LOG("------[ rgx_tc system debug ]------");

	if (tc_sys_info(psSysData->pdev->dev.parent, &tmp, &pll))
		goto err_out;

	if (tmp > 0)
		PVR_DUMPDEBUG_LOG("Chip temperature: %d degrees C", tmp);
	PVR_DUMPDEBUG_LOG("PLL status: %x", pll);

    eError = FPGA_SysDebugInfo(psSysData->registers,
                               pfnDumpDebugPrintf,
                               pvDumpDebugFile);
    if (eError != PVRSRV_OK)
    {
        PVR_DPF((PVR_DBG_ERROR, "%s: Couldn't dump registers from device", __func__));
        goto err_out;
    }

err_out:
	return eError;
#endif
}

typedef struct
{
	struct device *psDev;
	int iInterruptID;
	void *pvData;
	PFN_LISR pfnLISR;
} LISR_DATA;

static void TCInterruptHandler(void* pvData)
{
#if (RGX_NUM_DRIVERS_SUPPORTED == 1)
	LISR_DATA *psLISRData = pvData;
	psLISRData->pfnLISR(psLISRData->pvData);
#else
	IMG_UINT32 ui32DeviceID;

	PVR_UNREFERENCED_PARAMETER(pvData);

	for (ui32DeviceID=0; ui32DeviceID < PVRSRV_MAX_DEVICES; ui32DeviceID++)
	{
		PVRSRV_DEVICE_CONFIG *psDC = apsDevCfgs[ui32DeviceID];

		if (psDC != NULL)
		{
			PVRSRV_RGXDEV_INFO *psDI = (PVRSRV_RGXDEV_INFO *) psDC->psDevNode->pvDevice;

			if ((psDI != NULL) && (psDI->pvRegsBaseKM != NULL))
			{
				IMG_UINT32 ui32Status = OSReadHWReg32(psDI->pvRegsBaseKM, RGX_CR_IRQ_OS0_EVENT_STATUS);

				if (ui32Status)
				{
					LISR_DATA *psLISRData = psDI->pvLISRData;
					psLISRData->pfnLISR(psLISRData->pvData);
				}
			}
		}
	}
#endif
}

PVRSRV_ERROR SysInstallDeviceLISR(IMG_HANDLE hSysData,
				  IMG_UINT32 ui32IRQ,
				  const IMG_CHAR *pszName,
				  PFN_LISR pfnLISR,
				  void *pvData,
				  IMG_HANDLE *phLISRData)
{
	SYS_DATA *psSysData = (SYS_DATA *)hSysData;
	LISR_DATA *psLISRData;
	PVRSRV_ERROR eError;
	int err;

	if ((ui32IRQ != TC_INTERRUPT_EXT) &&
		((ui32IRQ < TC_INTERRUPT_OSID0) || (ui32IRQ > TC_INTERRUPT_OSID7)))
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: No device matching IRQ %d", __func__, ui32IRQ));
		return PVRSRV_ERROR_UNABLE_TO_INSTALL_ISR;
	}

	psLISRData = OSAllocZMem(sizeof(*psLISRData));
	if (!psLISRData)
	{
		eError = PVRSRV_ERROR_OUT_OF_MEMORY;
		goto err_out;
	}

	psLISRData->pfnLISR = pfnLISR;
	psLISRData->pvData = pvData;
	psLISRData->iInterruptID = ui32IRQ;
	psLISRData->psDev = psSysData->pdev->dev.parent;

	err = tc_set_interrupt_handler(psLISRData->psDev, psLISRData->iInterruptID, TCInterruptHandler, psLISRData);
	if (err)
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: tc_set_interrupt_handler() failed (%d)", __func__, err));
		eError = PVRSRV_ERROR_UNABLE_TO_INSTALL_ISR;
		goto err_free_data;
	}

	err = tc_enable_interrupt(psLISRData->psDev, psLISRData->iInterruptID);
	if (err)
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: tc_enable_interrupt() failed (%d)", __func__, err));
		eError = PVRSRV_ERROR_UNABLE_TO_INSTALL_ISR;
		goto err_unset_interrupt_handler;
	}

	*phLISRData = psLISRData;
	eError = PVRSRV_OK;

	PVR_TRACE(("Installed device LISR " IMG_PFN_FMTSPEC " to irq %u", pfnLISR, ui32IRQ));

err_out:
	return eError;
err_unset_interrupt_handler:
	tc_set_interrupt_handler(psLISRData->psDev, psLISRData->iInterruptID, NULL, NULL);
err_free_data:
	OSFreeMem(psLISRData);
	goto err_out;
}

PVRSRV_ERROR SysUninstallDeviceLISR(IMG_HANDLE hLISRData)
{
	LISR_DATA *psLISRData = (LISR_DATA *) hLISRData;
	int err;

	err = tc_disable_interrupt(psLISRData->psDev, psLISRData->iInterruptID);
	if (err)
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: tc_disable_interrupt() failed (%d)", __func__, err));
	}

	err = tc_set_interrupt_handler(psLISRData->psDev, psLISRData->iInterruptID, NULL, NULL);
	if (err)
	{
		PVR_DPF((PVR_DBG_ERROR, "%s: tc_set_interrupt_handler() failed (%d)", __func__, err));
	}

	PVR_TRACE(("Uninstalled device LISR " IMG_PFN_FMTSPEC " from irq %u", psLISRData->pfnLISR, psLISRData->iInterruptID));

	OSFreeMem(psLISRData);

	return PVRSRV_OK;
}

#if defined(SUPPORT_TRUSTED_DEVICE) && defined(FPGA) && !defined(SUPPORT_SECURITY_VALIDATION)
/* The TEE needs to query the device's hardware feature capabilities and ERNs/BRNs.
 * On first entry to the TEE, supply the config structure embedded in SYS_DATA */
static PVRSRV_ERROR TEE_LoadFirmwareWrapper(IMG_HANDLE hSysData, PVRSRV_FW_PARAMS *psTDFWParams)
{
	SYS_DATA *psSysData = (SYS_DATA *)hSysData;

	PVRSRV_DATA *psPVRSRVData = PVRSRVGetPVRSRVData();
	PVRSRV_DEVICE_NODE *psDeviceNode;
	PVRSRV_RGXDEV_INFO *psDevInfo;

	OSWRLockAcquireRead(psPVRSRVData->hDeviceNodeListLock);
	psDeviceNode = psPVRSRVData->psDeviceNodeList;
	psDevInfo = psDeviceNode->pvDevice;
	psSysData->sDevFeatureCfg = psDevInfo->sDevFeatureCfg;
	OSWRLockReleaseRead(psPVRSRVData->hDeviceNodeListLock);

	return TEE_LoadFirmware(hSysData, psTDFWParams);
}
#endif

/****************************************************************************************************/
/****                                   VM migration test code                                   ****/
/****************************************************************************************************/
static void SwapHyperlanes(PVRSRV_DEVICE_NODE *psSrcNode, PVRSRV_DEVICE_NODE *psDestNode);
static void PreMigrationDeviceSuspend(struct drm_device *psDev);
static void PostMigrationDeviceResume(struct drm_device *psDev);

void PVRVMMigration(unsigned int src, unsigned int dest);
EXPORT_SYMBOL(PVRVMMigration);

#define SWAP_REGSBASE_PTR(a, b) do \
	{ \
		a = (void __iomem *)(((uintptr_t)a)^((uintptr_t)b));	\
		b = (void __iomem *)(((uintptr_t)a)^((uintptr_t)b));	\
		a = (void __iomem *)(((uintptr_t)a)^((uintptr_t)b));	\
	} while (0)

static void SwapHyperlanes(PVRSRV_DEVICE_NODE *psSrcNode, PVRSRV_DEVICE_NODE *psDestNode)
{
	PVRSRV_ERROR eError = PVRSRV_OK;
	PVRSRV_DEVICE_NODE *psHostNode = PVRSRVGetDeviceInstance(0);
	PVRSRV_RGXDEV_INFO *psSrcInfo = psSrcNode->pvDevice;
	PVRSRV_RGXDEV_INFO *psDestInfo = psDestNode->pvDevice;
	PVRSRV_DEVICE_CONFIG *psSrcConfig = psSrcNode->psDevConfig;
	PVRSRV_DEVICE_CONFIG *psDestConfig = psDestNode->psDevConfig;
	LISR_DATA *psSrcLISRData = (LISR_DATA *) psSrcInfo->pvLISRData;
	void *pfnLISR = psSrcLISRData->pfnLISR;
	IMG_UINT32 ui32SrcHyperLane, ui32DestHyperLane;

	PVR_LOG_RETURN_VOID_IF_FALSE(((psHostNode != NULL) &&
								  (psHostNode->psDevConfig != NULL)),
								 "Device 0 (expected Host) not initialised.");

	/* Determine the HyperLane ID used by a Guest Device from the Register Bank Base address used */
	ui32SrcHyperLane = (psSrcConfig->sRegsCpuPBase.uiAddr - psHostNode->psDevConfig->sRegsCpuPBase.uiAddr) / psSrcConfig->ui32RegsSize;
	ui32DestHyperLane = (psDestConfig->sRegsCpuPBase.uiAddr - psHostNode->psDevConfig->sRegsCpuPBase.uiAddr) / psDestConfig->ui32RegsSize;

	PVR_DPF((PVR_DBG_WARNING, "%s: Swapping hyperlanes between Dev%u (hyperlane%u) and Dev%u (hyperlane%u)", __func__,
							psSrcNode->sDevId.ui32InternalID, ui32SrcHyperLane,
							psDestNode->sDevId.ui32InternalID, ui32DestHyperLane));
	PVR_DPF((PVR_DBG_WARNING, "%s: Resulting configuration:    Dev%u (hyperlane%u) and Dev%u (hyperlane%u)", __func__,
							psSrcNode->sDevId.ui32InternalID, ui32DestHyperLane,
							psDestNode->sDevId.ui32InternalID, ui32SrcHyperLane));

	/* swap the register bank details */
	SWAP_REGSBASE_PTR(psSrcInfo->pvRegsBaseKM, psDestInfo->pvRegsBaseKM);
	SWAP(psSrcConfig->sRegsCpuPBase.uiAddr, psDestConfig->sRegsCpuPBase.uiAddr);
	/* DevConfig->ui32RegsSize remains the same */

	/* Swap interrupt lines between devices */
	eError = SysUninstallDeviceLISR(psSrcInfo->pvLISRData);
	PVR_LOG_IF_ERROR_VA(PVR_DBG_ERROR, eError, "SysUninstallDeviceLISR(IRQ%u, Device %u)",
												psSrcConfig->ui32IRQ, ui32SrcHyperLane);
	eError = SysUninstallDeviceLISR(psDestInfo->pvLISRData);
	PVR_LOG_IF_ERROR_VA(PVR_DBG_ERROR, eError, "SysUninstallDeviceLISR(IRQ%u, Device %u)",
												psDestConfig->ui32IRQ, ui32DestHyperLane);

	SWAP(psSrcConfig->ui32IRQ, psDestConfig->ui32IRQ);

	eError = SysInstallDeviceLISR(psSrcConfig->hSysData,
								  psSrcConfig->ui32IRQ,
								  PVRSRV_MODNAME,
								  pfnLISR,
								  psSrcNode,
								  &psSrcInfo->pvLISRData);
	PVR_LOG_IF_ERROR_VA(PVR_DBG_ERROR, eError, "SysInstallDeviceLISR(IRQ%u, Device %u)",
												psSrcConfig->ui32IRQ, ui32SrcHyperLane);

	eError = SysInstallDeviceLISR(psDestConfig->hSysData,
								  psDestConfig->ui32IRQ,
								  PVRSRV_MODNAME,
								  pfnLISR,
								  psDestNode,
								  &psDestInfo->pvLISRData);
	PVR_LOG_IF_ERROR_VA(PVR_DBG_ERROR, eError, "SysInstallDeviceLISR(IRQ%u, Device %u)",
												psDestConfig->ui32IRQ, ui32DestHyperLane);

	/* Swap contents of LMA carveouts between virtual devices */
	{
		/* Guest Raw Fw Heap mapping is done using the Host Devices */
		PHYS_HEAP *psSrcHeap = NULL;
		PHYS_HEAP *psDestHeap = NULL;
		IMG_DEV_PHYADDR sSrcHeapBase, sDestHeapBase;

		psSrcHeap = psHostNode->apsPhysHeap[PVRSRV_PHYS_HEAP_FW_PREMAP0 + ui32SrcHyperLane];
		psDestHeap = psHostNode->apsPhysHeap[PVRSRV_PHYS_HEAP_FW_PREMAP0 + ui32DestHyperLane];

		PVR_LOG_RETURN_VOID_IF_FALSE(((psSrcHeap != NULL) &&
									  (psDestHeap != NULL)),
									 "Guest firmware heaps not premapped by the Host Device.");

		eError = PhysHeapGetDevPAddr(psSrcHeap, &sSrcHeapBase);
		PVR_LOG_RETURN_VOID_IF_ERROR(eError, "PhysHeapGetDevPAddr(src fw heap)");
		eError = PhysHeapGetDevPAddr(psDestHeap, &sDestHeapBase);
		PVR_LOG_RETURN_VOID_IF_ERROR(eError, "PhysHeapGetDevPAddr(dest fw heap)");

		eError = PvzServerUnmapDevPhysHeap(ui32SrcHyperLane, 0);
		PVR_LOG_RETURN_VOID_IF_ERROR(eError, "PvzServerUnmapDevPhysHeap(src fw heap)");
		eError = PvzServerUnmapDevPhysHeap(ui32DestHyperLane, 0);
		PVR_LOG_RETURN_VOID_IF_ERROR(eError, "PvzServerUnmapDevPhysHeap(dest fw heap)");

		PhysHeapRelease(psHostNode->apsFWPremapPhysHeap[ui32SrcHyperLane]);
		PhysHeapRelease(psHostNode->apsFWPremapPhysHeap[ui32DestHyperLane]);

		/* create new heaps with new base addresses */
		eError = PvzServerMapDevPhysHeap(ui32SrcHyperLane, 0, RGX_FIRMWARE_RAW_HEAP_SIZE, sDestHeapBase.uiAddr);
		PVR_LOG_RETURN_VOID_IF_ERROR(eError, "PvzServerMapDevPhysHeap(src fw heap)");
		eError = PvzServerMapDevPhysHeap(ui32DestHyperLane, 0, RGX_FIRMWARE_RAW_HEAP_SIZE, sSrcHeapBase.uiAddr);
		PVR_LOG_RETURN_VOID_IF_ERROR(eError, "PvzServerMapDevPhysHeap(dest fw heap)");
	}
}

static void PreMigrationDeviceSuspend(struct drm_device *psDev)
{
	struct pvr_drm_private *psDevPriv = psDev->dev_private;
	PVRSRV_DEVICE_NODE *psDeviceNode = psDevPriv->dev_node;
	PVRSRV_ERROR eError;

	/* LinuxBridgeBlockClientsAccess prevents processes from using the driver
	 * while it's suspended (this is needed for Android). */
	eError = LinuxBridgeBlockClientsAccess(psDevPriv, IMG_TRUE);
	PVR_LOG_RETURN_VOID_IF_FALSE(eError == PVRSRV_OK,
	                           "LinuxBridgeBlockClientsAccess()");

#if defined(SUPPORT_AUTOVZ)
	/* To allow the driver to power down the GPU under AutoVz, the firmware must
	 * be declared as offline, otherwise all power requests will be ignored. */
	psDeviceNode->bAutoVzFwIsUp = IMG_FALSE;
#endif

	if (PVRSRVSetDeviceSystemPowerState(psDeviceNode,
										PVRSRV_SYS_POWER_STATE_OFF,
										PVRSRV_POWER_FLAGS_OSPM_SUSPEND_REQ) != PVRSRV_OK)
	{
		/* Ignore return error as we're already returning an error here. */
		(void) LinuxBridgeUnblockClientsAccess(psDevPriv);
	}
}

static void PostMigrationDeviceResume(struct drm_device *psDev)
{
	struct pvr_drm_private *psDevPriv = psDev->dev_private;
	PVRSRV_DEVICE_NODE *psDeviceNode = psDevPriv->dev_node;

	PVRSRVSetDeviceSystemPowerState(psDeviceNode,
									PVRSRV_SYS_POWER_STATE_ON,
									PVRSRV_POWER_FLAGS_OSPM_RESUME_REQ);

	/* Ignore return error. We should proceed even if this fails. */
	(void) LinuxBridgeUnblockClientsAccess(psDevPriv);

	/*
	 * Reprocess the device queues in case commands were blocked during
	 * suspend.
	 */
	if (psDeviceNode->eDevState == PVRSRV_DEVICE_STATE_ACTIVE)
	{
		PVRSRVCheckStatus(NULL);
	}
}

void PVRVMMigration(unsigned int src, unsigned int dest)
{
	PVRSRV_DEVICE_NODE *psSrcNode = PVRSRVGetDeviceInstance(src);
	PVRSRV_DEVICE_NODE *psDestNode = PVRSRVGetDeviceInstance(dest);
	struct device *psSrcDev, *psDestDev;
	struct drm_device *psSrcDrmDev, *psDestDrmDev;

	PVR_LOG_RETURN_VOID_IF_FALSE(((psSrcNode != NULL) && (psDestNode != NULL) && (psSrcNode != psDestNode)),
								 "Invalid Device IDs requested for migration.");

	PVR_LOG_RETURN_VOID_IF_FALSE(((psSrcNode->eDevState == PVRSRV_DEVICE_STATE_ACTIVE) &&
								  (psDestNode->eDevState == PVRSRV_DEVICE_STATE_ACTIVE)),
								 "Devices not fully initialised.");

	PVR_LOG_RETURN_VOID_IF_FALSE(((psSrcNode->psDevConfig != NULL) &&
								  (psDestNode->psDevConfig != NULL)),
								 "Device config structure is NULL.");

	PVR_LOG_RETURN_VOID_IF_FALSE(((psSrcNode->psDevConfig->pvOSDevice != NULL) &&
								  (psDestNode->psDevConfig->pvOSDevice != NULL)),
								 "Linux kernel device pointer is NULL.");

	psSrcDev = psSrcNode->psDevConfig->pvOSDevice;
	psDestDev = psDestNode->psDevConfig->pvOSDevice;
	psSrcDrmDev = dev_get_drvdata(psSrcDev);
	psDestDrmDev = dev_get_drvdata(psDestDev);

	PVR_LOG_RETURN_VOID_IF_FALSE(((psSrcDrmDev != NULL) &&
								  (psDestDrmDev != NULL)),
								 "Linux kernel drm_device pointer is NULL.");

	PVR_DPF((PVR_DBG_WARNING, "%s: Suspending device %u before migration",
							__func__, psSrcNode->sDevId.ui32InternalID));
	PreMigrationDeviceSuspend(psSrcDrmDev);

	PVR_DPF((PVR_DBG_WARNING, "%s: Suspending device %u before migration",
							__func__, psDestNode->sDevId.ui32InternalID));
	PreMigrationDeviceSuspend(psDestDrmDev);

	PVR_DPF((PVR_DBG_WARNING, "%s: Migrating vGPU resources (regbank, irq, osid)", __func__));
	SwapHyperlanes(psSrcNode, psDestNode);

	PVR_DPF((PVR_DBG_WARNING, "%s: Resuming device %u", __func__,
								psSrcNode->sDevId.ui32InternalID));
	PostMigrationDeviceResume(psSrcDrmDev);
	PVR_DPF((PVR_DBG_WARNING, "%s: Resuming device %u", __func__,
								psDestNode->sDevId.ui32InternalID));
	PostMigrationDeviceResume(psDestDrmDev);
}
