P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	251738
0.n_loads 		192500
0.n_stores 		59238
0.n_hits 		237695
0.n_misses 		14043
0.hit_rate 		94.42
0.miss_rate 		5.58
0.n_upgrade_miss 	3474
0.n_bus_snoops 	13595
0.n_snoop_hits 	360
0.n_writebacks 	302
Memory Traffic:
0.B_written_bus_to_cache 	1797504
0.B_written_cache_to_bus_wb 	38656
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	1836160
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	252705
1.n_loads 		166714
1.n_stores 		85991
1.n_hits 		236404
1.n_misses 		16301
1.hit_rate 		93.55
1.miss_rate 		6.45
1.n_upgrade_miss 	5412
1.n_bus_snoops 	12306
1.n_snoop_hits 	486
1.n_writebacks 	1556
Memory Traffic:
1.B_written_bus_to_cache 	2086528
1.B_written_cache_to_bus_wb 	199168
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	2285696
1.B_total_traffic_wt 	0
