ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"sx127x.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.readReg,"ax",%progbits
  16              		.align	1
  17              		.global	readReg
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	readReg:
  25              	.LVL0:
  26              	.LFB89:
  27              		.file 1 "Core/MyLib/Src/sx127x.c"
   1:Core/MyLib/Src/sx127x.c **** #include "sx127x.h"
   2:Core/MyLib/Src/sx127x.c **** #include "main.h"
   3:Core/MyLib/Src/sx127x.c **** #include "stdint.h"
   4:Core/MyLib/Src/sx127x.c **** 
   5:Core/MyLib/Src/sx127x.c **** uint8_t sx127x_Init(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
   6:Core/MyLib/Src/sx127x.c ****     uint8_t version;
   7:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_VERSION, &version, 1);
   8:Core/MyLib/Src/sx127x.c ****     if (version != 0x12){
   9:Core/MyLib/Src/sx127x.c ****         return 0;
  10:Core/MyLib/Src/sx127x.c ****     }
  11:Core/MyLib/Src/sx127x.c ****     gotoMode(hspi, SX127X_MODE_SLEEP);
  12:Core/MyLib/Src/sx127x.c ****     // Включение режима LoRa
  13:Core/MyLib/Src/sx127x.c ****     setLoRaMode(hspi);
  14:Core/MyLib/Src/sx127x.c ****     setFrequency(hspi, modem);
  15:Core/MyLib/Src/sx127x.c ****     // Мощность передатчика
  16:Core/MyLib/Src/sx127x.c ****     setPower(hspi, modem, PA_OUTPUT_PA_BOOST_PIN);
  17:Core/MyLib/Src/sx127x.c ****     setOCP(hspi, 100);
  18:Core/MyLib/Src/sx127x.c ****     // Установка начального адриса FIFO
  19:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &modem->TX_Base_Address, 1);
  20:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO_RX_BASE_ADDR, &modem->RX_Base_Address, 1);
  21:Core/MyLib/Src/sx127x.c ****     // Усиление низкого уровня шума
  22:Core/MyLib/Src/sx127x.c ****     setLNA(hspi);
  23:Core/MyLib/Src/sx127x.c ****     // Автоматическая регулировка усиления
  24:Core/MyLib/Src/sx127x.c ****     setAGC(hspi);
  25:Core/MyLib/Src/sx127x.c ****     setSpreadingFactor(hspi, modem);
  26:Core/MyLib/Src/sx127x.c ****     setBandwidth_CRC(hspi, modem);
  27:Core/MyLib/Src/sx127x.c ****     setTimeout(hspi);
  28:Core/MyLib/Src/sx127x.c ****     setCRC_ON(hspi);
  29:Core/MyLib/Src/sx127x.c ****     setPreamble(hspi, modem);
  30:Core/MyLib/Src/sx127x.c ****     // setPayloadLength(hspi, modem);
  31:Core/MyLib/Src/sx127x.c ****     // setSyncWord(hspi, modem);
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 2


  32:Core/MyLib/Src/sx127x.c ****     gotoMode(hspi, SX127X_MODE_STDBY);
  33:Core/MyLib/Src/sx127x.c ****     return 1;
  34:Core/MyLib/Src/sx127x.c **** }
  35:Core/MyLib/Src/sx127x.c **** 
  36:Core/MyLib/Src/sx127x.c **** uint8_t sx127x_Transmit(SPI_HandleTypeDef* hspi, sx127x_cfg* modem, uint8_t* data, uint8_t len){
  37:Core/MyLib/Src/sx127x.c ****     uint8_t irq = 0xFF;
  38:Core/MyLib/Src/sx127x.c ****     uint8_t read;
  39:Core/MyLib/Src/sx127x.c ****     int timeout = 500;
  40:Core/MyLib/Src/sx127x.c **** 
  41:Core/MyLib/Src/sx127x.c ****     gotoMode(hspi, SX127X_MODE_STDBY);
  42:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &read, 1);
  43:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO_ADDR_PTR, &read, 1);
  44:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PAYLOAD_LENGTH, &len, 1);
  45:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO, &data, len);
  46:Core/MyLib/Src/sx127x.c ****     gotoMode(hspi, SX127X_MODE_TX);
  47:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO, &modem->bufferIndex, 1);
  48:Core/MyLib/Src/sx127x.c ****     while(1){
  49:Core/MyLib/Src/sx127x.c **** 		readReg(hspi, SX127X_REG_IRQ_FLAGS, &read, 1);
  50:Core/MyLib/Src/sx127x.c **** 		if((read & 0x08)!=0){
  51:Core/MyLib/Src/sx127x.c **** 			writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
  52:Core/MyLib/Src/sx127x.c **** 			gotoMode(hspi, SX127X_MODE_STDBY);
  53:Core/MyLib/Src/sx127x.c **** 			return 1;
  54:Core/MyLib/Src/sx127x.c **** 		}
  55:Core/MyLib/Src/sx127x.c **** 		else{
  56:Core/MyLib/Src/sx127x.c **** 			if(--timeout==0){
  57:Core/MyLib/Src/sx127x.c **** 				gotoMode(hspi, SX127X_MODE_STDBY);
  58:Core/MyLib/Src/sx127x.c **** 				return 0;
  59:Core/MyLib/Src/sx127x.c **** 			}
  60:Core/MyLib/Src/sx127x.c **** 		}
  61:Core/MyLib/Src/sx127x.c **** 	}
  62:Core/MyLib/Src/sx127x.c **** 
  63:Core/MyLib/Src/sx127x.c ****     // setStandby(hspi, modem);
  64:Core/MyLib/Src/sx127x.c **** }
  65:Core/MyLib/Src/sx127x.c **** 
  66:Core/MyLib/Src/sx127x.c **** uint8_t sx127x_Receive(SPI_HandleTypeDef* hspi, sx127x_cfg* modem, uint8_t* data, uint8_t len){
  67:Core/MyLib/Src/sx127x.c **** 	uint8_t read;
  68:Core/MyLib/Src/sx127x.c **** 	uint8_t number_of_bytes;
  69:Core/MyLib/Src/sx127x.c **** 	uint8_t min = 0;
  70:Core/MyLib/Src/sx127x.c ****     uint8_t irq = 0xFF;
  71:Core/MyLib/Src/sx127x.c **** 
  72:Core/MyLib/Src/sx127x.c **** 	for(int i=0; i<len; i++)
  73:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
  74:Core/MyLib/Src/sx127x.c **** 
  75:Core/MyLib/Src/sx127x.c **** 	gotoMode(hspi, SX127X_MODE_STDBY);
  76:Core/MyLib/Src/sx127x.c **** 	readReg(hspi, SX127X_REG_IRQ_FLAGS, &read, 1);
  77:Core/MyLib/Src/sx127x.c **** 	if((read & 0x40) != 0){
  78:Core/MyLib/Src/sx127x.c **** 		writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
  79:Core/MyLib/Src/sx127x.c **** 		readReg(hspi, SX127X_REG_RX_NB_BYTES, &number_of_bytes, 1);
  80:Core/MyLib/Src/sx127x.c **** 		readReg(hspi, SX127X_REG_FIFO_RX_CURRENT_ADDR, &read, 1);
  81:Core/MyLib/Src/sx127x.c **** 		writeReg(hspi, SX127X_REG_FIFO_ADDR_PTR, &read, 1);
  82:Core/MyLib/Src/sx127x.c **** 		min = len >= number_of_bytes ? number_of_bytes : len;
  83:Core/MyLib/Src/sx127x.c **** 		for(int i=0; i<min; i++)
  84:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
  85:Core/MyLib/Src/sx127x.c **** 	}
  86:Core/MyLib/Src/sx127x.c **** 	gotoMode(hspi, SX127X_MODE_RX_CONTINUOUS);
  87:Core/MyLib/Src/sx127x.c ****     return min;
  88:Core/MyLib/Src/sx127x.c **** }
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 3


  89:Core/MyLib/Src/sx127x.c **** 
  90:Core/MyLib/Src/sx127x.c **** void setLoRaMode(SPI_HandleTypeDef* hspi){
  91:Core/MyLib/Src/sx127x.c ****     uint8_t    data;
  92:Core/MyLib/Src/sx127x.c **** 	uint8_t    read;
  93:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_OP_MODE, &read, 1);
  94:Core/MyLib/Src/sx127x.c **** 	data = read | 0x80;
  95:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
  96:Core/MyLib/Src/sx127x.c **** }
  97:Core/MyLib/Src/sx127x.c **** 
  98:Core/MyLib/Src/sx127x.c **** void gotoMode(SPI_HandleTypeDef* hspi, uint8_t mode){
  99:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 100:Core/MyLib/Src/sx127x.c **** 	uint8_t data;
 101:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_OP_MODE, &read, 1);
 102:Core/MyLib/Src/sx127x.c **** 	data = read;
 103:Core/MyLib/Src/sx127x.c **** 
 104:Core/MyLib/Src/sx127x.c **** 	if(mode == SX127X_MODE_SLEEP){
 105:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x00;
 106:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_STDBY){
 107:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x01;
 108:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_TX){
 109:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x03;
 110:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_CONTINUOUS){
 111:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x05;
 112:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_SINGLE){
 113:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x06;
 114:Core/MyLib/Src/sx127x.c **** 	}
 115:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 116:Core/MyLib/Src/sx127x.c **** }
 117:Core/MyLib/Src/sx127x.c **** 
 118:Core/MyLib/Src/sx127x.c **** void setAGC(SPI_HandleTypeDef* hspi){
 119:Core/MyLib/Src/sx127x.c ****     uint8_t AGC = 0x04;
 120:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_3, &AGC, 1);
 121:Core/MyLib/Src/sx127x.c **** }
 122:Core/MyLib/Src/sx127x.c **** uint8_t available(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 123:Core/MyLib/Src/sx127x.c ****     uint8_t bytes;
 124:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_RX_NB_BYTES, &bytes, 1);
 125:Core/MyLib/Src/sx127x.c ****     return (bytes - modem->bufferIndex);
 126:Core/MyLib/Src/sx127x.c **** }
 127:Core/MyLib/Src/sx127x.c **** 
 128:Core/MyLib/Src/sx127x.c **** uint8_t parserPacket(SPI_HandleTypeDef* hspi, sx127x_cfg* modem, uint8_t size){
 129:Core/MyLib/Src/sx127x.c ****     uint8_t lengh_packet = 0;
 130:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_IRQ_FLAGS, &modem->IrqStatus, 1);
 131:Core/MyLib/Src/sx127x.c **** 
 132:Core/MyLib/Src/sx127x.c **** }
 133:Core/MyLib/Src/sx127x.c **** 
 134:Core/MyLib/Src/sx127x.c **** 
 135:Core/MyLib/Src/sx127x.c **** void setSyncWord(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 136:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_SYNC_WORD, &modem->SyncWord, 1);
 137:Core/MyLib/Src/sx127x.c **** }
 138:Core/MyLib/Src/sx127x.c **** 
 139:Core/MyLib/Src/sx127x.c **** void LoRa_begin(SPI_HandleTypeDef* hspi){
 140:Core/MyLib/Src/sx127x.c ****     uint8_t version = 0x00;
 141:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 142:Core/MyLib/Src/sx127x.c ****     // while (version != 0x12 && version != 0x22) {
 143:Core/MyLib/Src/sx127x.c ****     //     readReg(hspi, SX127X_REG_VERSION, &read, 1);
 144:Core/MyLib/Src/sx127x.c ****     //     version = read;
 145:Core/MyLib/Src/sx127x.c ****     // }
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 4


 146:Core/MyLib/Src/sx127x.c ****     uint8_t data = 0x80;
 147:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 148:Core/MyLib/Src/sx127x.c ****     data |= SX127X_MODE_STDBY;
 149:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 150:Core/MyLib/Src/sx127x.c **** }
 151:Core/MyLib/Src/sx127x.c **** 
 152:Core/MyLib/Src/sx127x.c **** void setBandwidth(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 153:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &modem->BandWidth, 1);
 154:Core/MyLib/Src/sx127x.c **** }
 155:Core/MyLib/Src/sx127x.c **** 
 156:Core/MyLib/Src/sx127x.c **** void setSleep(SPI_HandleTypeDef* hspi){
 157:Core/MyLib/Src/sx127x.c ****     uint8_t data = SX127X_LONG_RANGE_MODE | SX127X_MODE_SLEEP;
 158:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 159:Core/MyLib/Src/sx127x.c **** }
 160:Core/MyLib/Src/sx127x.c **** 
 161:Core/MyLib/Src/sx127x.c **** void sendMode(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 162:Core/MyLib/Src/sx127x.c ****     uint8_t data;
 163:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 164:Core/MyLib/Src/sx127x.c ****     setPayloadLengt(hspi, modem);
 165:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_OP_MODE, &read, 1);
 166:Core/MyLib/Src/sx127x.c ****     data = read;
 167:Core/MyLib/Src/sx127x.c ****     data |= SX127X_MODE_TX | 0x80;
 168:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 169:Core/MyLib/Src/sx127x.c **** }
 170:Core/MyLib/Src/sx127x.c **** 
 171:Core/MyLib/Src/sx127x.c **** void setFrequency(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 172:Core/MyLib/Src/sx127x.c ****     uint8_t  data;
 173:Core/MyLib/Src/sx127x.c **** 	uint32_t F;
 174:Core/MyLib/Src/sx127x.c **** 
 175:Core/MyLib/Src/sx127x.c ****     F = ((uint64_t) modem->RfFreq << 19) / 32000000;
 176:Core/MyLib/Src/sx127x.c **** 
 177:Core/MyLib/Src/sx127x.c ****     // write Msb:
 178:Core/MyLib/Src/sx127x.c **** 	data = (uint8_t) (F >> 16);
 179:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MSB, &data, 1);
 180:Core/MyLib/Src/sx127x.c **** 
 181:Core/MyLib/Src/sx127x.c **** 	// write Mid:
 182:Core/MyLib/Src/sx127x.c **** 	data = (uint8_t) (F >> 8);
 183:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MID, &data, 1);
 184:Core/MyLib/Src/sx127x.c **** 
 185:Core/MyLib/Src/sx127x.c **** 	// write Lsb:
 186:Core/MyLib/Src/sx127x.c **** 	data = (uint8_t) (F >> 0);
 187:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_LSB, &data, 1);
 188:Core/MyLib/Src/sx127x.c **** }
 189:Core/MyLib/Src/sx127x.c **** 
 190:Core/MyLib/Src/sx127x.c **** void setPower(SPI_HandleTypeDef* hspi, sx127x_cfg* modem, uint8_t outputPin){
 191:Core/MyLib/Src/sx127x.c ****     // if(PA_OUTPUT_RFO_PIN == outputPin){
 192:Core/MyLib/Src/sx127x.c ****     //     // RFO
 193:Core/MyLib/Src/sx127x.c ****     //     if(modem->Power < 0){
 194:Core/MyLib/Src/sx127x.c ****     //         modem->Power = 0;
 195:Core/MyLib/Src/sx127x.c ****     //     }else if(modem->Power > 14){
 196:Core/MyLib/Src/sx127x.c ****     //         modem->Power = 14;
 197:Core/MyLib/Src/sx127x.c ****     //     }
 198:Core/MyLib/Src/sx127x.c ****     //     modem->Power |= 0x70;
 199:Core/MyLib/Src/sx127x.c ****     //     writeReg(hspi, SX127X_REG_PA_CONFIG, modem->Power, 1);
 200:Core/MyLib/Src/sx127x.c ****     // }else{
 201:Core/MyLib/Src/sx127x.c ****     //     // PA BOOST
 202:Core/MyLib/Src/sx127x.c ****     //     if(modem->Power > 17){
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 5


 203:Core/MyLib/Src/sx127x.c ****     //         if(modem->Power > 20){
 204:Core/MyLib/Src/sx127x.c ****     //             modem->Power = 20;
 205:Core/MyLib/Src/sx127x.c ****     //         }
 206:Core/MyLib/Src/sx127x.c ****     //         modem->Power -= 3;
 207:Core/MyLib/Src/sx127x.c ****     //         uint8_t data = 0x87;
 208:Core/MyLib/Src/sx127x.c ****     //         // High Power +20 dBm
 209:Core/MyLib/Src/sx127x.c ****     //         writeReg(hspi, SX127X_REG_PA_DAC, &data, 1);
 210:Core/MyLib/Src/sx127x.c ****     //         // Защита по току
 211:Core/MyLib/Src/sx127x.c ****     //         setOCP(hspi, 140);
 212:Core/MyLib/Src/sx127x.c ****     //     }else{
 213:Core/MyLib/Src/sx127x.c ****     //         if(modem->Power < 2){
 214:Core/MyLib/Src/sx127x.c ****     //             modem->Power = 2;
 215:Core/MyLib/Src/sx127x.c ****     //         }
 216:Core/MyLib/Src/sx127x.c ****     //         // +17dBm
 217:Core/MyLib/Src/sx127x.c ****     //         uint8_t data = 0x84;
 218:Core/MyLib/Src/sx127x.c ****     //         writeReg(hspi, SX127X_REG_PA_DAC, &data, 1);
 219:Core/MyLib/Src/sx127x.c ****     //         setOCP(hspi, 100);
 220:Core/MyLib/Src/sx127x.c ****     //     }
 221:Core/MyLib/Src/sx127x.c ****     //     uint8_t data = SX127X_TX_POWER_PA_BOOST | (modem->Power - 2);
 222:Core/MyLib/Src/sx127x.c ****     //     writeReg(hspi, SX127X_REG_PA_DAC, &data, 1);
 223:Core/MyLib/Src/sx127x.c ****     // }
 224:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PA_CONFIG, &modem->Power, 1);
 225:Core/MyLib/Src/sx127x.c **** }
 226:Core/MyLib/Src/sx127x.c **** 
 227:Core/MyLib/Src/sx127x.c **** // set over current protection:
 228:Core/MyLib/Src/sx127x.c **** void setOCP(SPI_HandleTypeDef* hspi, uint8_t current){
 229:Core/MyLib/Src/sx127x.c ****     uint8_t	OcpTrim = 0;
 230:Core/MyLib/Src/sx127x.c **** 
 231:Core/MyLib/Src/sx127x.c **** 	if(current<45)
 232:Core/MyLib/Src/sx127x.c **** 		current = 45;
 233:Core/MyLib/Src/sx127x.c **** 	if(current>240)
 234:Core/MyLib/Src/sx127x.c **** 		current = 240;
 235:Core/MyLib/Src/sx127x.c **** 
 236:Core/MyLib/Src/sx127x.c **** 	if(current <= 120)
 237:Core/MyLib/Src/sx127x.c **** 		OcpTrim = (current - 45)/5;
 238:Core/MyLib/Src/sx127x.c **** 	else if(current <= 240)
 239:Core/MyLib/Src/sx127x.c **** 		OcpTrim = (current + 30)/10;
 240:Core/MyLib/Src/sx127x.c **** 
 241:Core/MyLib/Src/sx127x.c ****     // OcpTrim = OcpTrim + (1 << 5);
 242:Core/MyLib/Src/sx127x.c ****     OcpTrim = 0x20 | (0xF1 & OcpTrim);
 243:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_OCP, &OcpTrim, 1);
 244:Core/MyLib/Src/sx127x.c ****     // // enable or disable +20 dBm option on PA_BOOST pin
 245:Core/MyLib/Src/sx127x.c ****     // uint8_t pa_boost = 0x04;
 246:Core/MyLib/Src/sx127x.c ****     // writeReg(hspi, SX127X_REG_PA_DAC, &pa_boost, 1);
 247:Core/MyLib/Src/sx127x.c ****     // // set PA config
 248:Core/MyLib/Src/sx127x.c ****     // uint8_t pa_con =0xCF;
 249:Core/MyLib/Src/sx127x.c ****     // writeReg(hspi, SX127X_REG_PA_CONFIG, &pa_con, 1);
 250:Core/MyLib/Src/sx127x.c ****     // // set gain and boost LNA config
 251:Core/MyLib/Src/sx127x.c ****     // uint8_t lna =0x03;
 252:Core/MyLib/Src/sx127x.c ****     // writeReg(hspi, SX127X_REG_LNA, &lna, 1);
 253:Core/MyLib/Src/sx127x.c ****     // // enable or disable AGC
 254:Core/MyLib/Src/sx127x.c ****     // uint8_t agc1 =0xD4;
 255:Core/MyLib/Src/sx127x.c ****     // writeReg(hspi, SX127X_REG_MODEM_CONFIG_3, &agc1, 1);
 256:Core/MyLib/Src/sx127x.c ****     HAL_Delay(1);
 257:Core/MyLib/Src/sx127x.c **** }
 258:Core/MyLib/Src/sx127x.c **** 
 259:Core/MyLib/Src/sx127x.c **** // set LNA gain:
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 6


 260:Core/MyLib/Src/sx127x.c **** void setLNA(SPI_HandleTypeDef* hspi){
 261:Core/MyLib/Src/sx127x.c ****     uint8_t lna;
 262:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_LNA, &lna, 1);
 263:Core/MyLib/Src/sx127x.c ****     lna |= 0x20;
 264:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_LNA, &lna, 1);
 265:Core/MyLib/Src/sx127x.c **** }
 266:Core/MyLib/Src/sx127x.c **** 
 267:Core/MyLib/Src/sx127x.c **** void setSpreadingFactor(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 268:Core/MyLib/Src/sx127x.c ****     uint8_t	data;
 269:Core/MyLib/Src/sx127x.c **** 	uint8_t	read;
 270:Core/MyLib/Src/sx127x.c ****     uint8_t SF;
 271:Core/MyLib/Src/sx127x.c **** 
 272:Core/MyLib/Src/sx127x.c **** 	if(modem->spredingFactor > 12)
 273:Core/MyLib/Src/sx127x.c **** 		SF = 12;
 274:Core/MyLib/Src/sx127x.c **** 	if(modem->spredingFactor < 7)
 275:Core/MyLib/Src/sx127x.c **** 		SF = 7;
 276:Core/MyLib/Src/sx127x.c **** 
 277:Core/MyLib/Src/sx127x.c **** 	readReg(hspi, SX127X_REG_MODEM_CONFIG_2, &read, 1);
 278:Core/MyLib/Src/sx127x.c **** 
 279:Core/MyLib/Src/sx127x.c **** 	data = (SF << 4) + (read & 0x0F);
 280:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
 281:Core/MyLib/Src/sx127x.c **** 
 282:Core/MyLib/Src/sx127x.c ****     uint8_t optimize = 0x03;
 283:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_DETECTION_OPTIMIZE, &optimize, 1);
 284:Core/MyLib/Src/sx127x.c ****     uint8_t threshold = 0x0A;
 285:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_DETECTION_THRESHOLD, &threshold, 1);
 286:Core/MyLib/Src/sx127x.c **** 
 287:Core/MyLib/Src/sx127x.c **** }
 288:Core/MyLib/Src/sx127x.c **** 
 289:Core/MyLib/Src/sx127x.c **** void setPayloadLength(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 290:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PAYLOAD_LENGTH, &modem->payloadLength, 1);
 291:Core/MyLib/Src/sx127x.c **** }
 292:Core/MyLib/Src/sx127x.c **** 
 293:Core/MyLib/Src/sx127x.c **** void setCRC_ON(SPI_HandleTypeDef* hspi){
 294:Core/MyLib/Src/sx127x.c ****     uint8_t read, data;
 295:Core/MyLib/Src/sx127x.c **** 
 296:Core/MyLib/Src/sx127x.c **** 	readReg(hspi, SX127X_REG_MODEM_CONFIG_2, &read, 1);
 297:Core/MyLib/Src/sx127x.c **** 
 298:Core/MyLib/Src/sx127x.c **** 	data = read | 0x07;
 299:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
 300:Core/MyLib/Src/sx127x.c **** }
 301:Core/MyLib/Src/sx127x.c **** 
 302:Core/MyLib/Src/sx127x.c **** void setTimeout(SPI_HandleTypeDef* hspi){
 303:Core/MyLib/Src/sx127x.c ****     uint8_t data = 0xFF;
 304:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_SYMB_TIMEOUT, &data, 1);
 305:Core/MyLib/Src/sx127x.c **** }
 306:Core/MyLib/Src/sx127x.c **** 
 307:Core/MyLib/Src/sx127x.c **** // set bandwidth, coding rate and expilicit mode:
 308:Core/MyLib/Src/sx127x.c **** 	// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
 309:Core/MyLib/Src/sx127x.c **** 	//       bits represent --> |   bandwidth   |     CR    |I/E|
 310:Core/MyLib/Src/sx127x.c **** 
 311:Core/MyLib/Src/sx127x.c **** void setBandwidth_CRC(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 312:Core/MyLib/Src/sx127x.c ****     uint8_t data = 0;
 313:Core/MyLib/Src/sx127x.c ****     data = (modem->BandWidth << 4) | (modem->crcRate << 1) | (0 << 0);
 314:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &data, 1);
 315:Core/MyLib/Src/sx127x.c **** }
 316:Core/MyLib/Src/sx127x.c **** 
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 7


 317:Core/MyLib/Src/sx127x.c **** void setPreamble(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 318:Core/MyLib/Src/sx127x.c ****     uint8_t msb = modem->Preamble >> 8;
 319:Core/MyLib/Src/sx127x.c ****     uint8_t lsb = modem->Preamble >> 0;
 320:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PREAMBLE_MSB, &msb, 1);
 321:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PREAMBLE_LSB, &lsb, 1);
 322:Core/MyLib/Src/sx127x.c **** }
 323:Core/MyLib/Src/sx127x.c **** 
 324:Core/MyLib/Src/sx127x.c **** void setStandby(SPI_HandleTypeDef* hspi){
 325:Core/MyLib/Src/sx127x.c ****     uint8_t data = SX127X_LONG_RANGE_MODE | SX127X_MODE_STDBY;
 326:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 327:Core/MyLib/Src/sx127x.c **** }
 328:Core/MyLib/Src/sx127x.c **** 
 329:Core/MyLib/Src/sx127x.c **** void readReg(SPI_HandleTypeDef* hspi, uint8_t address, uint8_t* pData, uint8_t len){
  28              		.loc 1 329 84 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 329 84 is_stmt 0 view .LVU1
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 83B0     		sub	sp, sp, #12
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 32
  44 0004 0446     		mov	r4, r0
  45 0006 1546     		mov	r5, r2
  46 0008 1E46     		mov	r6, r3
  47 000a 8DF80710 		strb	r1, [sp, #7]
 330:Core/MyLib/Src/sx127x.c ****     address &= 0x7F;
  48              		.loc 1 330 5 is_stmt 1 view .LVU2
  49              		.loc 1 330 13 is_stmt 0 view .LVU3
  50 000e CBB2     		uxtb	r3, r1
  51              	.LVL1:
  52              		.loc 1 330 13 view .LVU4
  53 0010 03F07F03 		and	r3, r3, #127
  54 0014 8DF80730 		strb	r3, [sp, #7]
 331:Core/MyLib/Src/sx127x.c ****     uint32_t Timeout = 2;
  55              		.loc 1 331 5 is_stmt 1 view .LVU5
  56              	.LVL2:
 332:Core/MyLib/Src/sx127x.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
  57              		.loc 1 332 5 view .LVU6
  58 0018 0C4F     		ldr	r7, .L3
  59 001a 0022     		movs	r2, #0
  60              	.LVL3:
  61              		.loc 1 332 5 is_stmt 0 view .LVU7
  62 001c 0821     		movs	r1, #8
  63              	.LVL4:
  64              		.loc 1 332 5 view .LVU8
  65 001e 3846     		mov	r0, r7
  66              	.LVL5:
  67              		.loc 1 332 5 view .LVU9
  68 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 8


  69              	.LVL6:
 333:Core/MyLib/Src/sx127x.c ****     HAL_SPI_Transmit(hspi, &address, 1, Timeout);
  70              		.loc 1 333 5 is_stmt 1 view .LVU10
  71 0024 0223     		movs	r3, #2
  72 0026 0122     		movs	r2, #1
  73 0028 0DF10701 		add	r1, sp, #7
  74 002c 2046     		mov	r0, r4
  75 002e FFF7FEFF 		bl	HAL_SPI_Transmit
  76              	.LVL7:
 334:Core/MyLib/Src/sx127x.c ****     HAL_SPI_Receive(hspi, pData, len, Timeout);
  77              		.loc 1 334 5 view .LVU11
  78 0032 0223     		movs	r3, #2
  79 0034 3246     		mov	r2, r6
  80 0036 2946     		mov	r1, r5
  81 0038 2046     		mov	r0, r4
  82 003a FFF7FEFF 		bl	HAL_SPI_Receive
  83              	.LVL8:
 335:Core/MyLib/Src/sx127x.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
  84              		.loc 1 335 5 view .LVU12
  85 003e 0122     		movs	r2, #1
  86 0040 0821     		movs	r1, #8
  87 0042 3846     		mov	r0, r7
  88 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
  89              	.LVL9:
 336:Core/MyLib/Src/sx127x.c **** }
  90              		.loc 1 336 1 is_stmt 0 view .LVU13
  91 0048 03B0     		add	sp, sp, #12
  92              	.LCFI2:
  93              		.cfi_def_cfa_offset 20
  94              		@ sp needed
  95 004a F0BD     		pop	{r4, r5, r6, r7, pc}
  96              	.LVL10:
  97              	.L4:
  98              		.loc 1 336 1 view .LVU14
  99              		.align	2
 100              	.L3:
 101 004c 00080140 		.word	1073809408
 102              		.cfi_endproc
 103              	.LFE89:
 105              		.section	.text.available,"ax",%progbits
 106              		.align	1
 107              		.global	available
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 111              		.fpu softvfp
 113              	available:
 114              	.LVL11:
 115              	.LFB71:
 122:Core/MyLib/Src/sx127x.c ****     uint8_t bytes;
 116              		.loc 1 122 62 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 8
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 122:Core/MyLib/Src/sx127x.c ****     uint8_t bytes;
 120              		.loc 1 122 62 is_stmt 0 view .LVU16
 121 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 9


 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 126 0002 82B0     		sub	sp, sp, #8
 127              	.LCFI4:
 128              		.cfi_def_cfa_offset 16
 129 0004 0C46     		mov	r4, r1
 123:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_RX_NB_BYTES, &bytes, 1);
 130              		.loc 1 123 5 is_stmt 1 view .LVU17
 124:Core/MyLib/Src/sx127x.c ****     return (bytes - modem->bufferIndex);
 131              		.loc 1 124 5 view .LVU18
 132 0006 0123     		movs	r3, #1
 133 0008 0DF10702 		add	r2, sp, #7
 134 000c 1321     		movs	r1, #19
 135              	.LVL12:
 124:Core/MyLib/Src/sx127x.c ****     return (bytes - modem->bufferIndex);
 136              		.loc 1 124 5 is_stmt 0 view .LVU19
 137 000e FFF7FEFF 		bl	readReg
 138              	.LVL13:
 125:Core/MyLib/Src/sx127x.c **** }
 139              		.loc 1 125 5 is_stmt 1 view .LVU20
 125:Core/MyLib/Src/sx127x.c **** }
 140              		.loc 1 125 26 is_stmt 0 view .LVU21
 141 0012 637E     		ldrb	r3, [r4, #25]	@ zero_extendqisi2
 125:Core/MyLib/Src/sx127x.c **** }
 142              		.loc 1 125 19 view .LVU22
 143 0014 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 144 0018 C01A     		subs	r0, r0, r3
 126:Core/MyLib/Src/sx127x.c **** 
 145              		.loc 1 126 1 view .LVU23
 146 001a C0B2     		uxtb	r0, r0
 147 001c 02B0     		add	sp, sp, #8
 148              	.LCFI5:
 149              		.cfi_def_cfa_offset 8
 150              		@ sp needed
 151 001e 10BD     		pop	{r4, pc}
 126:Core/MyLib/Src/sx127x.c **** 
 152              		.loc 1 126 1 view .LVU24
 153              		.cfi_endproc
 154              	.LFE71:
 156              		.section	.text.parserPacket,"ax",%progbits
 157              		.align	1
 158              		.global	parserPacket
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu softvfp
 164              	parserPacket:
 165              	.LVL14:
 166              	.LFB72:
 128:Core/MyLib/Src/sx127x.c ****     uint8_t lengh_packet = 0;
 167              		.loc 1 128 79 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/MyLib/Src/sx127x.c ****     uint8_t lengh_packet = 0;
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 10


 171              		.loc 1 128 79 is_stmt 0 view .LVU26
 172 0000 08B5     		push	{r3, lr}
 173              	.LCFI6:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
 129:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_IRQ_FLAGS, &modem->IrqStatus, 1);
 177              		.loc 1 129 5 is_stmt 1 view .LVU27
 178              	.LVL15:
 130:Core/MyLib/Src/sx127x.c **** 
 179              		.loc 1 130 5 view .LVU28
 180 0002 0123     		movs	r3, #1
 181 0004 01F11802 		add	r2, r1, #24
 182              	.LVL16:
 130:Core/MyLib/Src/sx127x.c **** 
 183              		.loc 1 130 5 is_stmt 0 view .LVU29
 184 0008 1221     		movs	r1, #18
 185              	.LVL17:
 130:Core/MyLib/Src/sx127x.c **** 
 186              		.loc 1 130 5 view .LVU30
 187 000a FFF7FEFF 		bl	readReg
 188              	.LVL18:
 132:Core/MyLib/Src/sx127x.c **** 
 189              		.loc 1 132 1 view .LVU31
 190 000e 08BD     		pop	{r3, pc}
 191              		.cfi_endproc
 192              	.LFE72:
 194              		.section	.text.writeReg,"ax",%progbits
 195              		.align	1
 196              		.global	writeReg
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu softvfp
 202              	writeReg:
 203              	.LVL19:
 204              	.LFB90:
 337:Core/MyLib/Src/sx127x.c **** 
 338:Core/MyLib/Src/sx127x.c **** void writeReg(SPI_HandleTypeDef* hspi, uint8_t address, uint8_t* pData, uint8_t len){
 205              		.loc 1 338 85 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 8
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		.loc 1 338 85 is_stmt 0 view .LVU33
 210 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 211              	.LCFI7:
 212              		.cfi_def_cfa_offset 20
 213              		.cfi_offset 4, -20
 214              		.cfi_offset 5, -16
 215              		.cfi_offset 6, -12
 216              		.cfi_offset 7, -8
 217              		.cfi_offset 14, -4
 218 0002 83B0     		sub	sp, sp, #12
 219              	.LCFI8:
 220              		.cfi_def_cfa_offset 32
 221 0004 0446     		mov	r4, r0
 222 0006 1546     		mov	r5, r2
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 11


 223 0008 1E46     		mov	r6, r3
 224 000a 8DF80710 		strb	r1, [sp, #7]
 339:Core/MyLib/Src/sx127x.c ****     uint32_t Timeout = 2;
 225              		.loc 1 339 5 is_stmt 1 view .LVU34
 226              	.LVL20:
 340:Core/MyLib/Src/sx127x.c ****     address |= 0x80;
 227              		.loc 1 340 5 view .LVU35
 228              		.loc 1 340 13 is_stmt 0 view .LVU36
 229 000e CBB2     		uxtb	r3, r1
 230              	.LVL21:
 231              		.loc 1 340 13 view .LVU37
 232 0010 63F07F03 		orn	r3, r3, #127
 233 0014 8DF80730 		strb	r3, [sp, #7]
 341:Core/MyLib/Src/sx127x.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 234              		.loc 1 341 5 is_stmt 1 view .LVU38
 235 0018 0C4F     		ldr	r7, .L11
 236 001a 0022     		movs	r2, #0
 237              	.LVL22:
 238              		.loc 1 341 5 is_stmt 0 view .LVU39
 239 001c 0821     		movs	r1, #8
 240              	.LVL23:
 241              		.loc 1 341 5 view .LVU40
 242 001e 3846     		mov	r0, r7
 243              	.LVL24:
 244              		.loc 1 341 5 view .LVU41
 245 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 246              	.LVL25:
 342:Core/MyLib/Src/sx127x.c ****     HAL_SPI_Transmit(hspi, &address, 1, Timeout);
 247              		.loc 1 342 5 is_stmt 1 view .LVU42
 248 0024 0223     		movs	r3, #2
 249 0026 0122     		movs	r2, #1
 250 0028 0DF10701 		add	r1, sp, #7
 251 002c 2046     		mov	r0, r4
 252 002e FFF7FEFF 		bl	HAL_SPI_Transmit
 253              	.LVL26:
 343:Core/MyLib/Src/sx127x.c ****     HAL_SPI_Transmit(hspi, pData, len, Timeout);
 254              		.loc 1 343 5 view .LVU43
 255 0032 0223     		movs	r3, #2
 256 0034 3246     		mov	r2, r6
 257 0036 2946     		mov	r1, r5
 258 0038 2046     		mov	r0, r4
 259 003a FFF7FEFF 		bl	HAL_SPI_Transmit
 260              	.LVL27:
 344:Core/MyLib/Src/sx127x.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
 261              		.loc 1 344 5 view .LVU44
 262 003e 0122     		movs	r2, #1
 263 0040 0821     		movs	r1, #8
 264 0042 3846     		mov	r0, r7
 265 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 266              	.LVL28:
 345:Core/MyLib/Src/sx127x.c **** }
 267              		.loc 1 345 1 is_stmt 0 view .LVU45
 268 0048 03B0     		add	sp, sp, #12
 269              	.LCFI9:
 270              		.cfi_def_cfa_offset 20
 271              		@ sp needed
 272 004a F0BD     		pop	{r4, r5, r6, r7, pc}
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 12


 273              	.LVL29:
 274              	.L12:
 275              		.loc 1 345 1 view .LVU46
 276              		.align	2
 277              	.L11:
 278 004c 00080140 		.word	1073809408
 279              		.cfi_endproc
 280              	.LFE90:
 282              		.section	.text.setLoRaMode,"ax",%progbits
 283              		.align	1
 284              		.global	setLoRaMode
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 288              		.fpu softvfp
 290              	setLoRaMode:
 291              	.LVL30:
 292              	.LFB68:
  90:Core/MyLib/Src/sx127x.c ****     uint8_t    data;
 293              		.loc 1 90 42 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 8
 296              		@ frame_needed = 0, uses_anonymous_args = 0
  90:Core/MyLib/Src/sx127x.c ****     uint8_t    data;
 297              		.loc 1 90 42 is_stmt 0 view .LVU48
 298 0000 10B5     		push	{r4, lr}
 299              	.LCFI10:
 300              		.cfi_def_cfa_offset 8
 301              		.cfi_offset 4, -8
 302              		.cfi_offset 14, -4
 303 0002 82B0     		sub	sp, sp, #8
 304              	.LCFI11:
 305              		.cfi_def_cfa_offset 16
 306 0004 0446     		mov	r4, r0
  91:Core/MyLib/Src/sx127x.c **** 	uint8_t    read;
 307              		.loc 1 91 5 is_stmt 1 view .LVU49
  92:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_OP_MODE, &read, 1);
 308              		.loc 1 92 2 view .LVU50
  93:Core/MyLib/Src/sx127x.c **** 	data = read | 0x80;
 309              		.loc 1 93 5 view .LVU51
 310 0006 0123     		movs	r3, #1
 311 0008 0DF10602 		add	r2, sp, #6
 312 000c 1946     		mov	r1, r3
 313 000e FFF7FEFF 		bl	readReg
 314              	.LVL31:
  94:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 315              		.loc 1 94 2 view .LVU52
  94:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 316              		.loc 1 94 7 is_stmt 0 view .LVU53
 317 0012 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 318 0016 63F07F03 		orn	r3, r3, #127
 319 001a 8DF80730 		strb	r3, [sp, #7]
  95:Core/MyLib/Src/sx127x.c **** }
 320              		.loc 1 95 2 is_stmt 1 view .LVU54
 321 001e 0123     		movs	r3, #1
 322 0020 0DF10702 		add	r2, sp, #7
 323 0024 1946     		mov	r1, r3
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 13


 324 0026 2046     		mov	r0, r4
 325 0028 FFF7FEFF 		bl	writeReg
 326              	.LVL32:
  96:Core/MyLib/Src/sx127x.c **** 
 327              		.loc 1 96 1 is_stmt 0 view .LVU55
 328 002c 02B0     		add	sp, sp, #8
 329              	.LCFI12:
 330              		.cfi_def_cfa_offset 8
 331              		@ sp needed
 332 002e 10BD     		pop	{r4, pc}
  96:Core/MyLib/Src/sx127x.c **** 
 333              		.loc 1 96 1 view .LVU56
 334              		.cfi_endproc
 335              	.LFE68:
 337              		.section	.text.gotoMode,"ax",%progbits
 338              		.align	1
 339              		.global	gotoMode
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu softvfp
 345              	gotoMode:
 346              	.LVL33:
 347              	.LFB69:
  98:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 348              		.loc 1 98 53 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 8
 351              		@ frame_needed = 0, uses_anonymous_args = 0
  98:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 352              		.loc 1 98 53 is_stmt 0 view .LVU58
 353 0000 30B5     		push	{r4, r5, lr}
 354              	.LCFI13:
 355              		.cfi_def_cfa_offset 12
 356              		.cfi_offset 4, -12
 357              		.cfi_offset 5, -8
 358              		.cfi_offset 14, -4
 359 0002 83B0     		sub	sp, sp, #12
 360              	.LCFI14:
 361              		.cfi_def_cfa_offset 24
 362 0004 0446     		mov	r4, r0
 363 0006 0D46     		mov	r5, r1
  99:Core/MyLib/Src/sx127x.c **** 	uint8_t data;
 364              		.loc 1 99 5 is_stmt 1 view .LVU59
 100:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_OP_MODE, &read, 1);
 365              		.loc 1 100 2 view .LVU60
 101:Core/MyLib/Src/sx127x.c **** 	data = read;
 366              		.loc 1 101 5 view .LVU61
 367 0008 0123     		movs	r3, #1
 368 000a 0DF10702 		add	r2, sp, #7
 369 000e 1946     		mov	r1, r3
 370              	.LVL34:
 101:Core/MyLib/Src/sx127x.c **** 	data = read;
 371              		.loc 1 101 5 is_stmt 0 view .LVU62
 372 0010 FFF7FEFF 		bl	readReg
 373              	.LVL35:
 102:Core/MyLib/Src/sx127x.c **** 
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 14


 374              		.loc 1 102 2 is_stmt 1 view .LVU63
 102:Core/MyLib/Src/sx127x.c **** 
 375              		.loc 1 102 7 is_stmt 0 view .LVU64
 376 0014 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 377 0018 8DF80630 		strb	r3, [sp, #6]
 104:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x00;
 378              		.loc 1 104 2 is_stmt 1 view .LVU65
 104:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x00;
 379              		.loc 1 104 4 is_stmt 0 view .LVU66
 380 001c 65B9     		cbnz	r5, .L16
 105:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_STDBY){
 381              		.loc 1 105 3 is_stmt 1 view .LVU67
 105:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_STDBY){
 382              		.loc 1 105 24 is_stmt 0 view .LVU68
 383 001e 03F0F803 		and	r3, r3, #248
 105:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_STDBY){
 384              		.loc 1 105 8 view .LVU69
 385 0022 8DF80630 		strb	r3, [sp, #6]
 386              	.L17:
 115:Core/MyLib/Src/sx127x.c **** }
 387              		.loc 1 115 2 is_stmt 1 view .LVU70
 388 0026 0123     		movs	r3, #1
 389 0028 0DF10602 		add	r2, sp, #6
 390 002c 1946     		mov	r1, r3
 391 002e 2046     		mov	r0, r4
 392 0030 FFF7FEFF 		bl	writeReg
 393              	.LVL36:
 116:Core/MyLib/Src/sx127x.c **** 
 394              		.loc 1 116 1 is_stmt 0 view .LVU71
 395 0034 03B0     		add	sp, sp, #12
 396              	.LCFI15:
 397              		.cfi_remember_state
 398              		.cfi_def_cfa_offset 12
 399              		@ sp needed
 400 0036 30BD     		pop	{r4, r5, pc}
 401              	.LVL37:
 402              	.L16:
 403              	.LCFI16:
 404              		.cfi_restore_state
 106:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x01;
 405              		.loc 1 106 8 is_stmt 1 view .LVU72
 106:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x01;
 406              		.loc 1 106 11 is_stmt 0 view .LVU73
 407 0038 012D     		cmp	r5, #1
 408 003a 0DD0     		beq	.L22
 108:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x03;
 409              		.loc 1 108 8 is_stmt 1 view .LVU74
 108:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x03;
 410              		.loc 1 108 11 is_stmt 0 view .LVU75
 411 003c 032D     		cmp	r5, #3
 412 003e 13D0     		beq	.L23
 110:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x05;
 413              		.loc 1 110 8 is_stmt 1 view .LVU76
 110:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x05;
 414              		.loc 1 110 11 is_stmt 0 view .LVU77
 415 0040 052D     		cmp	r5, #5
 416 0042 19D0     		beq	.L24
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 15


 112:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x06;
 417              		.loc 1 112 8 is_stmt 1 view .LVU78
 112:Core/MyLib/Src/sx127x.c **** 		data = (read & 0xF8) | 0x06;
 418              		.loc 1 112 11 is_stmt 0 view .LVU79
 419 0044 062D     		cmp	r5, #6
 420 0046 EED1     		bne	.L17
 113:Core/MyLib/Src/sx127x.c **** 	}
 421              		.loc 1 113 3 is_stmt 1 view .LVU80
 113:Core/MyLib/Src/sx127x.c **** 	}
 422              		.loc 1 113 16 is_stmt 0 view .LVU81
 423 0048 23F00703 		bic	r3, r3, #7
 424 004c 5BB2     		sxtb	r3, r3
 113:Core/MyLib/Src/sx127x.c **** 	}
 425              		.loc 1 113 24 view .LVU82
 426 004e 43F00603 		orr	r3, r3, #6
 113:Core/MyLib/Src/sx127x.c **** 	}
 427              		.loc 1 113 8 view .LVU83
 428 0052 8DF80630 		strb	r3, [sp, #6]
 429 0056 E6E7     		b	.L17
 430              	.L22:
 107:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_TX){
 431              		.loc 1 107 3 is_stmt 1 view .LVU84
 107:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_TX){
 432              		.loc 1 107 16 is_stmt 0 view .LVU85
 433 0058 23F00703 		bic	r3, r3, #7
 434 005c 5BB2     		sxtb	r3, r3
 107:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_TX){
 435              		.loc 1 107 24 view .LVU86
 436 005e 43F00103 		orr	r3, r3, #1
 107:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_TX){
 437              		.loc 1 107 8 view .LVU87
 438 0062 8DF80630 		strb	r3, [sp, #6]
 439 0066 DEE7     		b	.L17
 440              	.L23:
 109:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_CONTINUOUS){
 441              		.loc 1 109 3 is_stmt 1 view .LVU88
 109:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_CONTINUOUS){
 442              		.loc 1 109 16 is_stmt 0 view .LVU89
 443 0068 23F00703 		bic	r3, r3, #7
 444 006c 5BB2     		sxtb	r3, r3
 109:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_CONTINUOUS){
 445              		.loc 1 109 24 view .LVU90
 446 006e 43F00303 		orr	r3, r3, #3
 109:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_CONTINUOUS){
 447              		.loc 1 109 8 view .LVU91
 448 0072 8DF80630 		strb	r3, [sp, #6]
 449 0076 D6E7     		b	.L17
 450              	.L24:
 111:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_SINGLE){
 451              		.loc 1 111 3 is_stmt 1 view .LVU92
 111:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_SINGLE){
 452              		.loc 1 111 16 is_stmt 0 view .LVU93
 453 0078 23F00703 		bic	r3, r3, #7
 454 007c 5BB2     		sxtb	r3, r3
 111:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_SINGLE){
 455              		.loc 1 111 24 view .LVU94
 456 007e 43F00503 		orr	r3, r3, #5
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 16


 111:Core/MyLib/Src/sx127x.c **** 	}else if (mode == SX127X_MODE_RX_SINGLE){
 457              		.loc 1 111 8 view .LVU95
 458 0082 8DF80630 		strb	r3, [sp, #6]
 459 0086 CEE7     		b	.L17
 460              		.cfi_endproc
 461              	.LFE69:
 463              		.section	.text.sx127x_Transmit,"ax",%progbits
 464              		.align	1
 465              		.global	sx127x_Transmit
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu softvfp
 471              	sx127x_Transmit:
 472              	.LVL38:
 473              	.LFB66:
  36:Core/MyLib/Src/sx127x.c ****     uint8_t irq = 0xFF;
 474              		.loc 1 36 96 is_stmt 1 view -0
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 16
 477              		@ frame_needed = 0, uses_anonymous_args = 0
  36:Core/MyLib/Src/sx127x.c ****     uint8_t irq = 0xFF;
 478              		.loc 1 36 96 is_stmt 0 view .LVU97
 479 0000 70B5     		push	{r4, r5, r6, lr}
 480              	.LCFI17:
 481              		.cfi_def_cfa_offset 16
 482              		.cfi_offset 4, -16
 483              		.cfi_offset 5, -12
 484              		.cfi_offset 6, -8
 485              		.cfi_offset 14, -4
 486 0002 84B0     		sub	sp, sp, #16
 487              	.LCFI18:
 488              		.cfi_def_cfa_offset 32
 489 0004 0646     		mov	r6, r0
 490 0006 0C46     		mov	r4, r1
 491 0008 0192     		str	r2, [sp, #4]
 492 000a 8DF80330 		strb	r3, [sp, #3]
  37:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 493              		.loc 1 37 5 is_stmt 1 view .LVU98
  37:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 494              		.loc 1 37 13 is_stmt 0 view .LVU99
 495 000e FF23     		movs	r3, #255
 496              	.LVL39:
  37:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 497              		.loc 1 37 13 view .LVU100
 498 0010 8DF80F30 		strb	r3, [sp, #15]
  38:Core/MyLib/Src/sx127x.c ****     int timeout = 500;
 499              		.loc 1 38 5 is_stmt 1 view .LVU101
  39:Core/MyLib/Src/sx127x.c **** 
 500              		.loc 1 39 5 view .LVU102
 501              	.LVL40:
  41:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &read, 1);
 502              		.loc 1 41 5 view .LVU103
 503 0014 0121     		movs	r1, #1
 504              	.LVL41:
  41:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &read, 1);
 505              		.loc 1 41 5 is_stmt 0 view .LVU104
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 17


 506 0016 FFF7FEFF 		bl	gotoMode
 507              	.LVL42:
  42:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO_ADDR_PTR, &read, 1);
 508              		.loc 1 42 5 is_stmt 1 view .LVU105
 509 001a 0123     		movs	r3, #1
 510 001c 0DF10E02 		add	r2, sp, #14
 511 0020 0E21     		movs	r1, #14
 512 0022 3046     		mov	r0, r6
 513 0024 FFF7FEFF 		bl	readReg
 514              	.LVL43:
  43:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PAYLOAD_LENGTH, &len, 1);
 515              		.loc 1 43 5 view .LVU106
 516 0028 0123     		movs	r3, #1
 517 002a 0DF10E02 		add	r2, sp, #14
 518 002e 0D21     		movs	r1, #13
 519 0030 3046     		mov	r0, r6
 520 0032 FFF7FEFF 		bl	writeReg
 521              	.LVL44:
  44:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO, &data, len);
 522              		.loc 1 44 5 view .LVU107
 523 0036 0123     		movs	r3, #1
 524 0038 0DF10302 		add	r2, sp, #3
 525 003c 2221     		movs	r1, #34
 526 003e 3046     		mov	r0, r6
 527 0040 FFF7FEFF 		bl	writeReg
 528              	.LVL45:
  45:Core/MyLib/Src/sx127x.c ****     gotoMode(hspi, SX127X_MODE_TX);
 529              		.loc 1 45 5 view .LVU108
 530 0044 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 531 0048 01AA     		add	r2, sp, #4
 532 004a 0021     		movs	r1, #0
 533 004c 3046     		mov	r0, r6
 534 004e FFF7FEFF 		bl	writeReg
 535              	.LVL46:
  46:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO, &modem->bufferIndex, 1);
 536              		.loc 1 46 5 view .LVU109
 537 0052 0321     		movs	r1, #3
 538 0054 3046     		mov	r0, r6
 539 0056 FFF7FEFF 		bl	gotoMode
 540              	.LVL47:
  47:Core/MyLib/Src/sx127x.c ****     while(1){
 541              		.loc 1 47 5 view .LVU110
 542 005a 0123     		movs	r3, #1
 543 005c 04F11902 		add	r2, r4, #25
 544 0060 0021     		movs	r1, #0
 545 0062 3046     		mov	r0, r6
 546 0064 FFF7FEFF 		bl	writeReg
 547              	.LVL48:
  39:Core/MyLib/Src/sx127x.c **** 
 548              		.loc 1 39 9 is_stmt 0 view .LVU111
 549 0068 4FF4FA75 		mov	r5, #500
 550              	.LVL49:
 551              	.L28:
  48:Core/MyLib/Src/sx127x.c **** 		readReg(hspi, SX127X_REG_IRQ_FLAGS, &read, 1);
 552              		.loc 1 48 5 is_stmt 1 view .LVU112
  49:Core/MyLib/Src/sx127x.c **** 		if((read & 0x08)!=0){
 553              		.loc 1 49 3 view .LVU113
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 18


 554 006c 0123     		movs	r3, #1
 555 006e 0DF10E02 		add	r2, sp, #14
 556 0072 1221     		movs	r1, #18
 557 0074 3046     		mov	r0, r6
 558 0076 FFF7FEFF 		bl	readReg
 559              	.LVL50:
  50:Core/MyLib/Src/sx127x.c **** 			writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
 560              		.loc 1 50 3 view .LVU114
  50:Core/MyLib/Src/sx127x.c **** 			writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
 561              		.loc 1 50 12 is_stmt 0 view .LVU115
 562 007a 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
  50:Core/MyLib/Src/sx127x.c **** 			writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
 563              		.loc 1 50 5 view .LVU116
 564 007e 13F00804 		ands	r4, r3, #8
 565 0082 06D1     		bne	.L30
  56:Core/MyLib/Src/sx127x.c **** 				gotoMode(hspi, SX127X_MODE_STDBY);
 566              		.loc 1 56 4 is_stmt 1 view .LVU117
 567              	.LVL51:
  56:Core/MyLib/Src/sx127x.c **** 				gotoMode(hspi, SX127X_MODE_STDBY);
 568              		.loc 1 56 6 is_stmt 0 view .LVU118
 569 0084 013D     		subs	r5, r5, #1
 570              	.LVL52:
  56:Core/MyLib/Src/sx127x.c **** 				gotoMode(hspi, SX127X_MODE_STDBY);
 571              		.loc 1 56 6 view .LVU119
 572 0086 F1D1     		bne	.L28
  57:Core/MyLib/Src/sx127x.c **** 				return 0;
 573              		.loc 1 57 5 is_stmt 1 view .LVU120
 574 0088 0121     		movs	r1, #1
 575 008a 3046     		mov	r0, r6
 576 008c FFF7FEFF 		bl	gotoMode
 577              	.LVL53:
  58:Core/MyLib/Src/sx127x.c **** 			}
 578              		.loc 1 58 5 view .LVU121
  58:Core/MyLib/Src/sx127x.c **** 			}
 579              		.loc 1 58 12 is_stmt 0 view .LVU122
 580 0090 0BE0     		b	.L27
 581              	.L30:
  51:Core/MyLib/Src/sx127x.c **** 			gotoMode(hspi, SX127X_MODE_STDBY);
 582              		.loc 1 51 4 is_stmt 1 view .LVU123
 583 0092 0123     		movs	r3, #1
 584 0094 0DF10F02 		add	r2, sp, #15
 585 0098 1221     		movs	r1, #18
 586 009a 3046     		mov	r0, r6
 587 009c FFF7FEFF 		bl	writeReg
 588              	.LVL54:
  52:Core/MyLib/Src/sx127x.c **** 			return 1;
 589              		.loc 1 52 4 view .LVU124
 590 00a0 0121     		movs	r1, #1
 591 00a2 3046     		mov	r0, r6
 592 00a4 FFF7FEFF 		bl	gotoMode
 593              	.LVL55:
  53:Core/MyLib/Src/sx127x.c **** 		}
 594              		.loc 1 53 4 view .LVU125
  53:Core/MyLib/Src/sx127x.c **** 		}
 595              		.loc 1 53 11 is_stmt 0 view .LVU126
 596 00a8 0124     		movs	r4, #1
 597              	.L27:
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 19


  64:Core/MyLib/Src/sx127x.c **** 
 598              		.loc 1 64 1 view .LVU127
 599 00aa 2046     		mov	r0, r4
 600 00ac 04B0     		add	sp, sp, #16
 601              	.LCFI19:
 602              		.cfi_def_cfa_offset 16
 603              		@ sp needed
 604 00ae 70BD     		pop	{r4, r5, r6, pc}
  64:Core/MyLib/Src/sx127x.c **** 
 605              		.loc 1 64 1 view .LVU128
 606              		.cfi_endproc
 607              	.LFE66:
 609              		.section	.text.sx127x_Receive,"ax",%progbits
 610              		.align	1
 611              		.global	sx127x_Receive
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 615              		.fpu softvfp
 617              	sx127x_Receive:
 618              	.LVL56:
 619              	.LFB67:
  66:Core/MyLib/Src/sx127x.c **** 	uint8_t read;
 620              		.loc 1 66 95 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 8
 623              		@ frame_needed = 0, uses_anonymous_args = 0
  66:Core/MyLib/Src/sx127x.c **** 	uint8_t read;
 624              		.loc 1 66 95 is_stmt 0 view .LVU130
 625 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 626              	.LCFI20:
 627              		.cfi_def_cfa_offset 20
 628              		.cfi_offset 4, -20
 629              		.cfi_offset 5, -16
 630              		.cfi_offset 6, -12
 631              		.cfi_offset 7, -8
 632              		.cfi_offset 14, -4
 633 0002 83B0     		sub	sp, sp, #12
 634              	.LCFI21:
 635              		.cfi_def_cfa_offset 32
 636 0004 0646     		mov	r6, r0
 637 0006 1446     		mov	r4, r2
 638 0008 1D46     		mov	r5, r3
  67:Core/MyLib/Src/sx127x.c **** 	uint8_t number_of_bytes;
 639              		.loc 1 67 2 is_stmt 1 view .LVU131
  68:Core/MyLib/Src/sx127x.c **** 	uint8_t min = 0;
 640              		.loc 1 68 2 view .LVU132
  69:Core/MyLib/Src/sx127x.c ****     uint8_t irq = 0xFF;
 641              		.loc 1 69 2 view .LVU133
 642              	.LVL57:
  70:Core/MyLib/Src/sx127x.c **** 
 643              		.loc 1 70 5 view .LVU134
  70:Core/MyLib/Src/sx127x.c **** 
 644              		.loc 1 70 13 is_stmt 0 view .LVU135
 645 000a FF23     		movs	r3, #255
 646              	.LVL58:
  70:Core/MyLib/Src/sx127x.c **** 
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 20


 647              		.loc 1 70 13 view .LVU136
 648 000c 8DF80530 		strb	r3, [sp, #5]
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 649              		.loc 1 72 2 is_stmt 1 view .LVU137
 650              	.LBB2:
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 651              		.loc 1 72 6 view .LVU138
 652              	.LVL59:
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 653              		.loc 1 72 10 is_stmt 0 view .LVU139
 654 0010 0021     		movs	r1, #0
 655              	.LVL60:
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 656              		.loc 1 72 2 view .LVU140
 657 0012 04E0     		b	.L32
 658              	.LVL61:
 659              	.L33:
  73:Core/MyLib/Src/sx127x.c **** 
 660              		.loc 1 73 3 is_stmt 1 discriminator 3 view .LVU141
  73:Core/MyLib/Src/sx127x.c **** 
 661              		.loc 1 73 10 is_stmt 0 discriminator 3 view .LVU142
 662 0014 4FF0000C 		mov	ip, #0
 663 0018 04F801C0 		strb	ip, [r4, r1]
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 664              		.loc 1 72 22 is_stmt 1 discriminator 3 view .LVU143
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 665              		.loc 1 72 23 is_stmt 0 discriminator 3 view .LVU144
 666 001c 0131     		adds	r1, r1, #1
 667              	.LVL62:
 668              	.L32:
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 669              		.loc 1 72 15 is_stmt 1 discriminator 1 view .LVU145
  72:Core/MyLib/Src/sx127x.c **** 		data[i]=0;
 670              		.loc 1 72 2 is_stmt 0 discriminator 1 view .LVU146
 671 001e 8D42     		cmp	r5, r1
 672 0020 F8DC     		bgt	.L33
 673              	.LBE2:
  75:Core/MyLib/Src/sx127x.c **** 	readReg(hspi, SX127X_REG_IRQ_FLAGS, &read, 1);
 674              		.loc 1 75 2 is_stmt 1 view .LVU147
 675 0022 0121     		movs	r1, #1
 676              	.LVL63:
  75:Core/MyLib/Src/sx127x.c **** 	readReg(hspi, SX127X_REG_IRQ_FLAGS, &read, 1);
 677              		.loc 1 75 2 is_stmt 0 view .LVU148
 678 0024 3046     		mov	r0, r6
 679              	.LVL64:
  75:Core/MyLib/Src/sx127x.c **** 	readReg(hspi, SX127X_REG_IRQ_FLAGS, &read, 1);
 680              		.loc 1 75 2 view .LVU149
 681 0026 FFF7FEFF 		bl	gotoMode
 682              	.LVL65:
  76:Core/MyLib/Src/sx127x.c **** 	if((read & 0x40) != 0){
 683              		.loc 1 76 2 is_stmt 1 view .LVU150
 684 002a 0123     		movs	r3, #1
 685 002c 0DF10702 		add	r2, sp, #7
 686 0030 1221     		movs	r1, #18
 687 0032 3046     		mov	r0, r6
 688 0034 FFF7FEFF 		bl	readReg
 689              	.LVL66:
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 21


  77:Core/MyLib/Src/sx127x.c **** 		writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
 690              		.loc 1 77 2 view .LVU151
  77:Core/MyLib/Src/sx127x.c **** 		writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
 691              		.loc 1 77 11 is_stmt 0 view .LVU152
 692 0038 9DF80770 		ldrb	r7, [sp, #7]	@ zero_extendqisi2
  77:Core/MyLib/Src/sx127x.c **** 		writeReg(hspi, SX127X_REG_IRQ_FLAGS, &irq, 1);
 693              		.loc 1 77 4 view .LVU153
 694 003c 17F04007 		ands	r7, r7, #64
 695 0040 06D1     		bne	.L38
 696              	.LVL67:
 697              	.L34:
  86:Core/MyLib/Src/sx127x.c ****     return min;
 698              		.loc 1 86 2 is_stmt 1 view .LVU154
 699 0042 0521     		movs	r1, #5
 700 0044 3046     		mov	r0, r6
 701 0046 FFF7FEFF 		bl	gotoMode
 702              	.LVL68:
  87:Core/MyLib/Src/sx127x.c **** }
 703              		.loc 1 87 5 view .LVU155
  88:Core/MyLib/Src/sx127x.c **** 
 704              		.loc 1 88 1 is_stmt 0 view .LVU156
 705 004a 3846     		mov	r0, r7
 706 004c 03B0     		add	sp, sp, #12
 707              	.LCFI22:
 708              		.cfi_remember_state
 709              		.cfi_def_cfa_offset 20
 710              		@ sp needed
 711 004e F0BD     		pop	{r4, r5, r6, r7, pc}
 712              	.LVL69:
 713              	.L38:
 714              	.LCFI23:
 715              		.cfi_restore_state
  78:Core/MyLib/Src/sx127x.c **** 		readReg(hspi, SX127X_REG_RX_NB_BYTES, &number_of_bytes, 1);
 716              		.loc 1 78 3 is_stmt 1 view .LVU157
 717 0050 0123     		movs	r3, #1
 718 0052 0DF10502 		add	r2, sp, #5
 719 0056 1221     		movs	r1, #18
 720 0058 3046     		mov	r0, r6
 721 005a FFF7FEFF 		bl	writeReg
 722              	.LVL70:
  79:Core/MyLib/Src/sx127x.c **** 		readReg(hspi, SX127X_REG_FIFO_RX_CURRENT_ADDR, &read, 1);
 723              		.loc 1 79 3 view .LVU158
 724 005e 0123     		movs	r3, #1
 725 0060 0DF10602 		add	r2, sp, #6
 726 0064 1321     		movs	r1, #19
 727 0066 3046     		mov	r0, r6
 728 0068 FFF7FEFF 		bl	readReg
 729              	.LVL71:
  80:Core/MyLib/Src/sx127x.c **** 		writeReg(hspi, SX127X_REG_FIFO_ADDR_PTR, &read, 1);
 730              		.loc 1 80 3 view .LVU159
 731 006c 0123     		movs	r3, #1
 732 006e 0DF10702 		add	r2, sp, #7
 733 0072 1021     		movs	r1, #16
 734 0074 3046     		mov	r0, r6
 735 0076 FFF7FEFF 		bl	readReg
 736              	.LVL72:
  81:Core/MyLib/Src/sx127x.c **** 		min = len >= number_of_bytes ? number_of_bytes : len;
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 22


 737              		.loc 1 81 3 view .LVU160
 738 007a 0123     		movs	r3, #1
 739 007c 0DF10702 		add	r2, sp, #7
 740 0080 0D21     		movs	r1, #13
 741 0082 3046     		mov	r0, r6
 742 0084 FFF7FEFF 		bl	writeReg
 743              	.LVL73:
  82:Core/MyLib/Src/sx127x.c **** 		for(int i=0; i<min; i++)
 744              		.loc 1 82 3 view .LVU161
  82:Core/MyLib/Src/sx127x.c **** 		for(int i=0; i<min; i++)
 745              		.loc 1 82 50 is_stmt 0 view .LVU162
 746 0088 9DF80670 		ldrb	r7, [sp, #6]	@ zero_extendqisi2
  82:Core/MyLib/Src/sx127x.c **** 		for(int i=0; i<min; i++)
 747              		.loc 1 82 7 view .LVU163
 748 008c AF42     		cmp	r7, r5
 749 008e 28BF     		it	cs
 750 0090 2F46     		movcs	r7, r5
 751              	.LVL74:
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 752              		.loc 1 83 3 is_stmt 1 view .LVU164
 753              	.LBB3:
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 754              		.loc 1 83 7 view .LVU165
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 755              		.loc 1 83 11 is_stmt 0 view .LVU166
 756 0092 0025     		movs	r5, #0
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 757              		.loc 1 83 3 view .LVU167
 758 0094 06E0     		b	.L35
 759              	.LVL75:
 760              	.L36:
  84:Core/MyLib/Src/sx127x.c **** 	}
 761              		.loc 1 84 4 is_stmt 1 discriminator 3 view .LVU168
 762 0096 0123     		movs	r3, #1
 763 0098 6219     		adds	r2, r4, r5
 764 009a 0E21     		movs	r1, #14
 765 009c 3046     		mov	r0, r6
 766 009e FFF7FEFF 		bl	readReg
 767              	.LVL76:
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 768              		.loc 1 83 23 discriminator 3 view .LVU169
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 769              		.loc 1 83 24 is_stmt 0 discriminator 3 view .LVU170
 770 00a2 0135     		adds	r5, r5, #1
 771              	.LVL77:
 772              	.L35:
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 773              		.loc 1 83 16 is_stmt 1 discriminator 1 view .LVU171
  83:Core/MyLib/Src/sx127x.c **** 			readReg(hspi, SX127X_REG_FIFO_TX_BASE_ADDR, &data[i], 1);
 774              		.loc 1 83 3 is_stmt 0 discriminator 1 view .LVU172
 775 00a4 AF42     		cmp	r7, r5
 776 00a6 F6DC     		bgt	.L36
 777 00a8 CBE7     		b	.L34
 778              	.LBE3:
 779              		.cfi_endproc
 780              	.LFE67:
 782              		.section	.text.setAGC,"ax",%progbits
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 23


 783              		.align	1
 784              		.global	setAGC
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 788              		.fpu softvfp
 790              	setAGC:
 791              	.LVL78:
 792              	.LFB70:
 118:Core/MyLib/Src/sx127x.c ****     uint8_t AGC = 0x04;
 793              		.loc 1 118 37 is_stmt 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 8
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Core/MyLib/Src/sx127x.c ****     uint8_t AGC = 0x04;
 797              		.loc 1 118 37 is_stmt 0 view .LVU174
 798 0000 00B5     		push	{lr}
 799              	.LCFI24:
 800              		.cfi_def_cfa_offset 4
 801              		.cfi_offset 14, -4
 802 0002 83B0     		sub	sp, sp, #12
 803              	.LCFI25:
 804              		.cfi_def_cfa_offset 16
 119:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_3, &AGC, 1);
 805              		.loc 1 119 5 is_stmt 1 view .LVU175
 119:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_3, &AGC, 1);
 806              		.loc 1 119 13 is_stmt 0 view .LVU176
 807 0004 0423     		movs	r3, #4
 808 0006 8DF80730 		strb	r3, [sp, #7]
 120:Core/MyLib/Src/sx127x.c **** }
 809              		.loc 1 120 5 is_stmt 1 view .LVU177
 810 000a 0123     		movs	r3, #1
 811 000c 0DF10702 		add	r2, sp, #7
 812 0010 2621     		movs	r1, #38
 813 0012 FFF7FEFF 		bl	writeReg
 814              	.LVL79:
 121:Core/MyLib/Src/sx127x.c **** uint8_t available(SPI_HandleTypeDef* hspi, sx127x_cfg* modem){
 815              		.loc 1 121 1 is_stmt 0 view .LVU178
 816 0016 03B0     		add	sp, sp, #12
 817              	.LCFI26:
 818              		.cfi_def_cfa_offset 4
 819              		@ sp needed
 820 0018 5DF804FB 		ldr	pc, [sp], #4
 821              		.cfi_endproc
 822              	.LFE70:
 824              		.section	.text.setSyncWord,"ax",%progbits
 825              		.align	1
 826              		.global	setSyncWord
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 830              		.fpu softvfp
 832              	setSyncWord:
 833              	.LVL80:
 834              	.LFB73:
 135:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_SYNC_WORD, &modem->SyncWord, 1);
 835              		.loc 1 135 61 is_stmt 1 view -0
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 24


 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 0
 838              		@ frame_needed = 0, uses_anonymous_args = 0
 135:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_SYNC_WORD, &modem->SyncWord, 1);
 839              		.loc 1 135 61 is_stmt 0 view .LVU180
 840 0000 08B5     		push	{r3, lr}
 841              	.LCFI27:
 842              		.cfi_def_cfa_offset 8
 843              		.cfi_offset 3, -8
 844              		.cfi_offset 14, -4
 136:Core/MyLib/Src/sx127x.c **** }
 845              		.loc 1 136 5 is_stmt 1 view .LVU181
 846 0002 0123     		movs	r3, #1
 847 0004 01F11002 		add	r2, r1, #16
 848 0008 3921     		movs	r1, #57
 849              	.LVL81:
 136:Core/MyLib/Src/sx127x.c **** }
 850              		.loc 1 136 5 is_stmt 0 view .LVU182
 851 000a FFF7FEFF 		bl	writeReg
 852              	.LVL82:
 137:Core/MyLib/Src/sx127x.c **** 
 853              		.loc 1 137 1 view .LVU183
 854 000e 08BD     		pop	{r3, pc}
 855              		.cfi_endproc
 856              	.LFE73:
 858              		.section	.text.LoRa_begin,"ax",%progbits
 859              		.align	1
 860              		.global	LoRa_begin
 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
 864              		.fpu softvfp
 866              	LoRa_begin:
 867              	.LVL83:
 868              	.LFB74:
 139:Core/MyLib/Src/sx127x.c ****     uint8_t version = 0x00;
 869              		.loc 1 139 41 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 8
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 139:Core/MyLib/Src/sx127x.c ****     uint8_t version = 0x00;
 873              		.loc 1 139 41 is_stmt 0 view .LVU185
 874 0000 10B5     		push	{r4, lr}
 875              	.LCFI28:
 876              		.cfi_def_cfa_offset 8
 877              		.cfi_offset 4, -8
 878              		.cfi_offset 14, -4
 879 0002 82B0     		sub	sp, sp, #8
 880              	.LCFI29:
 881              		.cfi_def_cfa_offset 16
 882 0004 0446     		mov	r4, r0
 140:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 883              		.loc 1 140 5 is_stmt 1 view .LVU186
 884              	.LVL84:
 141:Core/MyLib/Src/sx127x.c ****     // while (version != 0x12 && version != 0x22) {
 885              		.loc 1 141 5 view .LVU187
 146:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 25


 886              		.loc 1 146 5 view .LVU188
 146:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 887              		.loc 1 146 13 is_stmt 0 view .LVU189
 888 0006 8023     		movs	r3, #128
 889 0008 8DF80730 		strb	r3, [sp, #7]
 147:Core/MyLib/Src/sx127x.c ****     data |= SX127X_MODE_STDBY;
 890              		.loc 1 147 5 is_stmt 1 view .LVU190
 891 000c 0123     		movs	r3, #1
 892 000e 0DF10702 		add	r2, sp, #7
 893 0012 1946     		mov	r1, r3
 894 0014 FFF7FEFF 		bl	writeReg
 895              	.LVL85:
 148:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 896              		.loc 1 148 5 view .LVU191
 148:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 897              		.loc 1 148 10 is_stmt 0 view .LVU192
 898 0018 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 899 001c 43F00103 		orr	r3, r3, #1
 900 0020 8DF80730 		strb	r3, [sp, #7]
 149:Core/MyLib/Src/sx127x.c **** }
 901              		.loc 1 149 5 is_stmt 1 view .LVU193
 902 0024 0123     		movs	r3, #1
 903 0026 0DF10702 		add	r2, sp, #7
 904 002a 1946     		mov	r1, r3
 905 002c 2046     		mov	r0, r4
 906 002e FFF7FEFF 		bl	writeReg
 907              	.LVL86:
 150:Core/MyLib/Src/sx127x.c **** 
 908              		.loc 1 150 1 is_stmt 0 view .LVU194
 909 0032 02B0     		add	sp, sp, #8
 910              	.LCFI30:
 911              		.cfi_def_cfa_offset 8
 912              		@ sp needed
 913 0034 10BD     		pop	{r4, pc}
 150:Core/MyLib/Src/sx127x.c **** 
 914              		.loc 1 150 1 view .LVU195
 915              		.cfi_endproc
 916              	.LFE74:
 918              		.section	.text.setBandwidth,"ax",%progbits
 919              		.align	1
 920              		.global	setBandwidth
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 924              		.fpu softvfp
 926              	setBandwidth:
 927              	.LVL87:
 928              	.LFB75:
 152:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &modem->BandWidth, 1);
 929              		.loc 1 152 62 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 152:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &modem->BandWidth, 1);
 933              		.loc 1 152 62 is_stmt 0 view .LVU197
 934 0000 08B5     		push	{r3, lr}
 935              	.LCFI31:
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 26


 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 3, -8
 938              		.cfi_offset 14, -4
 153:Core/MyLib/Src/sx127x.c **** }
 939              		.loc 1 153 5 is_stmt 1 view .LVU198
 940 0002 0123     		movs	r3, #1
 941 0004 01F10D02 		add	r2, r1, #13
 942 0008 1D21     		movs	r1, #29
 943              	.LVL88:
 153:Core/MyLib/Src/sx127x.c **** }
 944              		.loc 1 153 5 is_stmt 0 view .LVU199
 945 000a FFF7FEFF 		bl	writeReg
 946              	.LVL89:
 154:Core/MyLib/Src/sx127x.c **** 
 947              		.loc 1 154 1 view .LVU200
 948 000e 08BD     		pop	{r3, pc}
 949              		.cfi_endproc
 950              	.LFE75:
 952              		.section	.text.setSleep,"ax",%progbits
 953              		.align	1
 954              		.global	setSleep
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 958              		.fpu softvfp
 960              	setSleep:
 961              	.LVL90:
 962              	.LFB76:
 156:Core/MyLib/Src/sx127x.c ****     uint8_t data = SX127X_LONG_RANGE_MODE | SX127X_MODE_SLEEP;
 963              		.loc 1 156 39 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 8
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 156:Core/MyLib/Src/sx127x.c ****     uint8_t data = SX127X_LONG_RANGE_MODE | SX127X_MODE_SLEEP;
 967              		.loc 1 156 39 is_stmt 0 view .LVU202
 968 0000 00B5     		push	{lr}
 969              	.LCFI32:
 970              		.cfi_def_cfa_offset 4
 971              		.cfi_offset 14, -4
 972 0002 83B0     		sub	sp, sp, #12
 973              	.LCFI33:
 974              		.cfi_def_cfa_offset 16
 157:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 975              		.loc 1 157 5 is_stmt 1 view .LVU203
 157:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 976              		.loc 1 157 13 is_stmt 0 view .LVU204
 977 0004 8023     		movs	r3, #128
 978 0006 8DF80730 		strb	r3, [sp, #7]
 158:Core/MyLib/Src/sx127x.c **** }
 979              		.loc 1 158 5 is_stmt 1 view .LVU205
 980 000a 0123     		movs	r3, #1
 981 000c 0DF10702 		add	r2, sp, #7
 982 0010 1946     		mov	r1, r3
 983 0012 FFF7FEFF 		bl	writeReg
 984              	.LVL91:
 159:Core/MyLib/Src/sx127x.c **** 
 985              		.loc 1 159 1 is_stmt 0 view .LVU206
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 27


 986 0016 03B0     		add	sp, sp, #12
 987              	.LCFI34:
 988              		.cfi_def_cfa_offset 4
 989              		@ sp needed
 990 0018 5DF804FB 		ldr	pc, [sp], #4
 991              		.cfi_endproc
 992              	.LFE76:
 994              		.section	.text.sendMode,"ax",%progbits
 995              		.align	1
 996              		.global	sendMode
 997              		.syntax unified
 998              		.thumb
 999              		.thumb_func
 1000              		.fpu softvfp
 1002              	sendMode:
 1003              	.LVL92:
 1004              	.LFB77:
 161:Core/MyLib/Src/sx127x.c ****     uint8_t data;
 1005              		.loc 1 161 58 is_stmt 1 view -0
 1006              		.cfi_startproc
 1007              		@ args = 0, pretend = 0, frame = 8
 1008              		@ frame_needed = 0, uses_anonymous_args = 0
 161:Core/MyLib/Src/sx127x.c ****     uint8_t data;
 1009              		.loc 1 161 58 is_stmt 0 view .LVU208
 1010 0000 10B5     		push	{r4, lr}
 1011              	.LCFI35:
 1012              		.cfi_def_cfa_offset 8
 1013              		.cfi_offset 4, -8
 1014              		.cfi_offset 14, -4
 1015 0002 82B0     		sub	sp, sp, #8
 1016              	.LCFI36:
 1017              		.cfi_def_cfa_offset 16
 1018 0004 0446     		mov	r4, r0
 162:Core/MyLib/Src/sx127x.c ****     uint8_t read;
 1019              		.loc 1 162 5 is_stmt 1 view .LVU209
 163:Core/MyLib/Src/sx127x.c ****     setPayloadLengt(hspi, modem);
 1020              		.loc 1 163 5 view .LVU210
 164:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_OP_MODE, &read, 1);
 1021              		.loc 1 164 5 view .LVU211
 1022 0006 FFF7FEFF 		bl	setPayloadLengt
 1023              	.LVL93:
 165:Core/MyLib/Src/sx127x.c ****     data = read;
 1024              		.loc 1 165 5 view .LVU212
 1025 000a 0123     		movs	r3, #1
 1026 000c 0DF10602 		add	r2, sp, #6
 1027 0010 1946     		mov	r1, r3
 1028 0012 2046     		mov	r0, r4
 1029 0014 FFF7FEFF 		bl	readReg
 1030              	.LVL94:
 166:Core/MyLib/Src/sx127x.c ****     data |= SX127X_MODE_TX | 0x80;
 1031              		.loc 1 166 5 view .LVU213
 166:Core/MyLib/Src/sx127x.c ****     data |= SX127X_MODE_TX | 0x80;
 1032              		.loc 1 166 10 is_stmt 0 view .LVU214
 1033 0018 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 1034 001c 8DF80730 		strb	r3, [sp, #7]
 167:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 1035              		.loc 1 167 5 is_stmt 1 view .LVU215
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 28


 167:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 1036              		.loc 1 167 10 is_stmt 0 view .LVU216
 1037 0020 63F07C03 		orn	r3, r3, #124
 1038 0024 8DF80730 		strb	r3, [sp, #7]
 168:Core/MyLib/Src/sx127x.c **** }
 1039              		.loc 1 168 5 is_stmt 1 view .LVU217
 1040 0028 0123     		movs	r3, #1
 1041 002a 0DF10702 		add	r2, sp, #7
 1042 002e 1946     		mov	r1, r3
 1043 0030 2046     		mov	r0, r4
 1044 0032 FFF7FEFF 		bl	writeReg
 1045              	.LVL95:
 169:Core/MyLib/Src/sx127x.c **** 
 1046              		.loc 1 169 1 is_stmt 0 view .LVU218
 1047 0036 02B0     		add	sp, sp, #8
 1048              	.LCFI37:
 1049              		.cfi_def_cfa_offset 8
 1050              		@ sp needed
 1051 0038 10BD     		pop	{r4, pc}
 169:Core/MyLib/Src/sx127x.c **** 
 1052              		.loc 1 169 1 view .LVU219
 1053              		.cfi_endproc
 1054              	.LFE77:
 1056              		.global	__aeabi_uldivmod
 1057              		.section	.text.setFrequency,"ax",%progbits
 1058              		.align	1
 1059              		.global	setFrequency
 1060              		.syntax unified
 1061              		.thumb
 1062              		.thumb_func
 1063              		.fpu softvfp
 1065              	setFrequency:
 1066              	.LVL96:
 1067              	.LFB78:
 171:Core/MyLib/Src/sx127x.c ****     uint8_t  data;
 1068              		.loc 1 171 62 is_stmt 1 view -0
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 8
 1071              		@ frame_needed = 0, uses_anonymous_args = 0
 171:Core/MyLib/Src/sx127x.c ****     uint8_t  data;
 1072              		.loc 1 171 62 is_stmt 0 view .LVU221
 1073 0000 30B5     		push	{r4, r5, lr}
 1074              	.LCFI38:
 1075              		.cfi_def_cfa_offset 12
 1076              		.cfi_offset 4, -12
 1077              		.cfi_offset 5, -8
 1078              		.cfi_offset 14, -4
 1079 0002 83B0     		sub	sp, sp, #12
 1080              	.LCFI39:
 1081              		.cfi_def_cfa_offset 24
 1082 0004 0446     		mov	r4, r0
 172:Core/MyLib/Src/sx127x.c **** 	uint32_t F;
 1083              		.loc 1 172 5 is_stmt 1 view .LVU222
 173:Core/MyLib/Src/sx127x.c **** 
 1084              		.loc 1 173 2 view .LVU223
 175:Core/MyLib/Src/sx127x.c **** 
 1085              		.loc 1 175 5 view .LVU224
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 29


 175:Core/MyLib/Src/sx127x.c **** 
 1086              		.loc 1 175 26 is_stmt 0 view .LVU225
 1087 0006 4968     		ldr	r1, [r1, #4]
 1088              	.LVL97:
 175:Core/MyLib/Src/sx127x.c **** 
 1089              		.loc 1 175 42 view .LVU226
 1090 0008 134A     		ldr	r2, .L53
 1091 000a 0023     		movs	r3, #0
 1092 000c C804     		lsls	r0, r1, #19
 1093              	.LVL98:
 175:Core/MyLib/Src/sx127x.c **** 
 1094              		.loc 1 175 42 view .LVU227
 1095 000e 490B     		lsrs	r1, r1, #13
 1096 0010 FFF7FEFF 		bl	__aeabi_uldivmod
 1097              	.LVL99:
 1098 0014 0546     		mov	r5, r0
 1099              	.LVL100:
 178:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MSB, &data, 1);
 1100              		.loc 1 178 2 is_stmt 1 view .LVU228
 178:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MSB, &data, 1);
 1101              		.loc 1 178 9 is_stmt 0 view .LVU229
 1102 0016 C0F30743 		ubfx	r3, r0, #16, #8
 178:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MSB, &data, 1);
 1103              		.loc 1 178 7 view .LVU230
 1104 001a 8DF80730 		strb	r3, [sp, #7]
 179:Core/MyLib/Src/sx127x.c **** 
 1105              		.loc 1 179 2 is_stmt 1 view .LVU231
 1106 001e 0123     		movs	r3, #1
 1107 0020 0DF10702 		add	r2, sp, #7
 1108 0024 0621     		movs	r1, #6
 1109 0026 2046     		mov	r0, r4
 1110              	.LVL101:
 179:Core/MyLib/Src/sx127x.c **** 
 1111              		.loc 1 179 2 is_stmt 0 view .LVU232
 1112 0028 FFF7FEFF 		bl	writeReg
 1113              	.LVL102:
 182:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MID, &data, 1);
 1114              		.loc 1 182 2 is_stmt 1 view .LVU233
 182:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MID, &data, 1);
 1115              		.loc 1 182 9 is_stmt 0 view .LVU234
 1116 002c C5F30723 		ubfx	r3, r5, #8, #8
 182:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_MID, &data, 1);
 1117              		.loc 1 182 7 view .LVU235
 1118 0030 8DF80730 		strb	r3, [sp, #7]
 183:Core/MyLib/Src/sx127x.c **** 
 1119              		.loc 1 183 2 is_stmt 1 view .LVU236
 1120 0034 0123     		movs	r3, #1
 1121 0036 0DF10702 		add	r2, sp, #7
 1122 003a 0721     		movs	r1, #7
 1123 003c 2046     		mov	r0, r4
 1124 003e FFF7FEFF 		bl	writeReg
 1125              	.LVL103:
 186:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_LSB, &data, 1);
 1126              		.loc 1 186 2 view .LVU237
 186:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_FRF_LSB, &data, 1);
 1127              		.loc 1 186 7 is_stmt 0 view .LVU238
 1128 0042 8DF80750 		strb	r5, [sp, #7]
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 30


 187:Core/MyLib/Src/sx127x.c **** }
 1129              		.loc 1 187 2 is_stmt 1 view .LVU239
 1130 0046 0123     		movs	r3, #1
 1131 0048 0DF10702 		add	r2, sp, #7
 1132 004c 0821     		movs	r1, #8
 1133 004e 2046     		mov	r0, r4
 1134 0050 FFF7FEFF 		bl	writeReg
 1135              	.LVL104:
 188:Core/MyLib/Src/sx127x.c **** 
 1136              		.loc 1 188 1 is_stmt 0 view .LVU240
 1137 0054 03B0     		add	sp, sp, #12
 1138              	.LCFI40:
 1139              		.cfi_def_cfa_offset 12
 1140              		@ sp needed
 1141 0056 30BD     		pop	{r4, r5, pc}
 1142              	.LVL105:
 1143              	.L54:
 188:Core/MyLib/Src/sx127x.c **** 
 1144              		.loc 1 188 1 view .LVU241
 1145              		.align	2
 1146              	.L53:
 1147 0058 0048E801 		.word	32000000
 1148              		.cfi_endproc
 1149              	.LFE78:
 1151              		.section	.text.setPower,"ax",%progbits
 1152              		.align	1
 1153              		.global	setPower
 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1157              		.fpu softvfp
 1159              	setPower:
 1160              	.LVL106:
 1161              	.LFB79:
 190:Core/MyLib/Src/sx127x.c ****     // if(PA_OUTPUT_RFO_PIN == outputPin){
 1162              		.loc 1 190 77 is_stmt 1 view -0
 1163              		.cfi_startproc
 1164              		@ args = 0, pretend = 0, frame = 0
 1165              		@ frame_needed = 0, uses_anonymous_args = 0
 190:Core/MyLib/Src/sx127x.c ****     // if(PA_OUTPUT_RFO_PIN == outputPin){
 1166              		.loc 1 190 77 is_stmt 0 view .LVU243
 1167 0000 08B5     		push	{r3, lr}
 1168              	.LCFI41:
 1169              		.cfi_def_cfa_offset 8
 1170              		.cfi_offset 3, -8
 1171              		.cfi_offset 14, -4
 224:Core/MyLib/Src/sx127x.c **** }
 1172              		.loc 1 224 5 is_stmt 1 view .LVU244
 1173 0002 0123     		movs	r3, #1
 1174 0004 01F10802 		add	r2, r1, #8
 1175              	.LVL107:
 224:Core/MyLib/Src/sx127x.c **** }
 1176              		.loc 1 224 5 is_stmt 0 view .LVU245
 1177 0008 0921     		movs	r1, #9
 1178              	.LVL108:
 224:Core/MyLib/Src/sx127x.c **** }
 1179              		.loc 1 224 5 view .LVU246
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 31


 1180 000a FFF7FEFF 		bl	writeReg
 1181              	.LVL109:
 225:Core/MyLib/Src/sx127x.c **** 
 1182              		.loc 1 225 1 view .LVU247
 1183 000e 08BD     		pop	{r3, pc}
 1184              		.cfi_endproc
 1185              	.LFE79:
 1187              		.section	.text.setOCP,"ax",%progbits
 1188              		.align	1
 1189              		.global	setOCP
 1190              		.syntax unified
 1191              		.thumb
 1192              		.thumb_func
 1193              		.fpu softvfp
 1195              	setOCP:
 1196              	.LVL110:
 1197              	.LFB80:
 228:Core/MyLib/Src/sx127x.c ****     uint8_t	OcpTrim = 0;
 1198              		.loc 1 228 54 is_stmt 1 view -0
 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 8
 1201              		@ frame_needed = 0, uses_anonymous_args = 0
 228:Core/MyLib/Src/sx127x.c ****     uint8_t	OcpTrim = 0;
 1202              		.loc 1 228 54 is_stmt 0 view .LVU249
 1203 0000 00B5     		push	{lr}
 1204              	.LCFI42:
 1205              		.cfi_def_cfa_offset 4
 1206              		.cfi_offset 14, -4
 1207 0002 83B0     		sub	sp, sp, #12
 1208              	.LCFI43:
 1209              		.cfi_def_cfa_offset 16
 229:Core/MyLib/Src/sx127x.c **** 
 1210              		.loc 1 229 5 is_stmt 1 view .LVU250
 229:Core/MyLib/Src/sx127x.c **** 
 1211              		.loc 1 229 13 is_stmt 0 view .LVU251
 1212 0004 0023     		movs	r3, #0
 1213 0006 8DF80730 		strb	r3, [sp, #7]
 231:Core/MyLib/Src/sx127x.c **** 		current = 45;
 1214              		.loc 1 231 2 is_stmt 1 view .LVU252
 231:Core/MyLib/Src/sx127x.c **** 		current = 45;
 1215              		.loc 1 231 4 is_stmt 0 view .LVU253
 1216 000a 2C29     		cmp	r1, #44
 1217 000c 0ED9     		bls	.L61
 233:Core/MyLib/Src/sx127x.c **** 		current = 240;
 1218              		.loc 1 233 2 is_stmt 1 view .LVU254
 233:Core/MyLib/Src/sx127x.c **** 		current = 240;
 1219              		.loc 1 233 4 is_stmt 0 view .LVU255
 1220 000e F029     		cmp	r1, #240
 1221 0010 0DD9     		bls	.L58
 234:Core/MyLib/Src/sx127x.c **** 
 1222              		.loc 1 234 11 view .LVU256
 1223 0012 F021     		movs	r1, #240
 1224              	.LVL111:
 1225              	.L59:
 238:Core/MyLib/Src/sx127x.c **** 		OcpTrim = (current + 30)/10;
 1226              		.loc 1 238 7 is_stmt 1 view .LVU257
 238:Core/MyLib/Src/sx127x.c **** 		OcpTrim = (current + 30)/10;
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 32


 1227              		.loc 1 238 9 is_stmt 0 view .LVU258
 1228 0014 F029     		cmp	r1, #240
 1229 0016 15D8     		bhi	.L60
 239:Core/MyLib/Src/sx127x.c **** 
 1230              		.loc 1 239 3 is_stmt 1 view .LVU259
 239:Core/MyLib/Src/sx127x.c **** 
 1231              		.loc 1 239 22 is_stmt 0 view .LVU260
 1232 0018 1E31     		adds	r1, r1, #30
 239:Core/MyLib/Src/sx127x.c **** 
 1233              		.loc 1 239 27 view .LVU261
 1234 001a 144B     		ldr	r3, .L64
 1235 001c 83FB0123 		smull	r2, r3, r3, r1
 1236 0020 C917     		asrs	r1, r1, #31
 1237 0022 C1EBA301 		rsb	r1, r1, r3, asr #2
 239:Core/MyLib/Src/sx127x.c **** 
 1238              		.loc 1 239 11 view .LVU262
 1239 0026 8DF80710 		strb	r1, [sp, #7]
 1240 002a 0BE0     		b	.L60
 1241              	.LVL112:
 1242              	.L61:
 232:Core/MyLib/Src/sx127x.c **** 	if(current>240)
 1243              		.loc 1 232 11 view .LVU263
 1244 002c 2D21     		movs	r1, #45
 1245              	.LVL113:
 1246              	.L58:
 236:Core/MyLib/Src/sx127x.c **** 		OcpTrim = (current - 45)/5;
 1247              		.loc 1 236 2 is_stmt 1 view .LVU264
 236:Core/MyLib/Src/sx127x.c **** 		OcpTrim = (current - 45)/5;
 1248              		.loc 1 236 4 is_stmt 0 view .LVU265
 1249 002e 7829     		cmp	r1, #120
 1250 0030 F0D8     		bhi	.L59
 237:Core/MyLib/Src/sx127x.c **** 	else if(current <= 240)
 1251              		.loc 1 237 3 is_stmt 1 view .LVU266
 237:Core/MyLib/Src/sx127x.c **** 	else if(current <= 240)
 1252              		.loc 1 237 22 is_stmt 0 view .LVU267
 1253 0032 2D39     		subs	r1, r1, #45
 1254              	.LVL114:
 237:Core/MyLib/Src/sx127x.c **** 	else if(current <= 240)
 1255              		.loc 1 237 27 view .LVU268
 1256 0034 0D4B     		ldr	r3, .L64
 1257 0036 83FB0123 		smull	r2, r3, r3, r1
 1258 003a C917     		asrs	r1, r1, #31
 1259 003c C1EB6301 		rsb	r1, r1, r3, asr #1
 237:Core/MyLib/Src/sx127x.c **** 	else if(current <= 240)
 1260              		.loc 1 237 11 view .LVU269
 1261 0040 8DF80710 		strb	r1, [sp, #7]
 1262              	.L60:
 242:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_OCP, &OcpTrim, 1);
 1263              		.loc 1 242 5 is_stmt 1 view .LVU270
 242:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_OCP, &OcpTrim, 1);
 1264              		.loc 1 242 13 is_stmt 0 view .LVU271
 1265 0044 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1266 0048 23F02E03 		bic	r3, r3, #46
 1267 004c 43F02003 		orr	r3, r3, #32
 1268 0050 8DF80730 		strb	r3, [sp, #7]
 243:Core/MyLib/Src/sx127x.c ****     // // enable or disable +20 dBm option on PA_BOOST pin
 1269              		.loc 1 243 2 is_stmt 1 view .LVU272
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 33


 1270 0054 0123     		movs	r3, #1
 1271 0056 0DF10702 		add	r2, sp, #7
 1272 005a 0B21     		movs	r1, #11
 1273 005c FFF7FEFF 		bl	writeReg
 1274              	.LVL115:
 256:Core/MyLib/Src/sx127x.c **** }
 1275              		.loc 1 256 5 view .LVU273
 1276 0060 0120     		movs	r0, #1
 1277 0062 FFF7FEFF 		bl	HAL_Delay
 1278              	.LVL116:
 257:Core/MyLib/Src/sx127x.c **** 
 1279              		.loc 1 257 1 is_stmt 0 view .LVU274
 1280 0066 03B0     		add	sp, sp, #12
 1281              	.LCFI44:
 1282              		.cfi_def_cfa_offset 4
 1283              		@ sp needed
 1284 0068 5DF804FB 		ldr	pc, [sp], #4
 1285              	.L65:
 1286              		.align	2
 1287              	.L64:
 1288 006c 67666666 		.word	1717986919
 1289              		.cfi_endproc
 1290              	.LFE80:
 1292              		.section	.text.setLNA,"ax",%progbits
 1293              		.align	1
 1294              		.global	setLNA
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1298              		.fpu softvfp
 1300              	setLNA:
 1301              	.LVL117:
 1302              	.LFB81:
 260:Core/MyLib/Src/sx127x.c ****     uint8_t lna;
 1303              		.loc 1 260 37 is_stmt 1 view -0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 8
 1306              		@ frame_needed = 0, uses_anonymous_args = 0
 260:Core/MyLib/Src/sx127x.c ****     uint8_t lna;
 1307              		.loc 1 260 37 is_stmt 0 view .LVU276
 1308 0000 10B5     		push	{r4, lr}
 1309              	.LCFI45:
 1310              		.cfi_def_cfa_offset 8
 1311              		.cfi_offset 4, -8
 1312              		.cfi_offset 14, -4
 1313 0002 82B0     		sub	sp, sp, #8
 1314              	.LCFI46:
 1315              		.cfi_def_cfa_offset 16
 1316 0004 0446     		mov	r4, r0
 261:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_LNA, &lna, 1);
 1317              		.loc 1 261 5 is_stmt 1 view .LVU277
 262:Core/MyLib/Src/sx127x.c ****     lna |= 0x20;
 1318              		.loc 1 262 5 view .LVU278
 1319 0006 0123     		movs	r3, #1
 1320 0008 0DF10702 		add	r2, sp, #7
 1321 000c 0C21     		movs	r1, #12
 1322 000e FFF7FEFF 		bl	readReg
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 34


 1323              	.LVL118:
 263:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_LNA, &lna, 1);
 1324              		.loc 1 263 5 view .LVU279
 263:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_LNA, &lna, 1);
 1325              		.loc 1 263 9 is_stmt 0 view .LVU280
 1326 0012 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1327 0016 43F02003 		orr	r3, r3, #32
 1328 001a 8DF80730 		strb	r3, [sp, #7]
 264:Core/MyLib/Src/sx127x.c **** }
 1329              		.loc 1 264 2 is_stmt 1 view .LVU281
 1330 001e 0123     		movs	r3, #1
 1331 0020 0DF10702 		add	r2, sp, #7
 1332 0024 0C21     		movs	r1, #12
 1333 0026 2046     		mov	r0, r4
 1334 0028 FFF7FEFF 		bl	writeReg
 1335              	.LVL119:
 265:Core/MyLib/Src/sx127x.c **** 
 1336              		.loc 1 265 1 is_stmt 0 view .LVU282
 1337 002c 02B0     		add	sp, sp, #8
 1338              	.LCFI47:
 1339              		.cfi_def_cfa_offset 8
 1340              		@ sp needed
 1341 002e 10BD     		pop	{r4, pc}
 265:Core/MyLib/Src/sx127x.c **** 
 1342              		.loc 1 265 1 view .LVU283
 1343              		.cfi_endproc
 1344              	.LFE81:
 1346              		.section	.text.setSpreadingFactor,"ax",%progbits
 1347              		.align	1
 1348              		.global	setSpreadingFactor
 1349              		.syntax unified
 1350              		.thumb
 1351              		.thumb_func
 1352              		.fpu softvfp
 1354              	setSpreadingFactor:
 1355              	.LVL120:
 1356              	.LFB82:
 267:Core/MyLib/Src/sx127x.c ****     uint8_t	data;
 1357              		.loc 1 267 68 is_stmt 1 view -0
 1358              		.cfi_startproc
 1359              		@ args = 0, pretend = 0, frame = 8
 1360              		@ frame_needed = 0, uses_anonymous_args = 0
 267:Core/MyLib/Src/sx127x.c ****     uint8_t	data;
 1361              		.loc 1 267 68 is_stmt 0 view .LVU285
 1362 0000 30B5     		push	{r4, r5, lr}
 1363              	.LCFI48:
 1364              		.cfi_def_cfa_offset 12
 1365              		.cfi_offset 4, -12
 1366              		.cfi_offset 5, -8
 1367              		.cfi_offset 14, -4
 1368 0002 83B0     		sub	sp, sp, #12
 1369              	.LCFI49:
 1370              		.cfi_def_cfa_offset 24
 1371 0004 0446     		mov	r4, r0
 268:Core/MyLib/Src/sx127x.c **** 	uint8_t	read;
 1372              		.loc 1 268 5 is_stmt 1 view .LVU286
 269:Core/MyLib/Src/sx127x.c ****     uint8_t SF;
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 35


 1373              		.loc 1 269 2 view .LVU287
 270:Core/MyLib/Src/sx127x.c **** 
 1374              		.loc 1 270 5 view .LVU288
 272:Core/MyLib/Src/sx127x.c **** 		SF = 12;
 1375              		.loc 1 272 2 view .LVU289
 272:Core/MyLib/Src/sx127x.c **** 		SF = 12;
 1376              		.loc 1 272 10 is_stmt 0 view .LVU290
 1377 0006 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 1378              	.LVL121:
 274:Core/MyLib/Src/sx127x.c **** 		SF = 7;
 1379              		.loc 1 274 2 is_stmt 1 view .LVU291
 274:Core/MyLib/Src/sx127x.c **** 		SF = 7;
 1380              		.loc 1 274 4 is_stmt 0 view .LVU292
 1381 0008 062B     		cmp	r3, #6
 1382 000a 2BD9     		bls	.L70
 1383 000c 0C25     		movs	r5, #12
 1384              	.L69:
 1385              	.LVL122:
 277:Core/MyLib/Src/sx127x.c **** 
 1386              		.loc 1 277 2 is_stmt 1 view .LVU293
 1387 000e 0123     		movs	r3, #1
 1388 0010 0DF10602 		add	r2, sp, #6
 1389 0014 1E21     		movs	r1, #30
 1390              	.LVL123:
 277:Core/MyLib/Src/sx127x.c **** 
 1391              		.loc 1 277 2 is_stmt 0 view .LVU294
 1392 0016 2046     		mov	r0, r4
 1393              	.LVL124:
 277:Core/MyLib/Src/sx127x.c **** 
 1394              		.loc 1 277 2 view .LVU295
 1395 0018 FFF7FEFF 		bl	readReg
 1396              	.LVL125:
 279:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
 1397              		.loc 1 279 2 is_stmt 1 view .LVU296
 279:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
 1398              		.loc 1 279 27 is_stmt 0 view .LVU297
 1399 001c 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 1400 0020 03F00F03 		and	r3, r3, #15
 279:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
 1401              		.loc 1 279 19 view .LVU298
 1402 0024 03EB0513 		add	r3, r3, r5, lsl #4
 279:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
 1403              		.loc 1 279 7 view .LVU299
 1404 0028 8DF80730 		strb	r3, [sp, #7]
 280:Core/MyLib/Src/sx127x.c **** 
 1405              		.loc 1 280 2 is_stmt 1 view .LVU300
 1406 002c 0123     		movs	r3, #1
 1407 002e 0DF10702 		add	r2, sp, #7
 1408 0032 1E21     		movs	r1, #30
 1409 0034 2046     		mov	r0, r4
 1410 0036 FFF7FEFF 		bl	writeReg
 1411              	.LVL126:
 282:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_DETECTION_OPTIMIZE, &optimize, 1);
 1412              		.loc 1 282 5 view .LVU301
 282:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_DETECTION_OPTIMIZE, &optimize, 1);
 1413              		.loc 1 282 13 is_stmt 0 view .LVU302
 1414 003a 0323     		movs	r3, #3
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 36


 1415 003c 8DF80530 		strb	r3, [sp, #5]
 283:Core/MyLib/Src/sx127x.c ****     uint8_t threshold = 0x0A;
 1416              		.loc 1 283 5 is_stmt 1 view .LVU303
 1417 0040 0123     		movs	r3, #1
 1418 0042 0DF10502 		add	r2, sp, #5
 1419 0046 3121     		movs	r1, #49
 1420 0048 2046     		mov	r0, r4
 1421 004a FFF7FEFF 		bl	writeReg
 1422              	.LVL127:
 284:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_DETECTION_THRESHOLD, &threshold, 1);
 1423              		.loc 1 284 5 view .LVU304
 284:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_DETECTION_THRESHOLD, &threshold, 1);
 1424              		.loc 1 284 13 is_stmt 0 view .LVU305
 1425 004e 0A23     		movs	r3, #10
 1426 0050 8DF80430 		strb	r3, [sp, #4]
 285:Core/MyLib/Src/sx127x.c **** 
 1427              		.loc 1 285 5 is_stmt 1 view .LVU306
 1428 0054 0123     		movs	r3, #1
 1429 0056 01AA     		add	r2, sp, #4
 1430 0058 3721     		movs	r1, #55
 1431 005a 2046     		mov	r0, r4
 1432 005c FFF7FEFF 		bl	writeReg
 1433              	.LVL128:
 287:Core/MyLib/Src/sx127x.c **** 
 1434              		.loc 1 287 1 is_stmt 0 view .LVU307
 1435 0060 03B0     		add	sp, sp, #12
 1436              	.LCFI50:
 1437              		.cfi_remember_state
 1438              		.cfi_def_cfa_offset 12
 1439              		@ sp needed
 1440 0062 30BD     		pop	{r4, r5, pc}
 1441              	.LVL129:
 1442              	.L70:
 1443              	.LCFI51:
 1444              		.cfi_restore_state
 275:Core/MyLib/Src/sx127x.c **** 
 1445              		.loc 1 275 6 view .LVU308
 1446 0064 0725     		movs	r5, #7
 1447 0066 D2E7     		b	.L69
 1448              		.cfi_endproc
 1449              	.LFE82:
 1451              		.section	.text.setPayloadLength,"ax",%progbits
 1452              		.align	1
 1453              		.global	setPayloadLength
 1454              		.syntax unified
 1455              		.thumb
 1456              		.thumb_func
 1457              		.fpu softvfp
 1459              	setPayloadLength:
 1460              	.LVL130:
 1461              	.LFB83:
 289:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PAYLOAD_LENGTH, &modem->payloadLength, 1);
 1462              		.loc 1 289 66 is_stmt 1 view -0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 289:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PAYLOAD_LENGTH, &modem->payloadLength, 1);
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 37


 1466              		.loc 1 289 66 is_stmt 0 view .LVU310
 1467 0000 08B5     		push	{r3, lr}
 1468              	.LCFI52:
 1469              		.cfi_def_cfa_offset 8
 1470              		.cfi_offset 3, -8
 1471              		.cfi_offset 14, -4
 290:Core/MyLib/Src/sx127x.c **** }
 1472              		.loc 1 290 5 is_stmt 1 view .LVU311
 1473 0002 0123     		movs	r3, #1
 1474 0004 01F11402 		add	r2, r1, #20
 1475 0008 2221     		movs	r1, #34
 1476              	.LVL131:
 290:Core/MyLib/Src/sx127x.c **** }
 1477              		.loc 1 290 5 is_stmt 0 view .LVU312
 1478 000a FFF7FEFF 		bl	writeReg
 1479              	.LVL132:
 291:Core/MyLib/Src/sx127x.c **** 
 1480              		.loc 1 291 1 view .LVU313
 1481 000e 08BD     		pop	{r3, pc}
 1482              		.cfi_endproc
 1483              	.LFE83:
 1485              		.section	.text.setCRC_ON,"ax",%progbits
 1486              		.align	1
 1487              		.global	setCRC_ON
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1491              		.fpu softvfp
 1493              	setCRC_ON:
 1494              	.LVL133:
 1495              	.LFB84:
 293:Core/MyLib/Src/sx127x.c ****     uint8_t read, data;
 1496              		.loc 1 293 40 is_stmt 1 view -0
 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 8
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
 293:Core/MyLib/Src/sx127x.c ****     uint8_t read, data;
 1500              		.loc 1 293 40 is_stmt 0 view .LVU315
 1501 0000 10B5     		push	{r4, lr}
 1502              	.LCFI53:
 1503              		.cfi_def_cfa_offset 8
 1504              		.cfi_offset 4, -8
 1505              		.cfi_offset 14, -4
 1506 0002 82B0     		sub	sp, sp, #8
 1507              	.LCFI54:
 1508              		.cfi_def_cfa_offset 16
 1509 0004 0446     		mov	r4, r0
 294:Core/MyLib/Src/sx127x.c **** 
 1510              		.loc 1 294 5 is_stmt 1 view .LVU316
 296:Core/MyLib/Src/sx127x.c **** 
 1511              		.loc 1 296 2 view .LVU317
 1512 0006 0123     		movs	r3, #1
 1513 0008 0DF10702 		add	r2, sp, #7
 1514 000c 1E21     		movs	r1, #30
 1515 000e FFF7FEFF 		bl	readReg
 1516              	.LVL134:
 298:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 38


 1517              		.loc 1 298 2 view .LVU318
 298:Core/MyLib/Src/sx127x.c **** 	writeReg(hspi, SX127X_REG_MODEM_CONFIG_2, &data, 1);
 1518              		.loc 1 298 7 is_stmt 0 view .LVU319
 1519 0012 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1520 0016 43F00703 		orr	r3, r3, #7
 1521 001a 8DF80630 		strb	r3, [sp, #6]
 299:Core/MyLib/Src/sx127x.c **** }
 1522              		.loc 1 299 2 is_stmt 1 view .LVU320
 1523 001e 0123     		movs	r3, #1
 1524 0020 0DF10602 		add	r2, sp, #6
 1525 0024 1E21     		movs	r1, #30
 1526 0026 2046     		mov	r0, r4
 1527 0028 FFF7FEFF 		bl	writeReg
 1528              	.LVL135:
 300:Core/MyLib/Src/sx127x.c **** 
 1529              		.loc 1 300 1 is_stmt 0 view .LVU321
 1530 002c 02B0     		add	sp, sp, #8
 1531              	.LCFI55:
 1532              		.cfi_def_cfa_offset 8
 1533              		@ sp needed
 1534 002e 10BD     		pop	{r4, pc}
 300:Core/MyLib/Src/sx127x.c **** 
 1535              		.loc 1 300 1 view .LVU322
 1536              		.cfi_endproc
 1537              	.LFE84:
 1539              		.section	.text.setTimeout,"ax",%progbits
 1540              		.align	1
 1541              		.global	setTimeout
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1545              		.fpu softvfp
 1547              	setTimeout:
 1548              	.LVL136:
 1549              	.LFB85:
 302:Core/MyLib/Src/sx127x.c ****     uint8_t data = 0xFF;
 1550              		.loc 1 302 41 is_stmt 1 view -0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 8
 1553              		@ frame_needed = 0, uses_anonymous_args = 0
 302:Core/MyLib/Src/sx127x.c ****     uint8_t data = 0xFF;
 1554              		.loc 1 302 41 is_stmt 0 view .LVU324
 1555 0000 00B5     		push	{lr}
 1556              	.LCFI56:
 1557              		.cfi_def_cfa_offset 4
 1558              		.cfi_offset 14, -4
 1559 0002 83B0     		sub	sp, sp, #12
 1560              	.LCFI57:
 1561              		.cfi_def_cfa_offset 16
 303:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_SYMB_TIMEOUT, &data, 1);
 1562              		.loc 1 303 5 is_stmt 1 view .LVU325
 303:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_SYMB_TIMEOUT, &data, 1);
 1563              		.loc 1 303 13 is_stmt 0 view .LVU326
 1564 0004 FF23     		movs	r3, #255
 1565 0006 8DF80730 		strb	r3, [sp, #7]
 304:Core/MyLib/Src/sx127x.c **** }
 1566              		.loc 1 304 5 is_stmt 1 view .LVU327
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 39


 1567 000a 0123     		movs	r3, #1
 1568 000c 0DF10702 		add	r2, sp, #7
 1569 0010 1F21     		movs	r1, #31
 1570 0012 FFF7FEFF 		bl	writeReg
 1571              	.LVL137:
 305:Core/MyLib/Src/sx127x.c **** 
 1572              		.loc 1 305 1 is_stmt 0 view .LVU328
 1573 0016 03B0     		add	sp, sp, #12
 1574              	.LCFI58:
 1575              		.cfi_def_cfa_offset 4
 1576              		@ sp needed
 1577 0018 5DF804FB 		ldr	pc, [sp], #4
 1578              		.cfi_endproc
 1579              	.LFE85:
 1581              		.section	.text.setBandwidth_CRC,"ax",%progbits
 1582              		.align	1
 1583              		.global	setBandwidth_CRC
 1584              		.syntax unified
 1585              		.thumb
 1586              		.thumb_func
 1587              		.fpu softvfp
 1589              	setBandwidth_CRC:
 1590              	.LVL138:
 1591              	.LFB86:
 311:Core/MyLib/Src/sx127x.c ****     uint8_t data = 0;
 1592              		.loc 1 311 66 is_stmt 1 view -0
 1593              		.cfi_startproc
 1594              		@ args = 0, pretend = 0, frame = 8
 1595              		@ frame_needed = 0, uses_anonymous_args = 0
 311:Core/MyLib/Src/sx127x.c ****     uint8_t data = 0;
 1596              		.loc 1 311 66 is_stmt 0 view .LVU330
 1597 0000 00B5     		push	{lr}
 1598              	.LCFI59:
 1599              		.cfi_def_cfa_offset 4
 1600              		.cfi_offset 14, -4
 1601 0002 83B0     		sub	sp, sp, #12
 1602              	.LCFI60:
 1603              		.cfi_def_cfa_offset 16
 312:Core/MyLib/Src/sx127x.c ****     data = (modem->BandWidth << 4) | (modem->crcRate << 1) | (0 << 0);
 1604              		.loc 1 312 5 is_stmt 1 view .LVU331
 312:Core/MyLib/Src/sx127x.c ****     data = (modem->BandWidth << 4) | (modem->crcRate << 1) | (0 << 0);
 1605              		.loc 1 312 13 is_stmt 0 view .LVU332
 1606 0004 0023     		movs	r3, #0
 1607 0006 8DF80730 		strb	r3, [sp, #7]
 313:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &data, 1);
 1608              		.loc 1 313 5 is_stmt 1 view .LVU333
 313:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &data, 1);
 1609              		.loc 1 313 18 is_stmt 0 view .LVU334
 1610 000a 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 313:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &data, 1);
 1611              		.loc 1 313 44 view .LVU335
 1612 000c 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
 313:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &data, 1);
 1613              		.loc 1 313 54 view .LVU336
 1614 000e 5B00     		lsls	r3, r3, #1
 313:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &data, 1);
 1615              		.loc 1 313 60 view .LVU337
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 40


 1616 0010 43EA0213 		orr	r3, r3, r2, lsl #4
 313:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_MODEM_CONFIG_1, &data, 1);
 1617              		.loc 1 313 10 view .LVU338
 1618 0014 8DF80730 		strb	r3, [sp, #7]
 314:Core/MyLib/Src/sx127x.c **** }
 1619              		.loc 1 314 5 is_stmt 1 view .LVU339
 1620 0018 0123     		movs	r3, #1
 1621 001a 0DF10702 		add	r2, sp, #7
 1622 001e 1D21     		movs	r1, #29
 1623              	.LVL139:
 314:Core/MyLib/Src/sx127x.c **** }
 1624              		.loc 1 314 5 is_stmt 0 view .LVU340
 1625 0020 FFF7FEFF 		bl	writeReg
 1626              	.LVL140:
 315:Core/MyLib/Src/sx127x.c **** 
 1627              		.loc 1 315 1 view .LVU341
 1628 0024 03B0     		add	sp, sp, #12
 1629              	.LCFI61:
 1630              		.cfi_def_cfa_offset 4
 1631              		@ sp needed
 1632 0026 5DF804FB 		ldr	pc, [sp], #4
 1633              		.cfi_endproc
 1634              	.LFE86:
 1636              		.section	.text.setPreamble,"ax",%progbits
 1637              		.align	1
 1638              		.global	setPreamble
 1639              		.syntax unified
 1640              		.thumb
 1641              		.thumb_func
 1642              		.fpu softvfp
 1644              	setPreamble:
 1645              	.LVL141:
 1646              	.LFB87:
 317:Core/MyLib/Src/sx127x.c ****     uint8_t msb = modem->Preamble >> 8;
 1647              		.loc 1 317 61 is_stmt 1 view -0
 1648              		.cfi_startproc
 1649              		@ args = 0, pretend = 0, frame = 8
 1650              		@ frame_needed = 0, uses_anonymous_args = 0
 317:Core/MyLib/Src/sx127x.c ****     uint8_t msb = modem->Preamble >> 8;
 1651              		.loc 1 317 61 is_stmt 0 view .LVU343
 1652 0000 10B5     		push	{r4, lr}
 1653              	.LCFI62:
 1654              		.cfi_def_cfa_offset 8
 1655              		.cfi_offset 4, -8
 1656              		.cfi_offset 14, -4
 1657 0002 82B0     		sub	sp, sp, #8
 1658              	.LCFI63:
 1659              		.cfi_def_cfa_offset 16
 1660 0004 0446     		mov	r4, r0
 318:Core/MyLib/Src/sx127x.c ****     uint8_t lsb = modem->Preamble >> 0;
 1661              		.loc 1 318 5 is_stmt 1 view .LVU344
 318:Core/MyLib/Src/sx127x.c ****     uint8_t lsb = modem->Preamble >> 0;
 1662              		.loc 1 318 24 is_stmt 0 view .LVU345
 1663 0006 4B8A     		ldrh	r3, [r1, #18]
 318:Core/MyLib/Src/sx127x.c ****     uint8_t lsb = modem->Preamble >> 0;
 1664              		.loc 1 318 13 view .LVU346
 1665 0008 1A0A     		lsrs	r2, r3, #8
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 41


 1666 000a 8DF80720 		strb	r2, [sp, #7]
 319:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PREAMBLE_MSB, &msb, 1);
 1667              		.loc 1 319 5 is_stmt 1 view .LVU347
 319:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PREAMBLE_MSB, &msb, 1);
 1668              		.loc 1 319 13 is_stmt 0 view .LVU348
 1669 000e 8DF80630 		strb	r3, [sp, #6]
 320:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PREAMBLE_LSB, &lsb, 1);
 1670              		.loc 1 320 5 is_stmt 1 view .LVU349
 1671 0012 0123     		movs	r3, #1
 1672 0014 0DF10702 		add	r2, sp, #7
 1673 0018 2021     		movs	r1, #32
 1674              	.LVL142:
 320:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_PREAMBLE_LSB, &lsb, 1);
 1675              		.loc 1 320 5 is_stmt 0 view .LVU350
 1676 001a FFF7FEFF 		bl	writeReg
 1677              	.LVL143:
 321:Core/MyLib/Src/sx127x.c **** }
 1678              		.loc 1 321 5 is_stmt 1 view .LVU351
 1679 001e 0123     		movs	r3, #1
 1680 0020 0DF10602 		add	r2, sp, #6
 1681 0024 2121     		movs	r1, #33
 1682 0026 2046     		mov	r0, r4
 1683 0028 FFF7FEFF 		bl	writeReg
 1684              	.LVL144:
 322:Core/MyLib/Src/sx127x.c **** 
 1685              		.loc 1 322 1 is_stmt 0 view .LVU352
 1686 002c 02B0     		add	sp, sp, #8
 1687              	.LCFI64:
 1688              		.cfi_def_cfa_offset 8
 1689              		@ sp needed
 1690 002e 10BD     		pop	{r4, pc}
 322:Core/MyLib/Src/sx127x.c **** 
 1691              		.loc 1 322 1 view .LVU353
 1692              		.cfi_endproc
 1693              	.LFE87:
 1695              		.section	.text.sx127x_Init,"ax",%progbits
 1696              		.align	1
 1697              		.global	sx127x_Init
 1698              		.syntax unified
 1699              		.thumb
 1700              		.thumb_func
 1701              		.fpu softvfp
 1703              	sx127x_Init:
 1704              	.LVL145:
 1705              	.LFB65:
   5:Core/MyLib/Src/sx127x.c ****     uint8_t version;
 1706              		.loc 1 5 64 is_stmt 1 view -0
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 8
 1709              		@ frame_needed = 0, uses_anonymous_args = 0
   5:Core/MyLib/Src/sx127x.c ****     uint8_t version;
 1710              		.loc 1 5 64 is_stmt 0 view .LVU355
 1711 0000 30B5     		push	{r4, r5, lr}
 1712              	.LCFI65:
 1713              		.cfi_def_cfa_offset 12
 1714              		.cfi_offset 4, -12
 1715              		.cfi_offset 5, -8
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 42


 1716              		.cfi_offset 14, -4
 1717 0002 83B0     		sub	sp, sp, #12
 1718              	.LCFI66:
 1719              		.cfi_def_cfa_offset 24
 1720 0004 0446     		mov	r4, r0
 1721 0006 0D46     		mov	r5, r1
   6:Core/MyLib/Src/sx127x.c ****     readReg(hspi, SX127X_REG_VERSION, &version, 1);
 1722              		.loc 1 6 5 is_stmt 1 view .LVU356
   7:Core/MyLib/Src/sx127x.c ****     if (version != 0x12){
 1723              		.loc 1 7 5 view .LVU357
 1724 0008 0123     		movs	r3, #1
 1725 000a 0DF10702 		add	r2, sp, #7
 1726 000e 4221     		movs	r1, #66
 1727              	.LVL146:
   7:Core/MyLib/Src/sx127x.c ****     if (version != 0x12){
 1728              		.loc 1 7 5 is_stmt 0 view .LVU358
 1729 0010 FFF7FEFF 		bl	readReg
 1730              	.LVL147:
   8:Core/MyLib/Src/sx127x.c ****         return 0;
 1731              		.loc 1 8 5 is_stmt 1 view .LVU359
   8:Core/MyLib/Src/sx127x.c ****         return 0;
 1732              		.loc 1 8 17 is_stmt 0 view .LVU360
 1733 0014 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
   8:Core/MyLib/Src/sx127x.c ****         return 0;
 1734              		.loc 1 8 8 view .LVU361
 1735 0018 122B     		cmp	r3, #18
 1736 001a 02D0     		beq	.L86
   9:Core/MyLib/Src/sx127x.c ****     }
 1737              		.loc 1 9 16 view .LVU362
 1738 001c 0020     		movs	r0, #0
 1739              	.L83:
  34:Core/MyLib/Src/sx127x.c **** 
 1740              		.loc 1 34 1 view .LVU363
 1741 001e 03B0     		add	sp, sp, #12
 1742              	.LCFI67:
 1743              		.cfi_remember_state
 1744              		.cfi_def_cfa_offset 12
 1745              		@ sp needed
 1746 0020 30BD     		pop	{r4, r5, pc}
 1747              	.LVL148:
 1748              	.L86:
 1749              	.LCFI68:
 1750              		.cfi_restore_state
  11:Core/MyLib/Src/sx127x.c ****     // Включение режима LoRa
 1751              		.loc 1 11 5 is_stmt 1 view .LVU364
 1752 0022 0021     		movs	r1, #0
 1753 0024 2046     		mov	r0, r4
 1754 0026 FFF7FEFF 		bl	gotoMode
 1755              	.LVL149:
  13:Core/MyLib/Src/sx127x.c ****     setFrequency(hspi, modem);
 1756              		.loc 1 13 5 view .LVU365
 1757 002a 2046     		mov	r0, r4
 1758 002c FFF7FEFF 		bl	setLoRaMode
 1759              	.LVL150:
  14:Core/MyLib/Src/sx127x.c ****     // Мощность передатчика
 1760              		.loc 1 14 5 view .LVU366
 1761 0030 2946     		mov	r1, r5
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 43


 1762 0032 2046     		mov	r0, r4
 1763 0034 FFF7FEFF 		bl	setFrequency
 1764              	.LVL151:
  16:Core/MyLib/Src/sx127x.c ****     setOCP(hspi, 100);
 1765              		.loc 1 16 5 view .LVU367
 1766 0038 0122     		movs	r2, #1
 1767 003a 2946     		mov	r1, r5
 1768 003c 2046     		mov	r0, r4
 1769 003e FFF7FEFF 		bl	setPower
 1770              	.LVL152:
  17:Core/MyLib/Src/sx127x.c ****     // Установка начального адриса FIFO
 1771              		.loc 1 17 5 view .LVU368
 1772 0042 6421     		movs	r1, #100
 1773 0044 2046     		mov	r0, r4
 1774 0046 FFF7FEFF 		bl	setOCP
 1775              	.LVL153:
  19:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_FIFO_RX_BASE_ADDR, &modem->RX_Base_Address, 1);
 1776              		.loc 1 19 5 view .LVU369
 1777 004a 0123     		movs	r3, #1
 1778 004c 05F10A02 		add	r2, r5, #10
 1779 0050 0E21     		movs	r1, #14
 1780 0052 2046     		mov	r0, r4
 1781 0054 FFF7FEFF 		bl	writeReg
 1782              	.LVL154:
  20:Core/MyLib/Src/sx127x.c ****     // Усиление низкого уровня шума
 1783              		.loc 1 20 5 view .LVU370
 1784 0058 0123     		movs	r3, #1
 1785 005a 05F10B02 		add	r2, r5, #11
 1786 005e 0F21     		movs	r1, #15
 1787 0060 2046     		mov	r0, r4
 1788 0062 FFF7FEFF 		bl	writeReg
 1789              	.LVL155:
  22:Core/MyLib/Src/sx127x.c ****     // Автоматическая регулировка усиления
 1790              		.loc 1 22 5 view .LVU371
 1791 0066 2046     		mov	r0, r4
 1792 0068 FFF7FEFF 		bl	setLNA
 1793              	.LVL156:
  24:Core/MyLib/Src/sx127x.c ****     setSpreadingFactor(hspi, modem);
 1794              		.loc 1 24 5 view .LVU372
 1795 006c 2046     		mov	r0, r4
 1796 006e FFF7FEFF 		bl	setAGC
 1797              	.LVL157:
  25:Core/MyLib/Src/sx127x.c ****     setBandwidth_CRC(hspi, modem);
 1798              		.loc 1 25 5 view .LVU373
 1799 0072 2946     		mov	r1, r5
 1800 0074 2046     		mov	r0, r4
 1801 0076 FFF7FEFF 		bl	setSpreadingFactor
 1802              	.LVL158:
  26:Core/MyLib/Src/sx127x.c ****     setTimeout(hspi);
 1803              		.loc 1 26 5 view .LVU374
 1804 007a 2946     		mov	r1, r5
 1805 007c 2046     		mov	r0, r4
 1806 007e FFF7FEFF 		bl	setBandwidth_CRC
 1807              	.LVL159:
  27:Core/MyLib/Src/sx127x.c ****     setCRC_ON(hspi);
 1808              		.loc 1 27 5 view .LVU375
 1809 0082 2046     		mov	r0, r4
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 44


 1810 0084 FFF7FEFF 		bl	setTimeout
 1811              	.LVL160:
  28:Core/MyLib/Src/sx127x.c ****     setPreamble(hspi, modem);
 1812              		.loc 1 28 5 view .LVU376
 1813 0088 2046     		mov	r0, r4
 1814 008a FFF7FEFF 		bl	setCRC_ON
 1815              	.LVL161:
  29:Core/MyLib/Src/sx127x.c ****     // setPayloadLength(hspi, modem);
 1816              		.loc 1 29 5 view .LVU377
 1817 008e 2946     		mov	r1, r5
 1818 0090 2046     		mov	r0, r4
 1819 0092 FFF7FEFF 		bl	setPreamble
 1820              	.LVL162:
  32:Core/MyLib/Src/sx127x.c ****     return 1;
 1821              		.loc 1 32 5 view .LVU378
 1822 0096 0121     		movs	r1, #1
 1823 0098 2046     		mov	r0, r4
 1824 009a FFF7FEFF 		bl	gotoMode
 1825              	.LVL163:
  33:Core/MyLib/Src/sx127x.c **** }
 1826              		.loc 1 33 5 view .LVU379
  33:Core/MyLib/Src/sx127x.c **** }
 1827              		.loc 1 33 12 is_stmt 0 view .LVU380
 1828 009e 0120     		movs	r0, #1
 1829 00a0 BDE7     		b	.L83
 1830              		.cfi_endproc
 1831              	.LFE65:
 1833              		.section	.text.setStandby,"ax",%progbits
 1834              		.align	1
 1835              		.global	setStandby
 1836              		.syntax unified
 1837              		.thumb
 1838              		.thumb_func
 1839              		.fpu softvfp
 1841              	setStandby:
 1842              	.LVL164:
 1843              	.LFB88:
 324:Core/MyLib/Src/sx127x.c ****     uint8_t data = SX127X_LONG_RANGE_MODE | SX127X_MODE_STDBY;
 1844              		.loc 1 324 41 is_stmt 1 view -0
 1845              		.cfi_startproc
 1846              		@ args = 0, pretend = 0, frame = 8
 1847              		@ frame_needed = 0, uses_anonymous_args = 0
 324:Core/MyLib/Src/sx127x.c ****     uint8_t data = SX127X_LONG_RANGE_MODE | SX127X_MODE_STDBY;
 1848              		.loc 1 324 41 is_stmt 0 view .LVU382
 1849 0000 00B5     		push	{lr}
 1850              	.LCFI69:
 1851              		.cfi_def_cfa_offset 4
 1852              		.cfi_offset 14, -4
 1853 0002 83B0     		sub	sp, sp, #12
 1854              	.LCFI70:
 1855              		.cfi_def_cfa_offset 16
 325:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 1856              		.loc 1 325 5 is_stmt 1 view .LVU383
 325:Core/MyLib/Src/sx127x.c ****     writeReg(hspi, SX127X_REG_OP_MODE, &data, 1);
 1857              		.loc 1 325 13 is_stmt 0 view .LVU384
 1858 0004 8123     		movs	r3, #129
 1859 0006 8DF80730 		strb	r3, [sp, #7]
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 45


 326:Core/MyLib/Src/sx127x.c **** }
 1860              		.loc 1 326 5 is_stmt 1 view .LVU385
 1861 000a 0123     		movs	r3, #1
 1862 000c 0DF10702 		add	r2, sp, #7
 1863 0010 1946     		mov	r1, r3
 1864 0012 FFF7FEFF 		bl	writeReg
 1865              	.LVL165:
 327:Core/MyLib/Src/sx127x.c **** 
 1866              		.loc 1 327 1 is_stmt 0 view .LVU386
 1867 0016 03B0     		add	sp, sp, #12
 1868              	.LCFI71:
 1869              		.cfi_def_cfa_offset 4
 1870              		@ sp needed
 1871 0018 5DF804FB 		ldr	pc, [sp], #4
 1872              		.cfi_endproc
 1873              	.LFE88:
 1875              		.text
 1876              	.Letext0:
 1877              		.file 2 "d:\\vscode\\arm_none_eabi\\10_2020-q4-major\\arm-none-eabi\\include\\machine\\_default_ty
 1878              		.file 3 "d:\\vscode\\arm_none_eabi\\10_2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 1879              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 1880              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1881              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1882              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 1883              		.file 8 "Core/MyLib/Inc/sx127x.h"
 1884              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1885              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 46


DEFINED SYMBOLS
                            *ABS*:00000000 sx127x.c
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:16     .text.readReg:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:24     .text.readReg:00000000 readReg
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:101    .text.readReg:0000004c $d
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:106    .text.available:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:113    .text.available:00000000 available
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:157    .text.parserPacket:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:164    .text.parserPacket:00000000 parserPacket
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:195    .text.writeReg:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:202    .text.writeReg:00000000 writeReg
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:278    .text.writeReg:0000004c $d
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:283    .text.setLoRaMode:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:290    .text.setLoRaMode:00000000 setLoRaMode
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:338    .text.gotoMode:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:345    .text.gotoMode:00000000 gotoMode
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:464    .text.sx127x_Transmit:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:471    .text.sx127x_Transmit:00000000 sx127x_Transmit
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:610    .text.sx127x_Receive:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:617    .text.sx127x_Receive:00000000 sx127x_Receive
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:783    .text.setAGC:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:790    .text.setAGC:00000000 setAGC
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:825    .text.setSyncWord:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:832    .text.setSyncWord:00000000 setSyncWord
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:859    .text.LoRa_begin:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:866    .text.LoRa_begin:00000000 LoRa_begin
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:919    .text.setBandwidth:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:926    .text.setBandwidth:00000000 setBandwidth
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:953    .text.setSleep:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:960    .text.setSleep:00000000 setSleep
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:995    .text.sendMode:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1002   .text.sendMode:00000000 sendMode
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1058   .text.setFrequency:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1065   .text.setFrequency:00000000 setFrequency
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1147   .text.setFrequency:00000058 $d
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1152   .text.setPower:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1159   .text.setPower:00000000 setPower
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1188   .text.setOCP:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1195   .text.setOCP:00000000 setOCP
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1288   .text.setOCP:0000006c $d
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1293   .text.setLNA:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1300   .text.setLNA:00000000 setLNA
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1347   .text.setSpreadingFactor:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1354   .text.setSpreadingFactor:00000000 setSpreadingFactor
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1452   .text.setPayloadLength:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1459   .text.setPayloadLength:00000000 setPayloadLength
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1486   .text.setCRC_ON:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1493   .text.setCRC_ON:00000000 setCRC_ON
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1540   .text.setTimeout:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1547   .text.setTimeout:00000000 setTimeout
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1582   .text.setBandwidth_CRC:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1589   .text.setBandwidth_CRC:00000000 setBandwidth_CRC
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1637   .text.setPreamble:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1644   .text.setPreamble:00000000 setPreamble
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1696   .text.sx127x_Init:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1703   .text.sx127x_Init:00000000 sx127x_Init
C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1834   .text.setStandby:00000000 $t
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s 			page 47


C:\Users\vladk\AppData\Local\Temp\ccJWKxtj.s:1841   .text.setStandby:00000000 setStandby

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_Transmit
HAL_SPI_Receive
setPayloadLengt
__aeabi_uldivmod
HAL_Delay
