{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@59:69@HdlIdDef", "  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@55:65", "\n  output  reg           trigger_out,\n  output  reg           trigger_out_adc);\n\n  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@61:71", "  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n\n  always @(posedge clk) begin\n    if (data_valid == 1'b1) begin\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@57:67", "  output  reg           trigger_out_adc);\n\n  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@54:64", "  input       [ 6:0]    trigger_logic,\n\n  output  reg           trigger_out,\n  output  reg           trigger_out_adc);\n\n  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@58:68", "\n  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@56:66", "  output  reg           trigger_out,\n  output  reg           trigger_out_adc);\n\n  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n"]], "Diff Content": {"Delete": [[64, "  reg     [ 17:0]   fall_edge = 'd0;\n"]], "Add": []}}