// Seed: 3379269268
module module_0 (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11
);
  assign id_8 = 1'b0;
  wire id_13;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input wire id_2,
    input tri id_3
    , id_16,
    input tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wand id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    inout wand id_11
    , id_17,
    output tri id_12,
    input tri id_13,
    output wire id_14
);
  assign id_9 = -1;
  assign id_1 = id_4;
  wire \id_18 ;
  logic [1 : -1] id_19;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_11,
      id_9,
      id_0,
      id_3,
      id_4,
      id_13,
      id_14,
      id_3,
      id_13,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
