# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/My_design/lab2_done/lab2 {D:/My_design/lab2_done/lab2/encoder83.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:32 on Mar 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/My_design/lab2_done/lab2" D:/My_design/lab2_done/lab2/encoder83.v 
# -- Compiling module encoder83
# 
# Top level modules:
# 	encoder83
# End time: 17:09:33 on Mar 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/My_design/lab2_done/lab2 {D:/My_design/lab2_done/lab2/lab2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:33 on Mar 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/My_design/lab2_done/lab2" D:/My_design/lab2_done/lab2/lab2.v 
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# End time: 17:09:33 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/My_design/lab2_done/lab2/simulation/modelsim {D:/My_design/lab2_done/lab2/simulation/modelsim/lab2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:33 on Mar 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/My_design/lab2_done/lab2/simulation/modelsim" D:/My_design/lab2_done/lab2/simulation/modelsim/lab2.vt 
# -- Compiling module lab2_vlg_tst
# 
# Top level modules:
# 	lab2_vlg_tst
# End time: 17:09:33 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab2_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab2_vlg_tst 
# Start time: 17:09:33 on Mar 23,2022
# Loading work.lab2_vlg_tst
# Loading work.lab2
# Loading work.encoder83
# ** Warning: (vsim-3015) D:/My_design/lab2_done/lab2/lab2.v(29): [PCDPC] - Port size (8) does not match connection size (10) for port 'X'. The port definition is at: D:/My_design/lab2_done/lab2/encoder83.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vlg_tst/i1/code1 File: D:/My_design/lab2_done/lab2/encoder83.v
# ** Warning: (vsim-3015) D:/My_design/lab2_done/lab2/lab2.v(29): [PCDPC] - Port size (4) does not match connection size (10) for port 'Y'. The port definition is at: D:/My_design/lab2_done/lab2/encoder83.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vlg_tst/i1/code1 File: D:/My_design/lab2_done/lab2/encoder83.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 17:10:02 on Mar 23,2022, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
