Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 31 12:02:59 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file PynqDemoTop_timing_summary_routed.rpt -pb PynqDemoTop_timing_summary_routed.pb -rpx PynqDemoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : PynqDemoTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[1]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pong/pong/clk_enable/led_enable_o_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: input_arr_reg[5][btn][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.140        0.000                      0                 2756        0.107        0.000                      0                 2756        3.500        0.000                       0                  1316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  
sys_clk_pin         0.140        0.000                      0                 2214        0.107        0.000                      0                 2214        3.500        0.000                       0                  1315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.476        0.000                      0                  542        0.544        0.000                      0                  542  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ProcessingSystem/PS_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  ProcessingSystem/PS_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 3.388ns (43.062%)  route 4.480ns (56.938%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.795     5.869    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X95Y34         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDCE (Prop_fdce_C_Q)         0.456     6.325 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/Q
                         net (fo=1, routed)           0.640     6.965    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[6]
    SLICE_X95Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.089 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.503     7.592    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_1
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_5/O
                         net (fo=36, routed)          0.636     8.352    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[0]
    SLICE_X94Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.502 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_32/O
                         net (fo=2, routed)           0.181     8.683    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X94Y34         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_23/O
                         net (fo=2, routed)           0.804     9.815    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X94Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.939    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X94Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.582 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[3]
                         net (fo=2, routed)           0.499    11.080    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[3]
    SLICE_X95Y37         LUT6 (Prop_lut6_I4_O)        0.307    11.387 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_14/O
                         net (fo=2, routed)           0.725    12.112    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_3
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.236 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.492    12.728    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_1
    SLICE_X95Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.852 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.852    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_1
    SLICE_X95Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.402 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.402    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.736 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.736    Pong/pong/sound/DAC/D[9]
    SLICE_X95Y41         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.623    13.388    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X95Y41         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[9]/C
                         clock pessimism              0.462    13.850    
                         clock uncertainty           -0.035    13.814    
    SLICE_X95Y41         FDCE (Setup_fdce_C_D)        0.062    13.876    Pong/pong/sound/DAC/ampl_sample_reg[9]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 3.282ns (42.285%)  route 4.480ns (57.715%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.795     5.869    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X95Y34         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDCE (Prop_fdce_C_Q)         0.456     6.325 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/Q
                         net (fo=1, routed)           0.640     6.965    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[6]
    SLICE_X95Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.089 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.503     7.592    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_1
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_5/O
                         net (fo=36, routed)          0.636     8.352    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[0]
    SLICE_X94Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.502 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_32/O
                         net (fo=2, routed)           0.181     8.683    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X94Y34         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_23/O
                         net (fo=2, routed)           0.804     9.815    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X94Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.939    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X94Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.582 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[3]
                         net (fo=2, routed)           0.499    11.080    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[3]
    SLICE_X95Y37         LUT6 (Prop_lut6_I4_O)        0.307    11.387 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_14/O
                         net (fo=2, routed)           0.725    12.112    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_3
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.236 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.492    12.728    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_1
    SLICE_X95Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.852 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.852    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_1
    SLICE_X95Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.402 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.402    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.630 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/CO[2]
                         net (fo=1, routed)           0.000    13.630    Pong/pong/sound/DAC/D[10]
    SLICE_X95Y41         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.623    13.388    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X95Y41         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[10]/C
                         clock pessimism              0.462    13.850    
                         clock uncertainty           -0.035    13.814    
    SLICE_X95Y41         FDCE (Setup_fdce_C_D)        0.046    13.860    Pong/pong/sound/DAC/ampl_sample_reg[10]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 3.277ns (42.247%)  route 4.480ns (57.752%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.795     5.869    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X95Y34         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDCE (Prop_fdce_C_Q)         0.456     6.325 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/Q
                         net (fo=1, routed)           0.640     6.965    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[6]
    SLICE_X95Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.089 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.503     7.592    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_1
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_5/O
                         net (fo=36, routed)          0.636     8.352    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[0]
    SLICE_X94Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.502 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_32/O
                         net (fo=2, routed)           0.181     8.683    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X94Y34         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_23/O
                         net (fo=2, routed)           0.804     9.815    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X94Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.939    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X94Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.582 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[3]
                         net (fo=2, routed)           0.499    11.080    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[3]
    SLICE_X95Y37         LUT6 (Prop_lut6_I4_O)        0.307    11.387 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_14/O
                         net (fo=2, routed)           0.725    12.112    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_3
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.236 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.492    12.728    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_1
    SLICE_X95Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.852 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.852    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_1
    SLICE_X95Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.402 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.402    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.625 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.625    Pong/pong/sound/DAC/D[8]
    SLICE_X95Y41         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.623    13.388    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X95Y41         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[8]/C
                         clock pessimism              0.462    13.850    
                         clock uncertainty           -0.035    13.814    
    SLICE_X95Y41         FDCE (Setup_fdce_C_D)        0.062    13.876    Pong/pong/sound/DAC/ampl_sample_reg[8]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 2.105ns (27.776%)  route 5.474ns (72.224%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 13.322 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.723     5.797    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X74Y31         FDCE                                         r  Pong/pong/motion/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y31         FDCE (Prop_fdce_C_Q)         0.456     6.253 r  Pong/pong/motion/ball_y_reg[3]/Q
                         net (fo=48, routed)          1.168     7.420    Pong/pong/motion/Q[3]
    SLICE_X66Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  Pong/pong/motion/FSM_sequential_state[1]_i_79/O
                         net (fo=6, routed)           0.389     7.933    Pong/pong/motion/FSM_sequential_state[1]_i_79_n_1
    SLICE_X67Y31         LUT4 (Prop_lut4_I2_O)        0.124     8.057 r  Pong/pong/motion/FSM_sequential_state[1]_i_58/O
                         net (fo=32, routed)          1.051     9.108    Pong/pong/motion/racket_y_pos1[3]
    SLICE_X74Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  Pong/pong/motion/hit_racket_l_o[1]_i_38/O
                         net (fo=1, routed)           0.472     9.704    Pong/pong/motion/hit_racket_l_o[1]_i_38_n_1
    SLICE_X71Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.089 r  Pong/pong/motion/hit_racket_l_o_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.089    Pong/pong/motion/hit_racket_l_o_reg[1]_i_14_n_1
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.360 r  Pong/pong/motion/hit_racket_l_o_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           1.061    11.421    Pong/pong/collision/hit_racket_l_o_reg[1]_3[0]
    SLICE_X71Y37         LUT6 (Prop_lut6_I1_O)        0.373    11.794 r  Pong/pong/collision/hit_racket_l_o[0]_i_7/O
                         net (fo=1, routed)           0.154    11.948    Pong/pong/collision/hit_racket_l_o[0]_i_7_n_1
    SLICE_X71Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.072 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.605    12.677    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_1
    SLICE_X76Y37         LUT5 (Prop_lut5_I0_O)        0.124    12.801 r  Pong/pong/collision/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.574    13.375    Pong/pong/collision/hit_racket_l_o[0]_i_1_n_1
    SLICE_X76Y37         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.557    13.322    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X76Y37         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.424    13.746    
                         clock uncertainty           -0.035    13.710    
    SLICE_X76Y37         FDCE (Setup_fdce_C_D)       -0.067    13.643    Pong/pong/collision/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -13.375    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 3.144ns (41.240%)  route 4.480ns (58.760%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 13.387 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.795     5.869    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X95Y34         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDCE (Prop_fdce_C_Q)         0.456     6.325 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/Q
                         net (fo=1, routed)           0.640     6.965    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[6]
    SLICE_X95Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.089 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.503     7.592    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_1
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_5/O
                         net (fo=36, routed)          0.636     8.352    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[0]
    SLICE_X94Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.502 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_32/O
                         net (fo=2, routed)           0.181     8.683    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X94Y34         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_23/O
                         net (fo=2, routed)           0.804     9.815    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X94Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.939    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X94Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.582 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[3]
                         net (fo=2, routed)           0.499    11.080    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[3]
    SLICE_X95Y37         LUT6 (Prop_lut6_I4_O)        0.307    11.387 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_14/O
                         net (fo=2, routed)           0.725    12.112    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_3
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.236 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.492    12.728    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_1
    SLICE_X95Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.852 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.852    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_1
    SLICE_X95Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.492 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.492    Pong/pong/sound/DAC/D[7]
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.622    13.387    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[7]/C
                         clock pessimism              0.462    13.849    
                         clock uncertainty           -0.035    13.813    
    SLICE_X95Y40         FDCE (Setup_fdce_C_D)        0.062    13.875    Pong/pong/sound/DAC/ampl_sample_reg[7]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 3.084ns (40.774%)  route 4.480ns (59.226%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 13.387 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.795     5.869    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X95Y34         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDCE (Prop_fdce_C_Q)         0.456     6.325 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/Q
                         net (fo=1, routed)           0.640     6.965    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[6]
    SLICE_X95Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.089 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.503     7.592    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_1
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_5/O
                         net (fo=36, routed)          0.636     8.352    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[0]
    SLICE_X94Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.502 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_32/O
                         net (fo=2, routed)           0.181     8.683    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X94Y34         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_23/O
                         net (fo=2, routed)           0.804     9.815    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X94Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.939    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X94Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.582 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[3]
                         net (fo=2, routed)           0.499    11.080    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[3]
    SLICE_X95Y37         LUT6 (Prop_lut6_I4_O)        0.307    11.387 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_14/O
                         net (fo=2, routed)           0.725    12.112    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_3
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.236 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.492    12.728    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_1
    SLICE_X95Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.852 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.852    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_1
    SLICE_X95Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.432 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.432    Pong/pong/sound/DAC/D[6]
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.622    13.387    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[6]/C
                         clock pessimism              0.462    13.849    
                         clock uncertainty           -0.035    13.813    
    SLICE_X95Y40         FDCE (Setup_fdce_C_D)        0.062    13.875    Pong/pong/sound/DAC/ampl_sample_reg[6]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 3.168ns (42.787%)  route 4.236ns (57.212%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 13.387 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.795     5.869    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X95Y34         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDCE (Prop_fdce_C_Q)         0.456     6.325 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/Q
                         net (fo=1, routed)           0.640     6.965    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[6]
    SLICE_X95Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.089 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.503     7.592    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_1
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_5/O
                         net (fo=36, routed)          0.636     8.352    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[0]
    SLICE_X94Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.502 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_32/O
                         net (fo=2, routed)           0.181     8.683    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X94Y34         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_23/O
                         net (fo=2, routed)           0.804     9.815    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X94Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.939    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X94Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.517 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[2]
                         net (fo=2, routed)           0.573    11.090    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[2]
    SLICE_X94Y39         LUT6 (Prop_lut6_I1_O)        0.301    11.391 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_10/O
                         net (fo=3, routed)           0.299    11.689    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_1
    SLICE_X94Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2/O
                         net (fo=2, routed)           0.600    12.414    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2_n_1
    SLICE_X95Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.538 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6/O
                         net (fo=1, routed)           0.000    12.538    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6_n_1
    SLICE_X95Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.939 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.939    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1_n_1
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.273 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.273    Pong/pong/sound/DAC/D[5]
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.622    13.387    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[5]/C
                         clock pessimism              0.462    13.849    
                         clock uncertainty           -0.035    13.813    
    SLICE_X95Y40         FDCE (Setup_fdce_C_D)        0.062    13.875    Pong/pong/sound/DAC/ampl_sample_reg[5]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 3.057ns (41.917%)  route 4.236ns (58.083%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 13.387 - 8.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.795     5.869    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X95Y34         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDCE (Prop_fdce_C_Q)         0.456     6.325 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/Q
                         net (fo=1, routed)           0.640     6.965    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[6]
    SLICE_X95Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.089 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.503     7.592    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_1
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_5/O
                         net (fo=36, routed)          0.636     8.352    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[0]
    SLICE_X94Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.502 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_32/O
                         net (fo=2, routed)           0.181     8.683    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X94Y34         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_23/O
                         net (fo=2, routed)           0.804     9.815    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X94Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.939    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X94Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.517 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[2]
                         net (fo=2, routed)           0.573    11.090    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[2]
    SLICE_X94Y39         LUT6 (Prop_lut6_I1_O)        0.301    11.391 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_10/O
                         net (fo=3, routed)           0.299    11.689    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_1
    SLICE_X94Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.813 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2/O
                         net (fo=2, routed)           0.600    12.414    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2_n_1
    SLICE_X95Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.538 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6/O
                         net (fo=1, routed)           0.000    12.538    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6_n_1
    SLICE_X95Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.939 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.939    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1_n_1
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.162 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.162    Pong/pong/sound/DAC/D[4]
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.622    13.387    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X95Y40         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[4]/C
                         clock pessimism              0.462    13.849    
                         clock uncertainty           -0.035    13.813    
    SLICE_X95Y40         FDCE (Setup_fdce_C_D)        0.062    13.875    Pong/pong/sound/DAC/ampl_sample_reg[4]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 2.314ns (32.706%)  route 4.761ns (67.293%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 13.321 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.721     5.795    Pong/pong/controller_interface2/clk_i_IBUF_BUFG
    SLICE_X67Y31         FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDCE (Prop_fdce_C_Q)         0.419     6.214 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.704     6.918    Pong/pong/motion/racket_y_pos_o[3]
    SLICE_X66Y31         LUT5 (Prop_lut5_I0_O)        0.299     7.217 f  Pong/pong/motion/FSM_sequential_state[1]_i_74/O
                         net (fo=17, routed)          1.148     8.365    Pong/pong/motion/racket_y_pos2[1]
    SLICE_X68Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.489 f  Pong/pong/motion/FSM_sequential_state[1]_i_80/O
                         net (fo=3, routed)           0.686     9.175    Pong/pong/motion/FSM_sequential_state[1]_i_80_n_1
    SLICE_X68Y32         LUT3 (Prop_lut3_I1_O)        0.152     9.327 r  Pong/pong/motion/FSM_sequential_state[1]_i_48/O
                         net (fo=2, routed)           0.624     9.951    Pong/pong/motion/FSM_sequential_state[1]_i_48_n_1
    SLICE_X66Y33         LUT5 (Prop_lut5_I1_O)        0.352    10.303 r  Pong/pong/motion/FSM_sequential_state[1]_i_16/O
                         net (fo=1, routed)           0.000    10.303    Pong/pong/motion/FSM_sequential_state[1]_i_16_n_1
    SLICE_X66Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.656 r  Pong/pong/motion/FSM_sequential_state_reg[1]_i_7/CO[0]
                         net (fo=2, routed)           0.766    11.422    Pong/pong/motion/collision/geqOp9_in
    SLICE_X73Y36         LUT6 (Prop_lut6_I1_O)        0.367    11.789 r  Pong/pong/motion/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.321    12.111    Pong/pong/motion/ball_x_reg[9]_1
    SLICE_X76Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.235 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.511    12.746    Pong/pong/motion/FSM_sequential_state[2]_i_4_n_1
    SLICE_X77Y36         LUT4 (Prop_lut4_I2_O)        0.124    12.870 r  Pong/pong/motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.870    Pong/pong/collision/FSM_sequential_state_reg[2]_1
    SLICE_X77Y36         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.556    13.321    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X77Y36         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.424    13.745    
                         clock uncertainty           -0.035    13.709    
    SLICE_X77Y36         FDCE (Setup_fdce_C_D)        0.031    13.740    Pong/pong/collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                         -12.870    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.314ns (32.908%)  route 4.718ns (67.092%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 13.321 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.721     5.795    Pong/pong/controller_interface2/clk_i_IBUF_BUFG
    SLICE_X67Y31         FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDCE (Prop_fdce_C_Q)         0.419     6.214 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.704     6.918    Pong/pong/motion/racket_y_pos_o[3]
    SLICE_X66Y31         LUT5 (Prop_lut5_I0_O)        0.299     7.217 f  Pong/pong/motion/FSM_sequential_state[1]_i_74/O
                         net (fo=17, routed)          1.148     8.365    Pong/pong/motion/racket_y_pos2[1]
    SLICE_X68Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.489 f  Pong/pong/motion/FSM_sequential_state[1]_i_80/O
                         net (fo=3, routed)           0.686     9.175    Pong/pong/motion/FSM_sequential_state[1]_i_80_n_1
    SLICE_X68Y32         LUT3 (Prop_lut3_I1_O)        0.152     9.327 r  Pong/pong/motion/FSM_sequential_state[1]_i_48/O
                         net (fo=2, routed)           0.624     9.951    Pong/pong/motion/FSM_sequential_state[1]_i_48_n_1
    SLICE_X66Y33         LUT5 (Prop_lut5_I1_O)        0.352    10.303 r  Pong/pong/motion/FSM_sequential_state[1]_i_16/O
                         net (fo=1, routed)           0.000    10.303    Pong/pong/motion/FSM_sequential_state[1]_i_16_n_1
    SLICE_X66Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.656 r  Pong/pong/motion/FSM_sequential_state_reg[1]_i_7/CO[0]
                         net (fo=2, routed)           0.766    11.422    Pong/pong/motion/collision/geqOp9_in
    SLICE_X73Y36         LUT6 (Prop_lut6_I1_O)        0.367    11.789 r  Pong/pong/motion/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.321    12.111    Pong/pong/motion/ball_x_reg[9]_1
    SLICE_X76Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.235 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.468    12.702    Pong/pong/motion/FSM_sequential_state[2]_i_4_n_1
    SLICE_X76Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.826 r  Pong/pong/motion/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.826    Pong/pong/collision/FSM_sequential_state_reg[1]_2
    SLICE_X76Y36         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.556    13.321    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X76Y36         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.424    13.745    
                         clock uncertainty           -0.035    13.709    
    SLICE_X76Y36         FDCE (Setup_fdce_C_D)        0.029    13.738    Pong/pong/collision/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  0.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Kran/Crane/f_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kran/Crane/f_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  Kran/Crane/f_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  Kran/Crane/f_reg[24]/Q
                         net (fo=2, routed)           0.119     1.932    Kran/Crane/f_reg_n_1_[24]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.092 r  Kran/Crane/f_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.093    Kran/Crane/f_reg[24]_i_1_n_1
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.147 r  Kran/Crane/f_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.000     2.147    Kran/Crane/f0[25]
    SLICE_X63Y50         FDRE                                         r  Kran/Crane/f_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.849     2.191    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  Kran/Crane/f_reg[25]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     2.040    Kran/Crane/f_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Basic/Design/counterA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/counterA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.590     1.676    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y49         FDRE                                         r  Basic/Design/counterA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.840 r  Basic/Design/counterA_reg[15]/Q
                         net (fo=2, routed)           0.149     1.989    Basic/Design/counterA_reg[15]
    SLICE_X82Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  Basic/Design/counterA[12]_i_2/O
                         net (fo=1, routed)           0.000     2.034    Basic/Design/counterA[12]_i_2_n_1
    SLICE_X82Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.143 r  Basic/Design/counterA_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.144    Basic/Design/counterA_reg[12]_i_1_n_1
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.197 r  Basic/Design/counterA_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.197    Basic/Design/counterA_reg[16]_i_1_n_8
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.853     2.195    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[16]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X82Y50         FDRE (Hold_fdre_C_D)         0.134     2.073    Basic/Design/counterA_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Basic/Design/counterA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/counterA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.590     1.676    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y49         FDRE                                         r  Basic/Design/counterA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.840 r  Basic/Design/counterA_reg[15]/Q
                         net (fo=2, routed)           0.149     1.989    Basic/Design/counterA_reg[15]
    SLICE_X82Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  Basic/Design/counterA[12]_i_2/O
                         net (fo=1, routed)           0.000     2.034    Basic/Design/counterA[12]_i_2_n_1
    SLICE_X82Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.143 r  Basic/Design/counterA_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.144    Basic/Design/counterA_reg[12]_i_1_n_1
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.210 r  Basic/Design/counterA_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.210    Basic/Design/counterA_reg[16]_i_1_n_6
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.853     2.195    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[18]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X82Y50         FDRE (Hold_fdre_C_D)         0.134     2.073    Basic/Design/counterA_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Kran/Crane/f_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kran/Crane/f_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  Kran/Crane/f_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  Kran/Crane/f_reg[24]/Q
                         net (fo=2, routed)           0.119     1.932    Kran/Crane/f_reg_n_1_[24]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.092 r  Kran/Crane/f_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.093    Kran/Crane/f_reg[24]_i_1_n_1
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.183 r  Kran/Crane/f_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.183    Kran/Crane/f0[26]
    SLICE_X63Y50         FDRE                                         r  Kran/Crane/f_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.849     2.191    Kran/Crane/clk_i_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  Kran/Crane/f_reg[26]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     2.040    Kran/Crane/f_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.588     1.674    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X83Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y42         FDCE (Prop_fdce_C_Q)         0.141     1.815 r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[0]/Q
                         net (fo=7, routed)           0.110     1.925    Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]_0[0]
    SLICE_X82Y42         LUT5 (Prop_lut5_I1_O)        0.048     1.973 r  Pong/pong/score_display_inst/Spielstandcounter/points_2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.973    Pong/pong/score_display_inst/Spielstandcounter/p_0_in[4]
    SLICE_X82Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.857     2.199    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X82Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]/C
                         clock pessimism             -0.512     1.687    
    SLICE_X82Y42         FDCE (Hold_fdce_C_D)         0.133     1.820    Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X84Y28         FDPE                                         r  Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 r  Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/Q
                         net (fo=8, routed)           0.076     1.882    Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]
    SLICE_X85Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.927    Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/p_0_in__1[5]
    SLICE_X85Y28         FDCE                                         r  Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.846     2.188    Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X85Y28         FDCE                                         r  Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/C
                         clock pessimism             -0.510     1.678    
    SLICE_X85Y28         FDCE (Hold_fdce_C_D)         0.092     1.770    Pong/pong/sound/Melody_out/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Basic/Design/counterA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/counterA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.590     1.676    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y49         FDRE                                         r  Basic/Design/counterA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.840 r  Basic/Design/counterA_reg[15]/Q
                         net (fo=2, routed)           0.149     1.989    Basic/Design/counterA_reg[15]
    SLICE_X82Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  Basic/Design/counterA[12]_i_2/O
                         net (fo=1, routed)           0.000     2.034    Basic/Design/counterA[12]_i_2_n_1
    SLICE_X82Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.143 r  Basic/Design/counterA_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.144    Basic/Design/counterA_reg[12]_i_1_n_1
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.233 r  Basic/Design/counterA_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.233    Basic/Design/counterA_reg[16]_i_1_n_7
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.853     2.195    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[17]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X82Y50         FDRE (Hold_fdre_C_D)         0.134     2.073    Basic/Design/counterA_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Basic/Design/counterA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/counterA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.590     1.676    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y49         FDRE                                         r  Basic/Design/counterA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.840 r  Basic/Design/counterA_reg[15]/Q
                         net (fo=2, routed)           0.149     1.989    Basic/Design/counterA_reg[15]
    SLICE_X82Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  Basic/Design/counterA[12]_i_2/O
                         net (fo=1, routed)           0.000     2.034    Basic/Design/counterA[12]_i_2_n_1
    SLICE_X82Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.143 r  Basic/Design/counterA_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.144    Basic/Design/counterA_reg[12]_i_1_n_1
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.235 r  Basic/Design/counterA_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.235    Basic/Design/counterA_reg[16]_i_1_n_5
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.853     2.195    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y50         FDRE                                         r  Basic/Design/counterA_reg[19]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X82Y50         FDRE (Hold_fdre_C_D)         0.134     2.073    Basic/Design/counterA_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/controller_interface2/deb_rot_enc1/clk_i_IBUF_BUFG
    SLICE_X57Y36         FDCE                                         r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDCE (Prop_fdce_C_Q)         0.141     1.806 r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C/Q
                         net (fo=2, routed)           0.111     1.917    Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C_n_1
    SLICE_X58Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.962 r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_C_i_1__3/O
                         net (fo=2, routed)           0.000     1.962    Pong/pong/controller_interface2/deb_rot_enc1/x_o_C_i_1__3_n_1
    SLICE_X58Y36         FDPE                                         r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.847     2.189    Pong/pong/controller_interface2/deb_rot_enc1/clk_i_IBUF_BUFG
    SLICE_X58Y36         FDPE                                         r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P/C
                         clock pessimism             -0.509     1.680    
    SLICE_X58Y36         FDPE (Hold_fdpe_C_D)         0.120     1.800    Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Basic/Design/counterA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/counterA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.590     1.676    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y49         FDRE                                         r  Basic/Design/counterA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.840 r  Basic/Design/counterA_reg[15]/Q
                         net (fo=2, routed)           0.149     1.989    Basic/Design/counterA_reg[15]
    SLICE_X82Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  Basic/Design/counterA[12]_i_2/O
                         net (fo=1, routed)           0.000     2.034    Basic/Design/counterA[12]_i_2_n_1
    SLICE_X82Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.143 r  Basic/Design/counterA_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.144    Basic/Design/counterA_reg[12]_i_1_n_1
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.184 r  Basic/Design/counterA_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.184    Basic/Design/counterA_reg[16]_i_1_n_1
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.237 r  Basic/Design/counterA_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.237    Basic/Design/counterA_reg[20]_i_1_n_8
    SLICE_X82Y51         FDRE                                         r  Basic/Design/counterA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.853     2.195    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X82Y51         FDRE                                         r  Basic/Design/counterA_reg[20]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X82Y51         FDRE (Hold_fdre_C_D)         0.134     2.073    Basic/Design/counterA_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y51    Basic/Design/clk_ena_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X84Y51    Basic/Design/color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X84Y51    Basic/Design/color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X84Y51    Basic/Design/color_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X83Y51    Basic/Design/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X84Y50    Basic/Design/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X84Y50    Basic/Design/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y44    Kran/Crane/f_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y44    Kran/Crane/f_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y51    Basic/Design/clk_ena_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y51    Basic/Design/color_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y51    Basic/Design/color_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y51    Basic/Design/color_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y51    Basic/Design/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y50    Basic/Design/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y50    Basic/Design/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y44    Kran/Crane/f_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y44    Kran/Crane/f_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y44    Kran/Crane/f_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y51    Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y51    Basic/Design/color_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y51    Basic/Design/color_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y51    Basic/Design/color_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y51    Basic/Design/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y50    Basic/Design/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y50    Basic/Design/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y44    Kran/Crane/f_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y44    Kran/Crane/f_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y44    Kran/Crane/f_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.766ns (18.609%)  route 3.350ns (81.391%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.838     9.920    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X82Y44         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.562    13.327    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X82Y44         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[0]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X82Y44         FDCE (Recov_fdce_C_CLR)     -0.319    13.396    Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.766ns (19.263%)  route 3.211ns (80.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.699     9.780    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X82Y43         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.562    13.327    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X82Y43         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[2]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X82Y43         FDCE (Recov_fdce_C_CLR)     -0.361    13.354    Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.766ns (19.263%)  route 3.211ns (80.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.699     9.780    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X82Y43         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.562    13.327    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X82Y43         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[4]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X82Y43         FDCE (Recov_fdce_C_CLR)     -0.361    13.354    Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.766ns (19.263%)  route 3.211ns (80.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.699     9.780    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X82Y43         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.562    13.327    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X82Y43         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[1]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X82Y43         FDCE (Recov_fdce_C_CLR)     -0.319    13.396    Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.766ns (19.263%)  route 3.211ns (80.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.699     9.780    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X82Y43         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.562    13.327    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X82Y43         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[3]/C
                         clock pessimism              0.424    13.751    
                         clock uncertainty           -0.035    13.715    
    SLICE_X82Y43         FDCE (Recov_fdce_C_CLR)     -0.319    13.396    Pong/pong/score_display_inst/Spielstandcounter/points_1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.766ns (19.968%)  route 3.070ns (80.032%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.558     9.640    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X83Y42         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.561    13.326    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X83Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[0]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.309    Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.766ns (19.968%)  route 3.070ns (80.032%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.558     9.640    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X83Y42         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.561    13.326    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X83Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[1]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.309    Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.766ns (19.968%)  route 3.070ns (80.032%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.558     9.640    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X83Y42         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.561    13.326    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X83Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[2]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.309    Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.766ns (19.968%)  route 3.070ns (80.032%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.558     9.640    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X83Y42         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.561    13.326    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X83Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[3]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.309    Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.766ns (19.968%)  route 3.070ns (80.032%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.730     5.804    Pong/pong/controller_interface1/deb_push_but/clk_i_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.518     6.322 r  Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/Q
                         net (fo=2, routed)           0.949     7.271    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_n_1
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.395 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_4/O
                         net (fo=6, routed)           1.563     8.958    Pong/pong/controller_interface1/deb_push_but/x_o_reg_C_0
    SLICE_X83Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.082 f  Pong/pong/controller_interface1/deb_push_but/game_over_o_i_2/O
                         net (fo=11, routed)          0.558     9.640    Pong/pong/score_display_inst/Spielstandcounter/AR[0]
    SLICE_X82Y42         FDCE                                         f  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.561    13.326    Pong/pong/score_display_inst/Spielstandcounter/clk_i_IBUF_BUFG
    SLICE_X82Y42         FDCE                                         r  Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X82Y42         FDCE (Recov_fdce_C_CLR)     -0.319    13.395    Pong/pong/score_display_inst/Spielstandcounter/points_2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.622%)  route 0.369ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.369     2.183    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X93Y35         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.877     2.219    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X93Y35         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[1]/C
                         clock pessimism             -0.489     1.730    
    SLICE_X93Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.622%)  route 0.369ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.369     2.183    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X93Y35         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.877     2.219    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X93Y35         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[2]/C
                         clock pessimism             -0.489     1.730    
    SLICE_X93Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.209%)  route 0.441ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.441     2.255    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X92Y34         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.876     2.218    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X92Y34         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[1]/C
                         clock pessimism             -0.489     1.729    
    SLICE_X92Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.209%)  route 0.441ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.441     2.255    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X92Y34         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.876     2.218    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X92Y34         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]/C
                         clock pessimism             -0.489     1.729    
    SLICE_X92Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.209%)  route 0.441ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.441     2.255    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X92Y34         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.876     2.218    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X92Y34         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]/C
                         clock pessimism             -0.489     1.729    
    SLICE_X92Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.209%)  route 0.441ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.441     2.255    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X92Y34         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.876     2.218    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X92Y34         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]/C
                         clock pessimism             -0.489     1.729    
    SLICE_X92Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.662    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.551%)  route 0.458ns (76.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.458     2.271    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X94Y35         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.878     2.220    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X94Y35         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]/C
                         clock pessimism             -0.489     1.731    
    SLICE_X94Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.664    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.209%)  route 0.441ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.441     2.255    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X93Y34         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.876     2.218    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X93Y34         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]/C
                         clock pessimism             -0.489     1.729    
    SLICE_X93Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.637    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.209%)  route 0.441ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.441     2.255    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X93Y34         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.876     2.218    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X93Y34         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[4]/C
                         clock pessimism             -0.489     1.729    
    SLICE_X93Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.637    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.209%)  route 0.441ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.586     1.672    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X87Y36         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.813 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.441     2.255    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X93Y34         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.876     2.218    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X93Y34         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[5]/C
                         clock pessimism             -0.489     1.729    
    SLICE_X93Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.637    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.617    





