Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 20 18:36:20 2019
| Host         : PortatilCarmen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AND_LG_timing_summary_routed.rpt -pb AND_LG_timing_summary_routed.pb -rpx AND_LG_timing_summary_routed.rpx -warn_on_violation
| Design       : AND_LG
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 147 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.454        0.000                      0                  287        0.085        0.000                      0                  287        3.000        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_aux    {0.000 5.269}      10.537          94.902          
  clkfbout_clk_aux    {0.000 15.000}     30.000          33.333          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_aux_1  {0.000 5.269}      10.537          94.902          
  clkfbout_clk_aux_1  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_aux          0.454        0.000                      0                  287        0.187        0.000                      0                  287        4.769        0.000                       0                   148  
  clkfbout_clk_aux                                                                                                                                                     27.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_aux_1        0.456        0.000                      0                  287        0.187        0.000                      0                  287        4.769        0.000                       0                   148  
  clkfbout_clk_aux_1                                                                                                                                                   27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_aux_1  clk_out1_clk_aux          0.454        0.000                      0                  287        0.085        0.000                      0                  287  
clk_out1_clk_aux    clk_out1_clk_aux_1        0.454        0.000                      0                  287        0.085        0.000                      0                  287  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_aux
  To Clock:  clk_out1_clk_aux

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 2.812ns (28.207%)  route 7.157ns (71.793%))
  Logic Levels:           19  (LUT1=1 LUT3=17 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.300     8.672    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.796 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.151     8.947    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.071 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.071    A/gen_stage_mux[1].MUX_X_n_0
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.031     9.525    A/d_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 2.745ns (27.374%)  route 7.283ns (72.626%))
  Logic Levels:           18  (LUT3=17 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.511     8.458    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  A/e_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.426     9.008    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.119     9.127 r  A/e_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.127    A/e_reg[0][18]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.118     9.615    A/e_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 3.132ns (31.536%)  route 6.800ns (68.464%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.452     8.634    A/RCA_N4N1_0/carry_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.758 r  A/acc_reg[19]_i_2/O
                         net (fo=1, routed)           0.151     8.909    A/CSA_FINAL/RCA_N4N1_0/FA3/carry_2_13
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.033 r  A/CSA_FINAL/RCA_N4N1_0/FA3/acc_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.033    A/CSA_FINAL_n_0
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.101     9.574    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031     9.605    A/acc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.688ns (27.715%)  route 7.011ns (72.285%))
  Logic Levels:           18  (LUT1=1 LUT3=16 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.305     8.677    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.801 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.801    A/gen_stage_mux[1].MUX_X_n_1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.032     9.526    A/d_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.590ns (26.691%)  route 7.114ns (73.309%))
  Logic Levels:           17  (LUT1=1 LUT3=15 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.735     8.656    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.150     8.806 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.000     8.806    A/gen_stage_mux[1].MUX_X_n_2
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.075     9.569    A/d_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.626ns (27.210%)  route 7.025ns (72.790%))
  Logic Levels:           17  (LUT3=16 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.679     8.626    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.750 r  A/e_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.750    A/e_reg[0][17]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.079     9.576    A/e_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.008ns (31.599%)  route 6.511ns (68.401%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.315     8.497    A/CSA_FINAL/RCA_N4N1_0/FA2/carry_1_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.621 r  A/CSA_FINAL/RCA_N4N1_0/FA2/acc_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.621    A/CSA_FINAL_n_1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.101     9.574    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.029     9.603    A/acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.502ns (27.390%)  route 6.633ns (72.610%))
  Logic Levels:           16  (LUT3=15 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.458     7.251    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.375 r  A/e_reg[0][16]_i_2_replica/O
                         net (fo=1, routed)           0.403     7.778    A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.902 r  A/e_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.332     8.234    A/e_reg[0][16]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)       -0.016     9.481    A/e_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 2.884ns (31.762%)  route 6.196ns (68.238%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 9.114 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/CSA_FINAL/RCA_N4N1_0/FA1/carry_0_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/CSA_FINAL/RCA_N4N1_0/FA1/acc_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.181    A/CSA_FINAL_n_2
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.597     9.114    A/clk_out1
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/C
                         clock pessimism              0.559     9.673    
                         clock uncertainty           -0.101     9.572    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.029     9.601    A/acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.440ns (27.163%)  route 6.543ns (72.837%))
  Logic Levels:           16  (LUT1=1 LUT3=14 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.313     7.404    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.528 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2_replica/O
                         net (fo=1, routed)           0.433     7.961    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2_repN
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.085 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_1/O
                         net (fo=1, routed)           0.000     8.085    A/gen_stage_mux[1].MUX_X_n_3
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.523    A/d_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  A/acc_reg_reg[7]/Q
                         net (fo=8, routed)           0.134    -0.291    A/p_4_in[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  A/output[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    output_reg__0[3]
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    clk_out1
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120    -0.432    output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 A/s_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/s_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/s_reg_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.372    A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/Q[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.098    -0.274 r  A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/acc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    A/CSA_FINAL_n_14
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X8Y84          FDCE (Hold_fdce_C_D)         0.120    -0.473    A/acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][13]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[13]
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y85          FDCE (Hold_fdce_C_D)         0.072    -0.485    A/s_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 A/s_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/s_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.128    -0.437 r  A/s_reg_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.368    A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/Q[0]
    SLICE_X7Y84          LUT3 (Prop_lut3_I1_O)        0.099    -0.269 r  A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/acc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    A/CSA_FINAL_n_11
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/C
                         clock pessimism              0.240    -0.565    
    SLICE_X7Y84          FDCE (Hold_fdce_C_D)         0.092    -0.473    A/acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[12]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.059    -0.500    A/s_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  A/e_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.120    -0.346    A/e_reg_reg[0]__0[15]
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDCE (Hold_fdce_C_D)         0.025    -0.568    A/s_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][14]/Q
                         net (fo=1, routed)           0.175    -0.278    A/e_reg_reg[0]__0[14]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.052    -0.507    A/s_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 A/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.155%)  route 0.163ns (43.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.575    -0.589    A/clk_out1
    SLICE_X12Y94         FDCE                                         r  A/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  A/count_reg_reg[1]/Q
                         net (fo=3, routed)           0.163    -0.262    A/count_reg[1]
    SLICE_X12Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.217 r  A/finish_i_1/O
                         net (fo=1, routed)           0.000    -0.217    finish_reg__0
    SLICE_X12Y95         FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.846    -0.827    clk_out1
    SLICE_X12Y95         FDRE                                         r  finish_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.120    -0.453    finish_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  A/acc_reg_reg[1]/Q
                         net (fo=2, routed)           0.149    -0.280    A/CSA_FINAL/RCA_03_0/FA1/acc_reg_reg[1][0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  A/CSA_FINAL/RCA_03_0/FA1/acc_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    A/CSA_FINAL_n_18
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y86          FDCE (Hold_fdce_C_D)         0.121    -0.472    A/acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.918%)  route 0.117ns (44.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/e_reg_reg[0][18]/Q
                         net (fo=1, routed)           0.117    -0.329    A/e_reg_reg[0]__0[18]
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.010    -0.569    A/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_aux
Waveform(ns):       { 0.000 5.269 }
Period(ns):         10.537
Sources:            { clk_94_9/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.537      8.382      BUFGCTRL_X0Y16   clk_94_9/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.537      8.383      DSP48_X0Y33      A/gen_stage_mux[2].MUX_X/p_trans/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.537      9.288      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.537      9.537      SLICE_X9Y87      A/c_reg_reg[0][0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y87     A/gen_stage_mux[1].MUX_X/psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y87     A/gen_stage_mux[1].MUX_X/psdsp_1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X10Y87     A/gen_stage_mux[1].MUX_X/psdsp_12/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X9Y83      A/gen_stage_mux[1].MUX_X/psdsp_13/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.537      202.823    MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X9Y83      A/gen_stage_mux[1].MUX_X/psdsp_13/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y83      A/s_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y83      A/s_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y84      A/s_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y84      A/s_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y83      A/s_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X7Y84      A/s_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X5Y84      A/acc_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X5Y84      A/acc_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X4Y84      A/acc_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X11Y86     A/gen_stage_mux[1].MUX_X/psdsp_8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X9Y85      A/s_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X9Y85      A/s_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X11Y85     A/s_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X10Y85     A/s_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X11Y85     A/s_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X10Y84     A/s_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_aux
  To Clock:  clkfbout_clk_aux

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_aux
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_94_9/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17   clk_94_9/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_aux_1
  To Clock:  clk_out1_clk_aux_1

Setup :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 2.812ns (28.207%)  route 7.157ns (71.793%))
  Logic Levels:           19  (LUT1=1 LUT3=17 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.300     8.672    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.796 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.151     8.947    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.071 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.071    A/gen_stage_mux[1].MUX_X_n_0
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.099     9.497    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.031     9.528    A/d_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 2.745ns (27.374%)  route 7.283ns (72.626%))
  Logic Levels:           18  (LUT3=17 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.511     8.458    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  A/e_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.426     9.008    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.119     9.127 r  A/e_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.127    A/e_reg[0][18]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.099     9.500    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.118     9.618    A/e_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 3.132ns (31.536%)  route 6.800ns (68.464%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.452     8.634    A/RCA_N4N1_0/carry_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.758 r  A/acc_reg[19]_i_2/O
                         net (fo=1, routed)           0.151     8.909    A/CSA_FINAL/RCA_N4N1_0/FA3/carry_2_13
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.033 r  A/CSA_FINAL/RCA_N4N1_0/FA3/acc_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.033    A/CSA_FINAL_n_0
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.099     9.577    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031     9.608    A/acc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.688ns (27.715%)  route 7.011ns (72.285%))
  Logic Levels:           18  (LUT1=1 LUT3=16 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.305     8.677    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.801 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.801    A/gen_stage_mux[1].MUX_X_n_1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.099     9.497    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.032     9.529    A/d_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.590ns (26.691%)  route 7.114ns (73.309%))
  Logic Levels:           17  (LUT1=1 LUT3=15 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.735     8.656    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.150     8.806 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.000     8.806    A/gen_stage_mux[1].MUX_X_n_2
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.099     9.497    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.075     9.572    A/d_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.626ns (27.210%)  route 7.025ns (72.790%))
  Logic Levels:           17  (LUT3=16 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.679     8.626    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.750 r  A/e_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.750    A/e_reg[0][17]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.099     9.500    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.079     9.579    A/e_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.008ns (31.599%)  route 6.511ns (68.401%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.315     8.497    A/CSA_FINAL/RCA_N4N1_0/FA2/carry_1_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.621 r  A/CSA_FINAL/RCA_N4N1_0/FA2/acc_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.621    A/CSA_FINAL_n_1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.099     9.577    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.029     9.606    A/acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.502ns (27.390%)  route 6.633ns (72.610%))
  Logic Levels:           16  (LUT3=15 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.458     7.251    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.375 r  A/e_reg[0][16]_i_2_replica/O
                         net (fo=1, routed)           0.403     7.778    A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.902 r  A/e_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.332     8.234    A/e_reg[0][16]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.099     9.500    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)       -0.016     9.484    A/e_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 2.884ns (31.762%)  route 6.196ns (68.238%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 9.114 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/CSA_FINAL/RCA_N4N1_0/FA1/carry_0_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/CSA_FINAL/RCA_N4N1_0/FA1/acc_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.181    A/CSA_FINAL_n_2
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.597     9.114    A/clk_out1
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/C
                         clock pessimism              0.559     9.673    
                         clock uncertainty           -0.099     9.575    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.029     9.604    A/acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.440ns (27.163%)  route 6.543ns (72.837%))
  Logic Levels:           16  (LUT1=1 LUT3=14 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.313     7.404    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.528 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2_replica/O
                         net (fo=1, routed)           0.433     7.961    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2_repN
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.085 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_1/O
                         net (fo=1, routed)           0.000     8.085    A/gen_stage_mux[1].MUX_X_n_3
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.099     9.497    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.526    A/d_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  A/acc_reg_reg[7]/Q
                         net (fo=8, routed)           0.134    -0.291    A/p_4_in[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  A/output[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    output_reg__0[3]
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    clk_out1
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120    -0.432    output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 A/s_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/s_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/s_reg_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.372    A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/Q[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.098    -0.274 r  A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/acc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    A/CSA_FINAL_n_14
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X8Y84          FDCE (Hold_fdce_C_D)         0.120    -0.473    A/acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][13]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[13]
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y85          FDCE (Hold_fdce_C_D)         0.072    -0.485    A/s_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 A/s_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/s_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.128    -0.437 r  A/s_reg_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.368    A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/Q[0]
    SLICE_X7Y84          LUT3 (Prop_lut3_I1_O)        0.099    -0.269 r  A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/acc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    A/CSA_FINAL_n_11
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/C
                         clock pessimism              0.240    -0.565    
    SLICE_X7Y84          FDCE (Hold_fdce_C_D)         0.092    -0.473    A/acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[12]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.059    -0.500    A/s_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  A/e_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.120    -0.346    A/e_reg_reg[0]__0[15]
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDCE (Hold_fdce_C_D)         0.025    -0.568    A/s_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][14]/Q
                         net (fo=1, routed)           0.175    -0.278    A/e_reg_reg[0]__0[14]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.052    -0.507    A/s_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 A/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.155%)  route 0.163ns (43.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.575    -0.589    A/clk_out1
    SLICE_X12Y94         FDCE                                         r  A/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  A/count_reg_reg[1]/Q
                         net (fo=3, routed)           0.163    -0.262    A/count_reg[1]
    SLICE_X12Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.217 r  A/finish_i_1/O
                         net (fo=1, routed)           0.000    -0.217    finish_reg__0
    SLICE_X12Y95         FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.846    -0.827    clk_out1
    SLICE_X12Y95         FDRE                                         r  finish_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.120    -0.453    finish_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  A/acc_reg_reg[1]/Q
                         net (fo=2, routed)           0.149    -0.280    A/CSA_FINAL/RCA_03_0/FA1/acc_reg_reg[1][0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  A/CSA_FINAL/RCA_03_0/FA1/acc_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    A/CSA_FINAL_n_18
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y86          FDCE (Hold_fdce_C_D)         0.121    -0.472    A/acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.918%)  route 0.117ns (44.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/e_reg_reg[0][18]/Q
                         net (fo=1, routed)           0.117    -0.329    A/e_reg_reg[0]__0[18]
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.010    -0.569    A/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_aux_1
Waveform(ns):       { 0.000 5.269 }
Period(ns):         10.537
Sources:            { clk_94_9/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.537      8.382      BUFGCTRL_X0Y16   clk_94_9/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.537      8.383      DSP48_X0Y33      A/gen_stage_mux[2].MUX_X/p_trans/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.537      9.288      MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.537      9.537      SLICE_X9Y87      A/c_reg_reg[0][0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y87     A/gen_stage_mux[1].MUX_X/psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y87     A/gen_stage_mux[1].MUX_X/psdsp_1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X10Y87     A/gen_stage_mux[1].MUX_X/psdsp_12/C
Min Period        n/a     FDRE/C              n/a            1.000         10.537      9.537      SLICE_X9Y83      A/gen_stage_mux[1].MUX_X/psdsp_13/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.537      202.823    MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X9Y83      A/gen_stage_mux[1].MUX_X/psdsp_13/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y83      A/s_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y83      A/s_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y84      A/s_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y84      A/s_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X8Y83      A/s_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X7Y84      A/s_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X5Y84      A/acc_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X5Y84      A/acc_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X4Y84      A/acc_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X13Y86     A/gen_stage_mux[1].MUX_X/psdsp_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.269       4.769      SLICE_X11Y86     A/gen_stage_mux[1].MUX_X/psdsp_8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X9Y85      A/s_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X9Y85      A/s_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X11Y85     A/s_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X10Y85     A/s_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X11Y85     A/s_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.269       4.769      SLICE_X10Y84     A/s_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_aux_1
  To Clock:  clkfbout_clk_aux_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_aux_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_94_9/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17   clk_94_9/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y2  clk_94_9/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_aux_1
  To Clock:  clk_out1_clk_aux

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 2.812ns (28.207%)  route 7.157ns (71.793%))
  Logic Levels:           19  (LUT1=1 LUT3=17 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.300     8.672    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.796 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.151     8.947    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.071 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.071    A/gen_stage_mux[1].MUX_X_n_0
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.031     9.525    A/d_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 2.745ns (27.374%)  route 7.283ns (72.626%))
  Logic Levels:           18  (LUT3=17 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.511     8.458    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  A/e_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.426     9.008    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.119     9.127 r  A/e_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.127    A/e_reg[0][18]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.118     9.615    A/e_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 3.132ns (31.536%)  route 6.800ns (68.464%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.452     8.634    A/RCA_N4N1_0/carry_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.758 r  A/acc_reg[19]_i_2/O
                         net (fo=1, routed)           0.151     8.909    A/CSA_FINAL/RCA_N4N1_0/FA3/carry_2_13
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.033 r  A/CSA_FINAL/RCA_N4N1_0/FA3/acc_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.033    A/CSA_FINAL_n_0
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.101     9.574    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031     9.605    A/acc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.688ns (27.715%)  route 7.011ns (72.285%))
  Logic Levels:           18  (LUT1=1 LUT3=16 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.305     8.677    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.801 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.801    A/gen_stage_mux[1].MUX_X_n_1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.032     9.526    A/d_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.590ns (26.691%)  route 7.114ns (73.309%))
  Logic Levels:           17  (LUT1=1 LUT3=15 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.735     8.656    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.150     8.806 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.000     8.806    A/gen_stage_mux[1].MUX_X_n_2
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.075     9.569    A/d_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.626ns (27.210%)  route 7.025ns (72.790%))
  Logic Levels:           17  (LUT3=16 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.679     8.626    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.750 r  A/e_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.750    A/e_reg[0][17]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.079     9.576    A/e_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.008ns (31.599%)  route 6.511ns (68.401%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.315     8.497    A/CSA_FINAL/RCA_N4N1_0/FA2/carry_1_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.621 r  A/CSA_FINAL/RCA_N4N1_0/FA2/acc_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.621    A/CSA_FINAL_n_1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.101     9.574    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.029     9.603    A/acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.502ns (27.390%)  route 6.633ns (72.610%))
  Logic Levels:           16  (LUT3=15 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.458     7.251    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.375 r  A/e_reg[0][16]_i_2_replica/O
                         net (fo=1, routed)           0.403     7.778    A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.902 r  A/e_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.332     8.234    A/e_reg[0][16]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)       -0.016     9.481    A/e_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 2.884ns (31.762%)  route 6.196ns (68.238%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 9.114 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/CSA_FINAL/RCA_N4N1_0/FA1/carry_0_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/CSA_FINAL/RCA_N4N1_0/FA1/acc_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.181    A/CSA_FINAL_n_2
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.597     9.114    A/clk_out1
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/C
                         clock pessimism              0.559     9.673    
                         clock uncertainty           -0.101     9.572    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.029     9.601    A/acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux rise@10.537ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.440ns (27.163%)  route 6.543ns (72.837%))
  Logic Levels:           16  (LUT1=1 LUT3=14 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.313     7.404    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.528 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2_replica/O
                         net (fo=1, routed)           0.433     7.961    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2_repN
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.085 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_1/O
                         net (fo=1, routed)           0.000     8.085    A/gen_stage_mux[1].MUX_X_n_3
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.523    A/d_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  A/acc_reg_reg[7]/Q
                         net (fo=8, routed)           0.134    -0.291    A/p_4_in[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  A/output[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    output_reg__0[3]
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    clk_out1
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.101    -0.451    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120    -0.331    output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 A/s_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/s_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/s_reg_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.372    A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/Q[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.098    -0.274 r  A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/acc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    A/CSA_FINAL_n_14
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.101    -0.492    
    SLICE_X8Y84          FDCE (Hold_fdce_C_D)         0.120    -0.372    A/acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][13]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[13]
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.101    -0.456    
    SLICE_X9Y85          FDCE (Hold_fdce_C_D)         0.072    -0.384    A/s_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 A/s_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/s_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.128    -0.437 r  A/s_reg_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.368    A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/Q[0]
    SLICE_X7Y84          LUT3 (Prop_lut3_I1_O)        0.099    -0.269 r  A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/acc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    A/CSA_FINAL_n_11
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/C
                         clock pessimism              0.240    -0.565    
                         clock uncertainty            0.101    -0.464    
    SLICE_X7Y84          FDCE (Hold_fdce_C_D)         0.092    -0.372    A/acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[12]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.101    -0.458    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.059    -0.399    A/s_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  A/e_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.120    -0.346    A/e_reg_reg[0]__0[15]
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.101    -0.492    
    SLICE_X11Y85         FDCE (Hold_fdce_C_D)         0.025    -0.467    A/s_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][14]/Q
                         net (fo=1, routed)           0.175    -0.278    A/e_reg_reg[0]__0[14]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.101    -0.458    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.052    -0.406    A/s_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 A/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.155%)  route 0.163ns (43.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.575    -0.589    A/clk_out1
    SLICE_X12Y94         FDCE                                         r  A/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  A/count_reg_reg[1]/Q
                         net (fo=3, routed)           0.163    -0.262    A/count_reg[1]
    SLICE_X12Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.217 r  A/finish_i_1/O
                         net (fo=1, routed)           0.000    -0.217    finish_reg__0
    SLICE_X12Y95         FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.846    -0.827    clk_out1
    SLICE_X12Y95         FDRE                                         r  finish_reg/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.101    -0.472    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.120    -0.352    finish_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  A/acc_reg_reg[1]/Q
                         net (fo=2, routed)           0.149    -0.280    A/CSA_FINAL/RCA_03_0/FA1/acc_reg_reg[1][0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  A/CSA_FINAL/RCA_03_0/FA1/acc_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    A/CSA_FINAL_n_18
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.101    -0.492    
    SLICE_X8Y86          FDCE (Hold_fdce_C_D)         0.121    -0.371    A/acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux rise@0.000ns - clk_out1_clk_aux_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.918%)  route 0.117ns (44.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/e_reg_reg[0][18]/Q
                         net (fo=1, routed)           0.117    -0.329    A/e_reg_reg[0]__0[18]
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.101    -0.478    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.010    -0.468    A/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_aux
  To Clock:  clk_out1_clk_aux_1

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 2.812ns (28.207%)  route 7.157ns (71.793%))
  Logic Levels:           19  (LUT1=1 LUT3=17 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.300     8.672    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.796 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.151     8.947    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     9.071 r  A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.071    A/gen_stage_mux[1].MUX_X_n_0
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][18]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.031     9.525    A/d_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 2.745ns (27.374%)  route 7.283ns (72.626%))
  Logic Levels:           18  (LUT3=17 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.511     8.458    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  A/e_reg[0][18]_i_2/O
                         net (fo=1, routed)           0.426     9.008    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.119     9.127 r  A/e_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     9.127    A/e_reg[0][18]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.118     9.615    A/e_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 3.132ns (31.536%)  route 6.800ns (68.464%))
  Logic Levels:           20  (LUT2=1 LUT3=19)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.452     8.634    A/RCA_N4N1_0/carry_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.758 r  A/acc_reg[19]_i_2/O
                         net (fo=1, routed)           0.151     8.909    A/CSA_FINAL/RCA_N4N1_0/FA3/carry_2_13
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.033 r  A/CSA_FINAL/RCA_N4N1_0/FA3/acc_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.033    A/CSA_FINAL_n_0
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[19]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.101     9.574    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031     9.605    A/acc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.688ns (27.715%)  route 7.011ns (72.285%))
  Logic Levels:           18  (LUT1=1 LUT3=16 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.327     8.248    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.305     8.677    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.801 r  A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.801    A/gen_stage_mux[1].MUX_X_n_1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][17]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.032     9.526    A/d_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.590ns (26.691%)  route 7.114ns (73.309%))
  Logic Levels:           17  (LUT1=1 LUT3=15 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.174     7.265    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.407     7.797    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X15Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.921 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
                         net (fo=2, routed)           0.735     8.656    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.150     8.806 r  A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.000     8.806    A/gen_stage_mux[1].MUX_X_n_2
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y86         FDCE                                         r  A/d_reg_reg[0][16]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.075     9.569    A/d_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.626ns (27.210%)  route 7.025ns (72.790%))
  Logic Levels:           17  (LUT3=16 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.454     7.247    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.371 r  A/e_reg[0][16]_i_2/O
                         net (fo=1, routed)           0.452     7.823    A/gen_stage_sum_2[0].SUM_X/carry_0_3
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.947 r  A/e_reg[0][17]_i_2/O
                         net (fo=2, routed)           0.679     8.626    A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.750 r  A/e_reg[0][17]_i_1/O
                         net (fo=1, routed)           0.000     8.750    A/e_reg[0][17]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][17]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)        0.079     9.576    A/e_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 3.008ns (31.599%)  route 6.511ns (68.401%))
  Logic Levels:           19  (LUT2=1 LUT3=18)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 9.116 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/RCA_N4N1_0/carry_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/acc_reg[18]_i_2/O
                         net (fo=2, routed)           0.315     8.497    A/CSA_FINAL/RCA_N4N1_0/FA2/carry_1_1
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.621 r  A/CSA_FINAL/RCA_N4N1_0/FA2/acc_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.621    A/CSA_FINAL_n_1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.599     9.116    A/clk_out1
    SLICE_X3Y84          FDCE                                         r  A/acc_reg_reg[18]/C
                         clock pessimism              0.559     9.675    
                         clock uncertainty           -0.101     9.574    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.029     9.603    A/acc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 A/d_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/e_reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.502ns (27.390%)  route 6.633ns (72.610%))
  Logic Levels:           16  (LUT3=15 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.039 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.639    -0.901    A/clk_out1
    SLICE_X14Y84         FDCE                                         r  A/d_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  A/d_reg_reg[0][0]/Q
                         net (fo=3, routed)           0.538     0.156    A/d_reg_reg[0]__0[0]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.124     0.280 r  A/e_reg[0][2]_i_2_rewire/O
                         net (fo=2, routed)           0.352     0.632    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.124     0.756 r  A/e_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.308     1.064    A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.188 r  A/e_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.446     1.634    A/gen_stage_sum_2[0].SUM_X/carry_0_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  A/e_reg[0][5]_i_2/O
                         net (fo=3, routed)           0.428     2.186    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.310 r  A/e_reg[0][6]_i_2_replica/O
                         net (fo=1, routed)           0.293     2.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1_repN
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     2.727 r  A/e_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.332     3.059    A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.183 r  A/e_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.445     3.627    A/gen_stage_sum_2[0].SUM_X/carry_0_1
    SLICE_X11Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.751 r  A/e_reg[0][9]_i_2/O
                         net (fo=2, routed)           0.402     4.154    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.278 r  A/e_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.325     4.603    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 r  A/e_reg[0][11]_i_2_replica/O
                         net (fo=1, routed)           0.303     5.030    A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.154 r  A/e_reg[0][12]_i_2_replica/O
                         net (fo=1, routed)           0.452     5.605    A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.729 r  A/e_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.364     6.094    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  A/e_reg[0][14]_i_2/O
                         net (fo=2, routed)           0.452     6.670    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.794 r  A/e_reg[0][15]_i_2/O
                         net (fo=3, routed)           0.458     7.251    A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.375 r  A/e_reg[0][16]_i_2_replica/O
                         net (fo=1, routed)           0.403     7.778    A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.902 r  A/e_reg[0][16]_i_1/O
                         net (fo=1, routed)           0.332     8.234    A/e_reg[0][16]_i_1_n_0
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.522     9.039    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][16]/C
                         clock pessimism              0.559     9.598    
                         clock uncertainty           -0.101     9.497    
    SLICE_X10Y85         FDCE (Setup_fdce_C_D)       -0.016     9.481    A/e_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 A/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 2.884ns (31.762%)  route 6.196ns (68.238%))
  Logic Levels:           18  (LUT2=1 LUT3=17)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 9.114 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.641    -0.899    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  A/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.591     0.149    A/CSA_FINAL/RCA_03_0/FA0/Q[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.118     0.267 r  A/CSA_FINAL/RCA_03_0/FA0/acc_reg[1]_i_2/O
                         net (fo=2, routed)           0.170     0.437    A/RCA_03_0/carry_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.326     0.763 r  A/acc_reg[2]_i_2/O
                         net (fo=2, routed)           0.161     0.924    A/RCA_03_0/carry_1
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.048 r  A/acc_reg[3]_i_2/O
                         net (fo=2, routed)           0.363     1.411    A/RCA_03_0/carry_2
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.535 r  A/acc_reg[4]_i_2/O
                         net (fo=2, routed)           0.459     1.994    A/carry_0_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  A/acc_reg[5]_i_2/O
                         net (fo=2, routed)           0.319     2.437    A/gen_stage[1].RCA_X_0/carry_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     2.561 r  A/acc_reg[6]_i_2/O
                         net (fo=2, routed)           0.477     3.038    A/gen_stage[1].RCA_X_0/carry_1
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  A/acc_reg[7]_i_2/O
                         net (fo=2, routed)           0.352     3.514    A/gen_stage[1].RCA_X_0/carry_2
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.638 r  A/acc_reg[8]_i_2/O
                         net (fo=2, routed)           0.161     3.799    A/carry_0_1
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.124     3.923 r  A/acc_reg[9]_i_2/O
                         net (fo=2, routed)           0.540     4.463    A/gen_stage[2].RCA_X_0/carry_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  A/acc_reg[10]_i_2/O
                         net (fo=2, routed)           0.291     4.878    A/gen_stage[2].RCA_X_0/carry_1
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.002 r  A/acc_reg[11]_i_2/O
                         net (fo=2, routed)           0.445     5.447    A/gen_stage[2].RCA_X_0/carry_2
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.571 r  A/acc_reg[12]_i_2/O
                         net (fo=2, routed)           0.360     5.930    A/carry_0_2
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.054 r  A/acc_reg[13]_i_2/O
                         net (fo=2, routed)           0.170     6.224    A/gen_stage[3].RCA_X_0/carry_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.348 r  A/acc_reg[14]_i_2/O
                         net (fo=2, routed)           0.431     6.779    A/gen_stage[3].RCA_X_0/carry_1
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.903 r  A/acc_reg[15]_i_2/O
                         net (fo=2, routed)           0.303     7.206    A/gen_stage[3].RCA_X_0/carry_2
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.330 r  A/acc_reg[16]_i_2/O
                         net (fo=2, routed)           0.299     7.629    A/carry_0_3
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.124     7.753 r  A/acc_reg[17]_i_2/O
                         net (fo=2, routed)           0.304     8.057    A/CSA_FINAL/RCA_N4N1_0/FA1/carry_0_0
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.124     8.181 r  A/CSA_FINAL/RCA_N4N1_0/FA1/acc_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.181    A/CSA_FINAL_n_2
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.597     9.114    A/clk_out1
    SLICE_X4Y84          FDCE                                         r  A/acc_reg_reg[17]/C
                         clock pessimism              0.559     9.673    
                         clock uncertainty           -0.101     9.572    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.029     9.601    A/acc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 A/c_reg_reg[0][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/d_reg_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.537ns  (clk_out1_clk_aux_1 rise@10.537ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.440ns (27.163%)  route 6.543ns (72.837%))
  Logic Levels:           16  (LUT1=1 LUT3=14 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.036 - 10.537 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.642    -0.898    A/clk_out1
    SLICE_X9Y87          FDCE                                         r  A/c_reg_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  A/c_reg_reg[0][0]_replica/Q
                         net (fo=1, routed)           0.162    -0.280    A/gen_stage_mux[1].MUX_X/c_reg_reg_n_0_[0][0]_repN_alias
    SLICE_X8Y87          LUT1 (Prop_lut1_I0_O)        0.124    -0.156 r  A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
                         net (fo=2, routed)           0.585     0.429    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
                         net (fo=2, routed)           0.321     0.875    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.124     0.999 r  A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
                         net (fo=2, routed)           0.414     1.413    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.537 r  A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.465     2.002    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0
    SLICE_X13Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.126 r  A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
                         net (fo=2, routed)           0.526     2.652    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.776 r  A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
                         net (fo=2, routed)           0.406     3.182    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.306 r  A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
                         net (fo=2, routed)           0.410     3.715    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.839 r  A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
                         net (fo=2, routed)           0.161     4.000    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.124 r  A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
                         net (fo=3, routed)           0.457     4.581    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.705 r  A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
                         net (fo=1, routed)           0.425     5.130    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.254 r  A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
                         net (fo=2, routed)           0.446     5.699    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
                         net (fo=2, routed)           0.517     6.340    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2
    SLICE_X14Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.464 r  A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
                         net (fo=2, routed)           0.503     6.968    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.092 r  A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
                         net (fo=3, routed)           0.313     7.404    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.528 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2_replica/O
                         net (fo=1, routed)           0.433     7.961    A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2_repN
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.085 r  A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_1/O
                         net (fo=1, routed)           0.000     8.085    A/gen_stage_mux[1].MUX_X_n_3
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                     10.537    10.537 r  
    E3                                                0.000    10.537 r  clk (IN)
                         net (fo=0)                   0.000    10.537    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.948 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.110    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.787 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.426    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.517 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         1.519     9.036    A/clk_out1
    SLICE_X15Y85         FDCE                                         r  A/d_reg_reg[0][15]/C
                         clock pessimism              0.559     9.595    
                         clock uncertainty           -0.101     9.494    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029     9.523    A/d_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  A/acc_reg_reg[7]/Q
                         net (fo=8, routed)           0.134    -0.291    A/p_4_in[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  A/output[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    output_reg__0[3]
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    clk_out1
    SLICE_X6Y84          FDRE                                         r  output_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.101    -0.451    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120    -0.331    output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 A/s_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/s_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/s_reg_reg[5]/Q
                         net (fo=2, routed)           0.074    -0.372    A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/Q[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.098    -0.274 r  A/CSA_FINAL/gen_stage[1].RCA_X_0/FA1/acc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    A/CSA_FINAL_n_14
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X8Y84          FDCE                                         r  A/acc_reg_reg[5]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.101    -0.492    
    SLICE_X8Y84          FDCE (Hold_fdce_C_D)         0.120    -0.372    A/acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][13]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[13]
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X9Y85          FDCE                                         r  A/s_reg_reg[13]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.101    -0.456    
    SLICE_X9Y85          FDCE (Hold_fdce_C_D)         0.072    -0.384    A/s_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 A/s_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.599    -0.565    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/s_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.128    -0.437 r  A/s_reg_reg[8]/Q
                         net (fo=2, routed)           0.069    -0.368    A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/Q[0]
    SLICE_X7Y84          LUT3 (Prop_lut3_I1_O)        0.099    -0.269 r  A/CSA_FINAL/gen_stage[2].RCA_X_0/FA0/acc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    A/CSA_FINAL_n_11
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.868    -0.805    A/clk_out1
    SLICE_X7Y84          FDCE                                         r  A/acc_reg_reg[8]/C
                         clock pessimism              0.240    -0.565    
                         clock uncertainty            0.101    -0.464    
    SLICE_X7Y84          FDCE (Hold_fdce_C_D)         0.092    -0.372    A/acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.169    -0.283    A/e_reg_reg[0]__0[12]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[12]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.101    -0.458    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.059    -0.399    A/s_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  A/e_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.120    -0.346    A/e_reg_reg[0]__0[15]
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/s_reg_reg[15]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.101    -0.492    
    SLICE_X11Y85         FDCE (Hold_fdce_C_D)         0.025    -0.467    A/s_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X11Y85         FDCE                                         r  A/e_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  A/e_reg_reg[0][14]/Q
                         net (fo=1, routed)           0.175    -0.278    A/e_reg_reg[0]__0[14]
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.839    -0.834    A/clk_out1
    SLICE_X8Y83          FDCE                                         r  A/s_reg_reg[14]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.101    -0.458    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.052    -0.406    A/s_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 A/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.155%)  route 0.163ns (43.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.575    -0.589    A/clk_out1
    SLICE_X12Y94         FDCE                                         r  A/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  A/count_reg_reg[1]/Q
                         net (fo=3, routed)           0.163    -0.262    A/count_reg[1]
    SLICE_X12Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.217 r  A/finish_i_1/O
                         net (fo=1, routed)           0.000    -0.217    finish_reg__0
    SLICE_X12Y95         FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.846    -0.827    clk_out1
    SLICE_X12Y95         FDRE                                         r  finish_reg/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.101    -0.472    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.120    -0.352    finish_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 A/acc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/acc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  A/acc_reg_reg[1]/Q
                         net (fo=2, routed)           0.149    -0.280    A/CSA_FINAL/RCA_03_0/FA1/acc_reg_reg[1][0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  A/CSA_FINAL/RCA_03_0/FA1/acc_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    A/CSA_FINAL_n_18
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.841    -0.832    A/clk_out1
    SLICE_X8Y86          FDCE                                         r  A/acc_reg_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.101    -0.492    
    SLICE_X8Y86          FDCE (Hold_fdce_C_D)         0.121    -0.371    A/acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 A/e_reg_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux  {rise@0.000ns fall@5.269ns period=10.537ns})
  Destination:            A/s_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_aux_1  {rise@0.000ns fall@5.269ns period=10.537ns})
  Path Group:             clk_out1_clk_aux_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_aux_1 rise@0.000ns - clk_out1_clk_aux rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.918%)  route 0.117ns (44.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_aux rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.571    -0.593    A/clk_out1
    SLICE_X10Y85         FDCE                                         r  A/e_reg_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  A/e_reg_reg[0][18]/Q
                         net (fo=1, routed)           0.117    -0.329    A/e_reg_reg[0]__0[18]
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_aux_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_94_9/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_94_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_94_9/inst/clk_in1_clk_aux
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_94_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_94_9/inst/clk_out1_clk_aux
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_94_9/inst/clkout1_buf/O
                         net (fo=147, routed)         0.840    -0.833    A/clk_out1
    SLICE_X10Y84         FDCE                                         r  A/s_reg_reg[18]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.101    -0.478    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.010    -0.468    A/s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.139    





