Fitter report for DWT_sym2_3_Level
Mon Apr 22 12:31:48 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter DSP Block Usage Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Mon Apr 22 12:31:48 2024      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; DWT_sym2_3_Level                           ;
; Top-level Entity Name           ; DWT_sym2_3_Level                           ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSXFC6D6F31C6                             ;
; Timing Models                   ; Preliminary                                ;
; Logic utilization (in ALMs)     ; 751 / 41,910 ( 2 % )                       ;
; Total registers                 ; 1075                                       ;
; Total pins                      ; 36 / 499 ( 7 % )                           ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0 / 5,662,720 ( 0 % )                      ;
; Total DSP Blocks                ; 61 / 112 ( 54 % )                          ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                              ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI TX Channels          ; 0 / 9 ( 0 % )                              ;
; Total PLLs                      ; 0 / 15 ( 0 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 2.76        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  23.8%      ;
;     Processors 5-8         ;  16.7%      ;
;     Processors 9-12        ;   9.5%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; ce_out   ; Missing drive strength and slew rate ;
; Out1[0]  ; Missing drive strength and slew rate ;
; Out1[1]  ; Missing drive strength and slew rate ;
; Out1[2]  ; Missing drive strength and slew rate ;
; Out1[3]  ; Missing drive strength and slew rate ;
; Out1[4]  ; Missing drive strength and slew rate ;
; Out1[5]  ; Missing drive strength and slew rate ;
; Out1[6]  ; Missing drive strength and slew rate ;
; Out1[7]  ; Missing drive strength and slew rate ;
; Out1[8]  ; Missing drive strength and slew rate ;
; Out1[9]  ; Missing drive strength and slew rate ;
; Out1[10] ; Missing drive strength and slew rate ;
; Out1[11] ; Missing drive strength and slew rate ;
; Out1[12] ; Missing drive strength and slew rate ;
; Out1[13] ; Missing drive strength and slew rate ;
; Out1[14] ; Missing drive strength and slew rate ;
; Out1[15] ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                              ; Action          ; Operation        ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                  ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk~inputCLKENA0                                                                                  ; Created         ; Placement        ; Fitter Periphery Placement ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[0]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[0]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[0]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[0]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[0]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[0]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[0]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[1]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[1]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[1]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[1]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[1]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[1]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[1]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[2]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[2]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[2]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[2]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[2]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[2]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[2]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[3]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[3]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[3]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[3]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[3]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[3]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[3]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[4]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[4]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[4]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[4]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[4]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[4]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[4]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[5]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[5]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[5]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[5]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[5]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[5]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[5]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[6]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[6]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[6]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[6]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[6]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[6]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[6]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[7]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[7]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[7]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[7]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[7]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[7]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[7]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[8]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[8]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[8]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[8]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[8]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[8]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[8]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[9]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[9]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[9]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition1_out1[9]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[9]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[9]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[9]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition1_out1[10]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[10]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[10]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition1_out1[10]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[10]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[10]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[10]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition1_out1[11]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[11]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[11]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition1_out1[11]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[11]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[11]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[11]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition1_out1[12]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[12]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[12]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition1_out1[12]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[12]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[12]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[12]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition1_out1[13]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[13]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[13]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition1_out1[13]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[13]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[13]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[13]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition1_out1[14]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[14]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[14]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition1_out1[14]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[14]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[14]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[14]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition1_out1[15]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[15]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[15]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition1_out1[15]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition1_out1[15]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                      ; AX               ;                       ;
; Rate_Transition1_out1[15]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition1_out1[15]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition2_out1[0]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[0]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[0]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[0]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[0]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[0]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[0]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[1]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[1]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[1]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[1]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[1]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[1]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[1]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[2]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[2]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[2]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[2]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[2]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[2]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[2]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[3]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[3]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[3]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[3]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[3]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[3]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[3]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[4]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[4]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[4]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[4]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[4]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[4]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[4]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[5]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[5]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[5]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[5]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[5]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[5]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[5]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[6]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[6]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[6]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[6]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[6]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[6]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[6]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[7]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[7]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[7]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[7]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[7]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[7]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[7]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[8]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[8]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[8]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[8]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[8]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[8]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[8]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[9]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[9]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[9]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition2_out1[9]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[9]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[9]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[9]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition2_out1[10]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[10]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[10]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition2_out1[10]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[10]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[10]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[10]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition2_out1[11]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[11]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[11]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition2_out1[11]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[11]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[11]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[11]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition2_out1[12]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[12]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[12]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition2_out1[12]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[12]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[12]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[12]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition2_out1[13]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[13]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[13]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition2_out1[13]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[13]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[13]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[13]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition2_out1[14]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[14]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[14]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition2_out1[14]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[14]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[14]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[14]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition2_out1[15]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[15]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[15]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition2_out1[15]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition2_out1[15]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                              ; AX               ;                       ;
; Rate_Transition2_out1[15]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition2_out1[15]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition3_out1[0]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[0]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[0]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[0]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[0]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[0]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[0]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[1]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[1]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[1]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[1]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[1]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[1]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[1]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[2]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[2]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[2]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[2]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[2]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[2]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[2]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[3]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[3]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[3]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[3]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[3]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[3]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[3]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[4]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[4]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[4]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[4]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[4]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[4]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[4]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[5]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[5]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[5]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[5]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[5]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[5]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[5]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[6]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[6]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[6]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[6]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[6]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[6]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[6]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[7]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[7]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[7]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[7]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[7]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[7]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[7]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[8]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[8]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[8]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[8]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[8]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[8]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[8]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[9]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[9]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[9]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition3_out1[9]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[9]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[9]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[9]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition3_out1[10]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[10]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[10]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition3_out1[10]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[10]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[10]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[10]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition3_out1[11]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[11]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[11]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition3_out1[11]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[11]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[11]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[11]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition3_out1[12]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[12]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[12]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition3_out1[12]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[12]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[12]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[12]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition3_out1[13]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[13]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[13]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition3_out1[13]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[13]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[13]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[13]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition3_out1[14]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[14]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[14]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition3_out1[14]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[14]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[14]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[14]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition3_out1[15]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[15]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[15]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition3_out1[15]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition3_out1[15]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                ; AX               ;                       ;
; Rate_Transition3_out1[15]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition3_out1[15]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition4_out1[0]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[0]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[0]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[0]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[0]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[0]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[0]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[1]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[1]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[1]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[1]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[1]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[1]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[1]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[2]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[2]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[2]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[2]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[2]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[2]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[2]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[3]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[3]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[3]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[3]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[3]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[3]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[3]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[4]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[4]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[4]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[4]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[4]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[4]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[4]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[5]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[5]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[5]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[5]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[5]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[5]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[5]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[6]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[6]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[6]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[6]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[6]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[6]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[6]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[7]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[7]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[7]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[7]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[7]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[7]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[7]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[8]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[8]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[8]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[8]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[8]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[8]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[8]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[9]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[9]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[9]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition4_out1[9]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[9]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[9]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[9]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition4_out1[10]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[10]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[10]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition4_out1[10]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[10]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[10]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[10]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition4_out1[11]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[11]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[11]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition4_out1[11]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[11]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[11]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[11]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition4_out1[12]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[12]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[12]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition4_out1[12]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[12]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[12]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[12]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition4_out1[13]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[13]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[13]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition4_out1[13]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[13]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[13]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[13]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition4_out1[14]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[14]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[14]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition4_out1[14]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[14]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[14]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[14]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition4_out1[15]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[15]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[15]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition4_out1[15]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition4_out1[15]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                        ; AX               ;                       ;
; Rate_Transition4_out1[15]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition4_out1[15]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition5_out1[0]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[0]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[0]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[0]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[0]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[0]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[0]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[1]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[1]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[1]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[1]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[1]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[1]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[1]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[2]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[2]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[2]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[2]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[2]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[2]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[2]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[3]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[3]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[3]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[3]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[3]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[3]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[3]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[4]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[4]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[4]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[4]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[4]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[4]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[4]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[5]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[5]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[5]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[5]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[5]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[5]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[5]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[6]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[6]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[6]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[6]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[6]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[6]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[6]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[7]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[7]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[7]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[7]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[7]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[7]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[7]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[8]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[8]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[8]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[8]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[8]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[8]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[8]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[9]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[9]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[9]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition5_out1[9]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[9]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[9]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[9]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition5_out1[10]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[10]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[10]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition5_out1[10]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[10]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[10]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[10]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition5_out1[11]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[11]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[11]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition5_out1[11]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[11]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[11]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[11]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition5_out1[12]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[12]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[12]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition5_out1[12]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[12]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[12]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[12]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition5_out1[13]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[13]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[13]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition5_out1[13]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[13]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[13]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[13]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition5_out1[14]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[14]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[14]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition5_out1[14]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[14]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[14]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[14]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition5_out1[15]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[15]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[15]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition5_out1[15]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition5_out1[15]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult0~8                     ; AX               ;                       ;
; Rate_Transition5_out1[15]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition5_out1[15]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition6_out1[0]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[0]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[0]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[0]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[0]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[0]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[0]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[1]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[1]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[1]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[1]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[1]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[1]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[1]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[2]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[2]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[2]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[2]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[2]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[2]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[2]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[3]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[3]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[3]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[3]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[3]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[3]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[3]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[4]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[4]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[4]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[4]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[4]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[4]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[4]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[5]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[5]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[5]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[5]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[5]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[5]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[5]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[6]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[6]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[6]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[6]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[6]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[6]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[6]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[7]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[7]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[7]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[7]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[7]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[7]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[7]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[8]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[8]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[8]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[8]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[8]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[8]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[8]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[9]                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[9]                                                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[9]~_Duplicate_1                                                             ; Q                ;                       ;
; Rate_Transition6_out1[9]~SCLR_LUT                                                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[9]~_Duplicate_1                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[9]~_Duplicate_1                                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[9]~_Duplicate_2                                                             ; Q                ;                       ;
; Rate_Transition6_out1[10]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[10]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[10]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition6_out1[10]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[10]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[10]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[10]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition6_out1[11]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[11]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[11]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition6_out1[11]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[11]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[11]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[11]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition6_out1[12]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[12]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[12]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition6_out1[12]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[12]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[12]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[12]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition6_out1[13]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[13]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[13]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition6_out1[13]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[13]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[13]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[13]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition6_out1[14]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[14]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[14]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition6_out1[14]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[14]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[14]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[14]~_Duplicate_2                                                            ; Q                ;                       ;
; Rate_Transition6_out1[15]                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[15]                                                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[15]~_Duplicate_1                                                            ; Q                ;                       ;
; Rate_Transition6_out1[15]~SCLR_LUT                                                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Rate_Transition6_out1[15]~_Duplicate_1                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult0~8                       ; AX               ;                       ;
; Rate_Transition6_out1[15]~_Duplicate_1                                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Rate_Transition6_out1[15]~_Duplicate_2                                                            ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult0~8                        ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult0~8                          ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult0~8                       ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]~_Duplicate_1                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]~_Duplicate_2                               ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]~_Duplicate_2                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult0~8                                ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]~_Duplicate_1                              ; Q                ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult0~8                                  ; AX               ;                       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]~_Duplicate_2                              ; Q                ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[0]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[0]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[1]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[1]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[2]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[2]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[3]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[3]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[4]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[4]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[5]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[5]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[6]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[6]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[7]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[7]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[8]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[8]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[9]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[9]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[10]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[10]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[11]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[11]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[12]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[12]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[13]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[13]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[14]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[14]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                 ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                      ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]~_Duplicate_1                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]~SCLR_LUT                                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]~_Duplicate_1                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]~_Duplicate_1                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]~_Duplicate_2                            ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]                                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]~_Duplicate_1                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]~SCLR_LUT                               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]~_Duplicate_1                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]~_Duplicate_1                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]~_Duplicate_2                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]                                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]~_Duplicate_1                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]~SCLR_LUT                               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]~_Duplicate_1                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]~_Duplicate_1                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]~_Duplicate_2                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]                                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]~_Duplicate_1                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]~SCLR_LUT                               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]~_Duplicate_1                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]~_Duplicate_1                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]~_Duplicate_2                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]                                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]~_Duplicate_1                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]~SCLR_LUT                               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]~_Duplicate_1                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]~_Duplicate_1                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]~_Duplicate_2                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]                                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]~_Duplicate_1                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]~SCLR_LUT                               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]~_Duplicate_1                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]~_Duplicate_1                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]~_Duplicate_2                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]                                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]~_Duplicate_1                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]~SCLR_LUT                               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]~_Duplicate_1                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]~_Duplicate_1                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]~_Duplicate_2                           ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Mult1~8                     ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                              ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]~_Duplicate_1                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]~SCLR_LUT                                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]~_Duplicate_2                              ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]~_Duplicate_1                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]~SCLR_LUT                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]~_Duplicate_1                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]~_Duplicate_1                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]~_Duplicate_2                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]~_Duplicate_1                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]~SCLR_LUT                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]~_Duplicate_1                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]~_Duplicate_1                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]~_Duplicate_2                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]~_Duplicate_1                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]~SCLR_LUT                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]~_Duplicate_1                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]~_Duplicate_1                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]~_Duplicate_2                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]~_Duplicate_1                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]~SCLR_LUT                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]~_Duplicate_1                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]~_Duplicate_1                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]~_Duplicate_2                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]~_Duplicate_1                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]~SCLR_LUT                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]~_Duplicate_1                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]~_Duplicate_1                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]~_Duplicate_2                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult0~8                       ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]~_Duplicate_1                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]~SCLR_LUT                                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]~_Duplicate_1                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult0~8                         ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]~_Duplicate_1                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]~_Duplicate_2                             ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult1~8                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult1~8                          ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Mult1~8                       ; AX               ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Mult1~8                         ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]                                             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]~_Duplicate_1                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]~SCLR_LUT                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]~_Duplicate_1                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]~_Duplicate_1                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]~_Duplicate_2                                ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]~_Duplicate_1                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]~_Duplicate_2                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]~_Duplicate_1                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]~_Duplicate_2                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]~_Duplicate_1                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]~_Duplicate_2                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]~_Duplicate_1                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]~_Duplicate_2                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]~_Duplicate_1                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]~_Duplicate_2                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Mult0~8                        ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]                                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]~_Duplicate_1                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]~SCLR_LUT                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]~_Duplicate_1                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Mult0~8                          ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]~_Duplicate_1                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]~_Duplicate_2                               ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                   ;                  ;                       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Mult1~8                                  ; AX               ;                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2165 ) ; 0.00 % ( 0 / 2165 )        ; 0.00 % ( 0 / 2165 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2165 ) ; 0.00 % ( 0 / 2165 )        ; 0.00 % ( 0 / 2165 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2165 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/output_files/DWT_sym2_3_Level.pin.


+--------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                        ;
+-------------------------------------------------------------+----------------+-------+
; Resource                                                    ; Usage          ; %     ;
+-------------------------------------------------------------+----------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 751 / 41,910   ; 2 %   ;
; ALMs needed [=A-B+C]                                        ; 751            ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 770 / 41,910   ; 2 %   ;
;         [a] ALMs used for LUT logic and registers           ; 360            ;       ;
;         [b] ALMs used for LUT logic                         ; 232            ;       ;
;         [c] ALMs used for registers                         ; 178            ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0              ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 34 / 41,910    ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 15 / 41,910    ; < 1 % ;
;         [a] Due to location constrained logic               ; 0              ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0              ;       ;
;         [c] Due to LAB input limits                         ; 15             ;       ;
;         [d] Due to virtual I/Os                             ; 0              ;       ;
;                                                             ;                ;       ;
; Difficulty packing design                                   ; Low            ;       ;
;                                                             ;                ;       ;
; Total LABs:  partially or completely used                   ; 172 / 4,191    ; 4 %   ;
;     -- Logic LABs                                           ; 172            ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0              ;       ;
;                                                             ;                ;       ;
; Combinational ALUT usage for logic                          ; 1,148          ;       ;
;     -- 7 input functions                                    ; 0              ;       ;
;     -- 6 input functions                                    ; 39             ;       ;
;     -- 5 input functions                                    ; 4              ;       ;
;     -- 4 input functions                                    ; 211            ;       ;
;     -- <=3 input functions                                  ; 894            ;       ;
; Combinational ALUT usage for route-throughs                 ; 174            ;       ;
; Dedicated logic registers                                   ; 1,075          ;       ;
;     -- By type:                                             ;                ;       ;
;         -- Primary logic registers                          ; 1,074 / 83,820 ; 1 %   ;
;         -- Secondary logic registers                        ; 1 / 83,820     ; < 1 % ;
;     -- By function:                                         ;                ;       ;
;         -- Design implementation registers                  ; 1,075          ;       ;
;         -- Routing optimization registers                   ; 0              ;       ;
;                                                             ;                ;       ;
; Virtual pins                                                ; 0              ;       ;
; I/O pins                                                    ; 36 / 499       ; 7 %   ;
;     -- Clock pins                                           ; 3 / 11         ; 27 %  ;
;     -- Dedicated input pins                                 ; 0 / 39         ; 0 %   ;
;                                                             ;                ;       ;
; Hard processor system peripheral utilization                ;                ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )  ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )  ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )  ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )  ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )  ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )  ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )  ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )  ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )  ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )  ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )  ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )  ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )  ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )  ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )  ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )  ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )  ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )  ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )  ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )  ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )  ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )  ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )  ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )  ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )  ;       ;
;                                                             ;                ;       ;
; Global signals                                              ; 1              ;       ;
; M10K blocks                                                 ; 0 / 553        ; 0 %   ;
; Total MLAB memory bits                                      ; 0              ;       ;
; Total block memory bits                                     ; 0 / 5,662,720  ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 5,662,720  ; 0 %   ;
; Total DSP Blocks                                            ; 61 / 112       ; 54 %  ;
; Fractional PLLs                                             ; 0 / 6          ; 0 %   ;
; Global clocks                                               ; 1 / 16         ; 6 %   ;
; Quadrant clocks                                             ; 0 / 66         ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18         ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100        ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100        ; 0 %   ;
; JTAGs                                                       ; 0 / 1          ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1          ; 0 %   ;
; CRC blocks                                                  ; 0 / 1          ; 0 %   ;
; Remote update blocks                                        ; 0 / 1          ; 0 %   ;
; Hard IPs                                                    ; 0 / 2          ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9          ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9          ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9          ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9          ; 0 %   ;
; Channel PLLs                                                ; 0 / 9          ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4          ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2          ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1% / 1% / 2%   ;       ;
; Peak interconnect usage (total/H/V)                         ; 10% / 8% / 15% ;       ;
; Maximum fan-out                                             ; 1285           ;       ;
; Highest non-global fan-out                                  ; 1285           ;       ;
; Total fan-out                                               ; 8701           ;       ;
; Average fan-out                                             ; 3.44           ;       ;
+-------------------------------------------------------------+----------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                         ;
+-------------------------------------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                  ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 751 / 41910 ( 2 % )  ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 751                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 770 / 41910 ( 2 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 360                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 232                  ; 0                              ;
;         [c] ALMs used for registers                         ; 178                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 34 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 15 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 15                   ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                            ;
;                                                             ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 172 / 4191 ( 4 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 172                  ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 1148                 ; 0                              ;
;     -- 7 input functions                                    ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 39                   ; 0                              ;
;     -- 5 input functions                                    ; 4                    ; 0                              ;
;     -- 4 input functions                                    ; 211                  ; 0                              ;
;     -- <=3 input functions                                  ; 894                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 174                  ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                              ;
;     -- By type:                                             ;                      ;                                ;
;         -- Primary logic registers                          ; 1074 / 83820 ( 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                      ;                                ;
;         -- Design implementation registers                  ; 1075                 ; 0                              ;
;         -- Routing optimization registers                   ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
;                                                             ;                      ;                                ;
; Virtual pins                                                ; 0                    ; 0                              ;
; I/O pins                                                    ; 36                   ; 0                              ;
; I/O registers                                               ; 0                    ; 0                              ;
; Total block memory bits                                     ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 0                    ; 0                              ;
; DSP block                                                   ; 61 / 112 ( 54 % )    ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )    ; 0 / 116 ( 0 % )                ;
;                                                             ;                      ;                                ;
; Connections                                                 ;                      ;                                ;
;     -- Input Connections                                    ; 0                    ; 0                              ;
;     -- Registered Input Connections                         ; 0                    ; 0                              ;
;     -- Output Connections                                   ; 0                    ; 0                              ;
;     -- Registered Output Connections                        ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Internal Connections                                        ;                      ;                                ;
;     -- Total Connections                                    ; 9005                 ; 0                              ;
;     -- Registered Connections                               ; 1575                 ; 0                              ;
;                                                             ;                      ;                                ;
; External Connections                                        ;                      ;                                ;
;     -- Top                                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Partition Interface                                         ;                      ;                                ;
;     -- Input Ports                                          ; 19                   ; 0                              ;
;     -- Output Ports                                         ; 17                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Registered Ports                                            ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Port Connectivity                                           ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 0                              ;
+-------------------------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; In1[0]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[10]    ; AG1   ; 3A       ; 10           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[11]    ; AG2   ; 3A       ; 16           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[12]    ; AG3   ; 3A       ; 6            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[13]    ; AG5   ; 3A       ; 14           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[14]    ; AG6   ; 3A       ; 12           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[15]    ; AG7   ; 3A       ; 10           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[1]     ; AK2   ; 3B       ; 20           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[2]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[3]     ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[4]     ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[5]     ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[6]     ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[7]     ; AH3   ; 3A       ; 16           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[8]     ; AH4   ; 3A       ; 6            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[9]     ; AH5   ; 3A       ; 14           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; clk        ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1124                  ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; clk_enable ; AB30  ; 5B       ; 89           ; 21           ; 3            ; 103                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; reset      ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 1285                  ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Out1[0]  ; AG8   ; 3A       ; 8            ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[10] ; AE12  ; 3A       ; 2            ; 0            ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[11] ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[12] ; AD9   ; 3A       ; 2            ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[13] ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[14] ; AD11  ; 3A       ; 2            ; 0            ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[15] ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[1]  ; AF4   ; 3A       ; 8            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[2]  ; AF5   ; 3A       ; 8            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[3]  ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[4]  ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[5]  ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[6]  ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[7]  ; AE7   ; 3A       ; 6            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[8]  ; AE9   ; 3A       ; 2            ; 0            ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[9]  ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ce_out   ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 28 / 32 ( 88 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 6 / 48 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 45 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 57 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; clk_enable                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ; 35         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; Out1[11]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; Out1[12]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; Out1[13]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; Out1[14]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; Out1[15]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; Out1[7]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; Out1[8]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; Out1[9]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; Out1[10]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; Out1[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 64         ; 3A       ; Out1[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 75         ; 3A       ; Out1[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; Out1[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 67         ; 3A       ; Out1[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; Out1[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; clk                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A       ; In1[10]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG2      ; 83         ; 3A       ; In1[11]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; In1[12]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; In1[13]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; In1[14]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; In1[15]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG8      ; 65         ; 3A       ; Out1[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; In1[6]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 81         ; 3A       ; In1[7]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; In1[8]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 76         ; 3A       ; In1[9]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A       ; In1[4]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; In1[5]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; reset                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; In1[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; In1[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; In1[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; In1[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; ce_out                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |DWT_sym2_3_Level                               ; 750.5 (129.0)        ; 768.5 (145.6)                    ; 33.0 (16.7)                                       ; 15.0 (0.1)                       ; 0.0 (0.0)            ; 1148 (194)          ; 1075 (240)                ; 0 (0)         ; 0                 ; 0     ; 61         ; 36   ; 0            ; |DWT_sym2_3_Level                                                                                           ; work         ;
;    |DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|  ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc                                                 ; work         ;
;    |Soft_Thresholding1:u_Soft_Thresholding1|    ; 55.3 (55.3)          ; 55.2 (55.2)                      ; 1.4 (1.4)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 103 (103)           ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Soft_Thresholding1:u_Soft_Thresholding1                                                   ; work         ;
;    |Soft_Thresholding2:u_Soft_Thresholding2|    ; 63.7 (63.7)          ; 65.2 (65.2)                      ; 2.3 (2.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 120 (120)           ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Soft_Thresholding2:u_Soft_Thresholding2                                                   ; work         ;
;    |Soft_Thresholding3:u_Soft_Thresholding3|    ; 57.2 (57.2)          ; 56.1 (56.1)                      ; 0.1 (0.1)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 106 (106)           ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Soft_Thresholding3:u_Soft_Thresholding3                                                   ; work         ;
;    |Threshold_Estimator:u_Threshold_Estimator|  ; 97.8 (0.0)           ; 97.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 196 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator                                                 ; work         ;
;       |Absolute_Value1:u_Absolute_Value1|       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1               ; work         ;
;       |Median2:u_Median2|                       ; 94.3 (31.3)          ; 94.1 (31.2)                      ; 0.0 (0.0)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 33 (33)             ; 196 (61)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2                               ; work         ;
;          |Data_Sorter10:u_Data_Sorter10|        ; 6.9 (6.9)            ; 6.9 (6.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10 ; work         ;
;          |Data_Sorter13:u_Data_Sorter13|        ; 7.4 (7.4)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13 ; work         ;
;          |Data_Sorter17:u_Data_Sorter17|        ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17 ; work         ;
;          |Data_Sorter20:u_Data_Sorter20|        ; 7.4 (7.4)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20 ; work         ;
;          |Data_Sorter23:u_Data_Sorter23|        ; 6.6 (6.6)            ; 6.8 (6.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23 ; work         ;
;          |Data_Sorter24:u_Data_Sorter24|        ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24 ; work         ;
;          |Data_Sorter2:u_Data_Sorter2|          ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2   ; work         ;
;          |Data_Sorter3:u_Data_Sorter3|          ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3   ; work         ;
;          |Data_Sorter6:u_Data_Sorter6|          ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6   ; work         ;
;    |alpha1st_Level_Decomp1:u_1st_Level_Decomp1| ; 46.1 (12.3)          ; 46.0 (14.2)                      ; 0.0 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 67 (0)              ; 71 (32)                   ; 0 (0)         ; 0                 ; 0     ; 10         ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1                                                ; work         ;
;       |HiD_Even_block:u_HiD_Even|               ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even                      ; work         ;
;       |HiD_Odd_block:u_HiD_Odd|                 ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd                        ; work         ;
;       |LoD_Even_block:u_LoD_Even|               ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even                      ; work         ;
;       |LoD_Odd_block:u_LoD_Odd|                 ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd                        ; work         ;
;    |alpha1st_Level_Decomp2:u_1st_Level_Decomp2| ; 48.4 (15.6)          ; 47.9 (15.6)                      ; 0.0 (0.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 83 (16)             ; 71 (32)                   ; 0 (0)         ; 0                 ; 0     ; 10         ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2                                                ; work         ;
;       |HiD_Even_block1:u_HiD_Even|              ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even                     ; work         ;
;       |HiD_Odd_block1:u_HiD_Odd|                ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd                       ; work         ;
;       |LoD_Even_block1:u_LoD_Even|              ; 5.8 (5.8)            ; 7.8 (7.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even                     ; work         ;
;       |LoD_Odd_block1:u_LoD_Odd|                ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd                       ; work         ;
;    |alpha1st_Level_Decomp:u_1st_Level_Decomp|   ; 50.1 (12.4)          ; 48.2 (13.3)                      ; 0.6 (1.0)                                         ; 2.5 (0.1)                        ; 0.0 (0.0)            ; 70 (0)              ; 77 (32)                   ; 0 (0)         ; 0                 ; 0     ; 10         ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp                                                  ; work         ;
;       |HiD_Even:u_HiD_Even|                     ; 9.0 (9.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even                              ; work         ;
;       |HiD_Odd:u_HiD_Odd|                       ; 10.5 (10.5)          ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd                                ; work         ;
;       |LoD_Even:u_LoD_Even|                     ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even                              ; work         ;
;       |LoD_Odd:u_LoD_Odd|                       ; 8.5 (8.5)            ; 10.0 (10.0)                      ; 2.0 (2.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd                                ; work         ;
;    |alpha1st_Level_Recon1:u_1st_Level_Recon1|   ; 62.8 (12.5)          ; 63.0 (12.1)                      ; 3.7 (0.0)                                         ; 3.5 (0.4)                        ; 0.0 (0.0)            ; 112 (16)            ; 90 (31)                   ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1                                                  ; work         ;
;       |HiR_Even_block:u_HiR_Even|               ; 13.4 (13.4)          ; 17.0 (17.0)                      ; 3.7 (3.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even                        ; work         ;
;       |HiR_Odd_block:u_HiR_Odd|                 ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd                          ; work         ;
;       |LoR_Even_block:u_LoR_Even|               ; 15.6 (15.6)          ; 15.7 (15.7)                      ; 2.3 (2.3)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even                        ; work         ;
;       |LoR_Odd_block:u_LoR_Odd|                 ; 11.0 (11.0)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 16 (16)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd                          ; work         ;
;    |alpha1st_Level_Recon2:u_1st_Level_Recon2|   ; 62.0 (12.2)          ; 64.2 (11.8)                      ; 6.5 (0.1)                                         ; 4.3 (0.5)                        ; 0.0 (0.0)            ; 102 (1)             ; 90 (31)                   ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2                                                  ; work         ;
;       |HiR_Even_block1:u_HiR_Even|              ; 13.4 (13.4)          ; 16.7 (16.7)                      ; 3.3 (3.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even                       ; work         ;
;       |HiR_Odd_block1:u_HiR_Odd|                ; 3.9 (3.9)            ; 4.3 (4.3)                        ; 0.6 (0.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd                         ; work         ;
;       |LoR_Even_block1:u_LoR_Even|              ; 16.6 (16.6)          ; 15.6 (15.6)                      ; 2.1 (2.1)                                         ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even                       ; work         ;
;       |LoR_Odd_block1:u_LoR_Odd|                ; 15.8 (15.8)          ; 15.8 (15.8)                      ; 0.4 (0.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 37 (37)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd                         ; work         ;
;    |alpha1st_Level_Recon:u_1st_Level_Recon|     ; 65.6 (25.6)          ; 72.7 (25.3)                      ; 7.3 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 136 (48)            ; 83 (31)                   ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon                                                    ; work         ;
;       |HiR_Even:u_HiR_Even|                     ; 13.3 (13.3)          ; 15.8 (15.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even                                ; work         ;
;       |HiR_Odd:u_HiR_Odd|                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd                                  ; work         ;
;       |LoR_Even:u_LoR_Even|                     ; 13.3 (13.3)          ; 16.5 (16.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even                                ; work         ;
;       |LoR_Odd:u_LoR_Odd|                       ; 4.0 (4.0)            ; 7.0 (7.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd                                  ; work         ;
+-------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name       ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ce_out     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_enable ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[0]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[1]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[2]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[3]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[4]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[5]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[6]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[7]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[8]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[9]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[10]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[11]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[12]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[13]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[14]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[15]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk_enable                                                                                                       ;                   ;         ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[0]~0                                                 ; 0                 ; 0       ;
;      - Downsample4_out1[0]~0                                                                                     ; 0                 ; 0       ;
;      - Rate_Transition3_out1[1]~0                                                                                ; 0                 ; 0       ;
;      - Downsample4_out1[1]~1                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[2]~2                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[3]~3                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[4]~4                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[5]~5                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[6]~6                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[7]~7                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[8]~8                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[9]~9                                                                                     ; 0                 ; 0       ;
;      - Downsample4_out1[10]~10                                                                                   ; 0                 ; 0       ;
;      - Downsample4_out1[11]~11                                                                                   ; 0                 ; 0       ;
;      - Downsample4_out1[12]~12                                                                                   ; 0                 ; 0       ;
;      - Downsample4_out1[13]~13                                                                                   ; 0                 ; 0       ;
;      - Downsample4_out1[14]~14                                                                                   ; 0                 ; 0       ;
;      - Downsample4_out1[15]~15                                                                                   ; 0                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_1~1                                                       ; 0                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_0_tmp~0                                                   ; 0                 ; 0       ;
;      - Downsample2_out1[0]~0                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[1]~1                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[2]~2                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[3]~3                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[4]~4                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[5]~5                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[6]~6                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[7]~7                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[8]~8                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[9]~9                                                                                     ; 0                 ; 0       ;
;      - Downsample2_out1[10]~10                                                                                   ; 0                 ; 0       ;
;      - Downsample2_out1[11]~11                                                                                   ; 0                 ; 0       ;
;      - Downsample2_out1[12]~12                                                                                   ; 0                 ; 0       ;
;      - Downsample2_out1[13]~13                                                                                   ; 0                 ; 0       ;
;      - Downsample2_out1[14]~14                                                                                   ; 0                 ; 0       ;
;      - Downsample2_out1[15]~15                                                                                   ; 0                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~1                                                       ; 0                 ; 0       ;
;      - Downsample3_out1[0]~0                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[1]~1                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[2]~2                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[3]~3                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[4]~4                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[5]~5                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[6]~6                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[7]~7                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[8]~8                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[9]~9                                                                                     ; 0                 ; 0       ;
;      - Downsample3_out1[10]~10                                                                                   ; 0                 ; 0       ;
;      - Downsample3_out1[11]~11                                                                                   ; 0                 ; 0       ;
;      - Downsample3_out1[12]~12                                                                                   ; 0                 ; 0       ;
;      - Downsample3_out1[13]~13                                                                                   ; 0                 ; 0       ;
;      - Downsample3_out1[14]~14                                                                                   ; 0                 ; 0       ;
;      - Downsample3_out1[15]~15                                                                                   ; 0                 ; 0       ;
;      - Downsample1_out1[0]~0                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[1]~1                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[2]~2                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[3]~3                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[4]~4                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[5]~5                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[6]~6                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[7]~7                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[8]~8                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[9]~9                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[10]~10                                                                                   ; 0                 ; 0       ;
;      - Downsample1_out1[11]~11                                                                                   ; 0                 ; 0       ;
;      - Downsample1_out1[12]~12                                                                                   ; 0                 ; 0       ;
;      - Downsample1_out1[13]~13                                                                                   ; 0                 ; 0       ;
;      - Downsample1_out1[14]~14                                                                                   ; 0                 ; 0       ;
;      - Downsample1_out1[15]~15                                                                                   ; 0                 ; 0       ;
;      - Downsample6_out1[0]~0                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[1]~1                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[2]~2                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[3]~3                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[4]~4                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[5]~5                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[6]~6                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[7]~7                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[8]~8                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[9]~9                                                                                     ; 0                 ; 0       ;
;      - Downsample6_out1[10]~10                                                                                   ; 0                 ; 0       ;
;      - Downsample6_out1[11]~11                                                                                   ; 0                 ; 0       ;
;      - Downsample6_out1[12]~12                                                                                   ; 0                 ; 0       ;
;      - Downsample6_out1[13]~13                                                                                   ; 0                 ; 0       ;
;      - Downsample6_out1[14]~14                                                                                   ; 0                 ; 0       ;
;      - Downsample6_out1[15]~15                                                                                   ; 0                 ; 0       ;
;      - Downsample5_out1[0]~0                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[1]~1                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[2]~2                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[3]~3                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[4]~4                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[5]~5                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[6]~6                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[7]~7                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[8]~8                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[9]~9                                                                                     ; 0                 ; 0       ;
;      - Downsample5_out1[10]~10                                                                                   ; 0                 ; 0       ;
;      - Downsample5_out1[11]~11                                                                                   ; 0                 ; 0       ;
;      - Downsample5_out1[12]~12                                                                                   ; 0                 ; 0       ;
;      - Downsample5_out1[13]~13                                                                                   ; 0                 ; 0       ;
;      - Downsample5_out1[14]~14                                                                                   ; 0                 ; 0       ;
;      - Downsample5_out1[15]~15                                                                                   ; 0                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1~0                                 ; 0                 ; 0       ;
;      - ce_out~output                                                                                             ; 0                 ; 0       ;
; clk                                                                                                              ;                   ;         ;
; reset                                                                                                            ;                   ;         ;
;      - Downsample6_bypass_reg[11]                                                                                ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[10]                                                                                ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[9]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[8]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[7]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[6]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[5]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[9]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[15]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[10]                                                                                ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[4]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[3]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[2]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[1]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[0]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[15]                                                                                ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[14]                                                                                ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[13]                                                                                ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[12]                                                                                ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[11]                                                                                ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[10]                                                                                ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[9]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[8]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[7]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[6]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[5]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[11]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[12]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[13]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[14]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[15]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[14]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[13]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[12]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[11]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[10]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[9]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[8]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[7]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[6]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[5]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[0]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[15]                                                                                ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[12]                                                                                ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[4]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[1]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[3]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[2]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[2]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[3]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[1]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[4]                                                                                 ; 1                 ; 0       ;
;      - Downsample3_bypass_reg[0]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[5]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[0]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[6]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[1]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[7]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[2]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[8]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[3]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[9]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[4]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[3]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[2]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[1]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[0]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[15]                                                                                ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[14]                                                                                ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[13]                                                                                ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[12]                                                                                ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[11]                                                                                ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[10]                                                                                ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[9]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[8]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[7]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[6]                                                                                 ; 1                 ; 0       ;
;      - Downsample1_bypass_reg[5]                                                                                 ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[4]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[10]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[5]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[11]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[6]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[12]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[7]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[13]                                                                                ; 1                 ; 0       ;
;      - Downsample2_bypass_reg[8]                                                                                 ; 1                 ; 0       ;
;      - Downsample4_bypass_reg[14]                                                                                ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[4]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[3]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[2]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[1]                                                                                 ; 1                 ; 0       ;
;      - Downsample5_bypass_reg[0]                                                                                 ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[15]                                                                                ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[14]                                                                                ; 1                 ; 0       ;
;      - Downsample6_bypass_reg[13]                                                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[0]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[15]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[14]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[13]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[12]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[11]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[10]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[9]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[8]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[7]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[6]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[5]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[4]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[3]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[2]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[1]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay3_out1[0]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[3]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[4]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[5]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[6]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[7]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[8]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[9]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[10]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[11]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[12]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[13]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[14]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[15]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[2]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[1]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[2]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[3]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[4]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[5]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[6]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[2]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[7]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[3]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[8]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[4]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[9]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[5]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[10]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[6]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[11]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[7]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[12]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[8]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[13]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[9]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[14]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[10]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[15]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[11]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[12]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[13]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[14]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[15]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[1]                         ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[0]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[0]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay2_out1                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay3_out1                                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[1]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[1]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[2]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[2]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[3]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[3]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[4]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[4]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[5]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[5]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[6]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[6]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[7]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[7]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[8]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[8]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[9]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[9]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[10]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[10]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[11]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[11]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[12]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[12]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[13]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[13]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[14]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[14]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay1_out1[15]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay4_out1[15]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[1]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay3_out1[0]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[15]                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[0]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[1]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[3]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[12]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[15]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[15]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[14]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[13]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[12]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[11]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[10]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[9]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[8]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[7]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[6]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[5]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[4]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[3]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[2]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[1]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay3_out1[0]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[4]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[5]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[6]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[7]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[8]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[9]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[10]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[11]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[12]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[13]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[14]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[15]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[0]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[1]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[2]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[3]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[4]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[5]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[6]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[0]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[1]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[2]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[3]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[4]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[5]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[6]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[1]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[1]  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[3]                           ; 1                 ; 0       ;
;      - Delay_out1[0]                                                                                             ; 1                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_0                                                         ; 1                 ; 0       ;
;      - Delay_out1[1]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[2]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[3]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[4]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[5]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[6]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[7]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[8]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[9]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[10]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[11]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[12]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[13]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[14]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[15]                                                                                            ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[1]  ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[0]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[0]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay2_out1                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1                                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[15]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[0]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[14]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[13]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[12]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[11]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[10]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[9]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[8]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[7]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[6]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[5]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[4]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[3]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[2]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[1]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[1]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[1]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[2]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[2]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[3]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[3]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[4]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[4]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[5]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[5]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[6]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[6]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[7]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[7]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[8]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[8]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[9]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[9]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[10]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[10]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[11]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[11]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[12]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[12]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[13]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[13]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[14]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[14]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay1_out1[15]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay4_out1[15]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[15]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[14]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[13]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[12]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[11]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[10]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[9]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[8]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[7]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[6]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[5]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[4]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[3]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[2]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[1]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay3_out1[0]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[15]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[14]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[13]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[12]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[11]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[10]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[9]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[8]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[7]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[6]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[5]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[4]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[3]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay3_out1[2]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[1]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[2]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[3]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[4]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[5]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[6]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[7]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[8]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[9]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[10]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[11]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[12]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[13]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[14]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[15]                                                    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[1]  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[15]                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[14]                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[13]                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[12]                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[11]                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[10]                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[9]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[8]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[7]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[6]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[5]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[4]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[3]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[2]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[1]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay3_out1[0]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[5]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[4]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[3]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[2]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[1]                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[0]                                   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[1]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[1]  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[0]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[1]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[0]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[1]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[4]                       ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[0]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[0]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay2_out1                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay3_out1                                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[15]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[1]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[0]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[14]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[13]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[12]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[11]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[10]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[9]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[8]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[7]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[6]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[5]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[4]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[3]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[2]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[1]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[1]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[2]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[2]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[3]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[3]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[4]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[4]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[5]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[5]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[6]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[6]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[7]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[7]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[8]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[8]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[9]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[9]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[10]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[10]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[11]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[11]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[12]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[12]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[13]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[13]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[14]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[14]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay1_out1[15]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay4_out1[15]                                                   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[15]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[14]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[13]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[12]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[11]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[10]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[9]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[8]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[7]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[6]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[5]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[4]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[3]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[2]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[1]    ; 1                 ; 0       ;
;      - Delay1_out1[0]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[1]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[2]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[3]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[4]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[5]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[6]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[7]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[8]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[9]                                                                                            ; 1                 ; 0       ;
;      - Delay1_out1[10]                                                                                           ; 1                 ; 0       ;
;      - Delay1_out1[11]                                                                                           ; 1                 ; 0       ;
;      - Delay1_out1[12]                                                                                           ; 1                 ; 0       ;
;      - Delay1_out1[13]                                                                                           ; 1                 ; 0       ;
;      - Delay1_out1[14]                                                                                           ; 1                 ; 0       ;
;      - Delay1_out1[15]                                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[2]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[3]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[3]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[4]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[4]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[5]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[5]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[6]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[6]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[7]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[7]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[8]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[8]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[9]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[15]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[14]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[13]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[12]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[11]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[10]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[9]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[10]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[11]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[12]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[13]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[14]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[15]                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[15]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[14]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[13]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[12]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[11]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[10]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[9]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[8]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[7]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[6]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[5]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[4]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[3]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[2]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[1]    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[0]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[9]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[2]                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[15]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[14]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[13]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[12]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[11]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[10]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[9]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[8]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[7]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[6]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[5]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[4]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[3]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[2]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[1]    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay3_out1[0]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay3_out1[1]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay3_out1[2]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay3_out1[3]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay3_out1[4]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay3_out1[0]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay3_out1[1]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay3_out1[2]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay3_out1[3]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay3_out1[4]                      ; 1                 ; 0       ;
;      - Delay2_out1[0]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[1]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[2]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[3]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[4]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[5]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[6]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[7]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[8]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[9]                                                                                            ; 1                 ; 0       ;
;      - Delay2_out1[10]                                                                                           ; 1                 ; 0       ;
;      - Delay2_out1[11]                                                                                           ; 1                 ; 0       ;
;      - Delay2_out1[12]                                                                                           ; 1                 ; 0       ;
;      - Delay2_out1[13]                                                                                           ; 1                 ; 0       ;
;      - Delay2_out1[14]                                                                                           ; 1                 ; 0       ;
;      - Delay2_out1[15]                                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay3_out1[1]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[0]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[1]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[2]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[3]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[4]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[5]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[6]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[7]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[8]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[9]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[10]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[11]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[12]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[13]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[14]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[15]                                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[15]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[12]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[3]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[1]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[1]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[2]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[3]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[4]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[5]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[6]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[7]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[8]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[10]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[11]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[12]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[13]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[14]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[15]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[15]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[14]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[13]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[12]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[11]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[10]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[9]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[8]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[7]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[6]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[5]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[4]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[3]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[2]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[1]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[0]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[15]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[12]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[3]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[1]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[12]                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[1]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[3]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[12]                               ; 1                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_1                                                         ; 1                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[0]                                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[15]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[0]~0                                                 ; 1                 ; 0       ;
;      - Rate_Transition3_out1[1]~0                                                                                ; 1                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~0                                                       ; 1                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~2                                                       ; 1                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~3                                                       ; 1                 ; 0       ;
;      - DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~4                                                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[0]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[1]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[2]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[3]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[4]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[5]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[6]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[7]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[8]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[9]~SCLR_LUT                        ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[10]~SCLR_LUT                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[11]~SCLR_LUT                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[12]~SCLR_LUT                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[13]~SCLR_LUT                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[14]~SCLR_LUT                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]~SCLR_LUT                       ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - Rate_Transition5_out1[0]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[1]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[2]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[3]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[4]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[5]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[6]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[7]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[8]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[9]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition5_out1[10]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition5_out1[11]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition5_out1[12]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition5_out1[13]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition5_out1[14]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition5_out1[15]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition1_out1[0]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[1]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[2]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[3]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[4]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[5]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[6]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[7]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[8]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[9]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition1_out1[10]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition1_out1[11]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition1_out1[12]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition1_out1[13]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition1_out1[14]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition1_out1[15]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition3_out1[0]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[1]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[2]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[3]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[4]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[5]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[6]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[7]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[8]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[9]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition3_out1[10]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition3_out1[11]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition3_out1[12]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition3_out1[13]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition3_out1[14]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition3_out1[15]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]~SCLR_LUT                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - Rate_Transition4_out1[0]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[1]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[2]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[3]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[4]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[5]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[6]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[7]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[8]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[9]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition4_out1[10]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition4_out1[11]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition4_out1[12]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition4_out1[13]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition4_out1[14]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition4_out1[15]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition6_out1[0]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[1]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[2]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[3]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[4]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[5]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[6]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[7]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[8]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[9]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition6_out1[10]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition6_out1[11]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition6_out1[12]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition6_out1[13]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition6_out1[14]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition6_out1[15]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition2_out1[0]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[1]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[2]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[3]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[4]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[5]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[6]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[7]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[8]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[9]~SCLR_LUT                                                                         ; 1                 ; 0       ;
;      - Rate_Transition2_out1[10]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition2_out1[11]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition2_out1[12]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition2_out1[13]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition2_out1[14]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - Rate_Transition2_out1[15]~SCLR_LUT                                                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]~SCLR_LUT               ; 1                 ; 0       ;
; In1[0]                                                                                                           ;                   ;         ;
;      - Delay_out1[0]                                                                                             ; 1                 ; 0       ;
;      - Downsample2_out1[0]~0                                                                                     ; 1                 ; 0       ;
; In1[1]                                                                                                           ;                   ;         ;
;      - Delay_out1[1]                                                                                             ; 1                 ; 0       ;
;      - Downsample2_out1[1]~1                                                                                     ; 1                 ; 0       ;
; In1[2]                                                                                                           ;                   ;         ;
;      - Downsample2_out1[2]~2                                                                                     ; 0                 ; 0       ;
;      - Delay_out1[2]~feeder                                                                                      ; 0                 ; 0       ;
; In1[3]                                                                                                           ;                   ;         ;
;      - Delay_out1[3]                                                                                             ; 0                 ; 0       ;
;      - Downsample2_out1[3]~3                                                                                     ; 0                 ; 0       ;
; In1[4]                                                                                                           ;                   ;         ;
;      - Downsample2_out1[4]~4                                                                                     ; 1                 ; 0       ;
;      - Delay_out1[4]~feeder                                                                                      ; 1                 ; 0       ;
; In1[5]                                                                                                           ;                   ;         ;
;      - Delay_out1[5]                                                                                             ; 1                 ; 0       ;
;      - Downsample2_out1[5]~5                                                                                     ; 1                 ; 0       ;
; In1[6]                                                                                                           ;                   ;         ;
;      - Delay_out1[6]                                                                                             ; 0                 ; 0       ;
;      - Downsample2_out1[6]~6                                                                                     ; 0                 ; 0       ;
; In1[7]                                                                                                           ;                   ;         ;
;      - Delay_out1[7]                                                                                             ; 0                 ; 0       ;
;      - Downsample2_out1[7]~7                                                                                     ; 0                 ; 0       ;
; In1[8]                                                                                                           ;                   ;         ;
;      - Delay_out1[8]                                                                                             ; 0                 ; 0       ;
;      - Downsample2_out1[8]~8                                                                                     ; 0                 ; 0       ;
; In1[9]                                                                                                           ;                   ;         ;
;      - Downsample2_out1[9]~9                                                                                     ; 0                 ; 0       ;
;      - Delay_out1[9]~feeder                                                                                      ; 0                 ; 0       ;
; In1[10]                                                                                                          ;                   ;         ;
;      - Downsample2_out1[10]~10                                                                                   ; 0                 ; 0       ;
;      - Delay_out1[10]~feeder                                                                                     ; 0                 ; 0       ;
; In1[11]                                                                                                          ;                   ;         ;
;      - Downsample2_out1[11]~11                                                                                   ; 0                 ; 0       ;
;      - Delay_out1[11]~feeder                                                                                     ; 0                 ; 0       ;
; In1[12]                                                                                                          ;                   ;         ;
;      - Delay_out1[12]                                                                                            ; 0                 ; 0       ;
;      - Downsample2_out1[12]~12                                                                                   ; 0                 ; 0       ;
; In1[13]                                                                                                          ;                   ;         ;
;      - Delay_out1[13]                                                                                            ; 1                 ; 0       ;
;      - Downsample2_out1[13]~13                                                                                   ; 1                 ; 0       ;
; In1[14]                                                                                                          ;                   ;         ;
;      - Downsample2_out1[14]~14                                                                                   ; 0                 ; 0       ;
;      - Delay_out1[14]~feeder                                                                                     ; 0                 ; 0       ;
; In1[15]                                                                                                          ;                   ;         ;
;      - Delay_out1[15]                                                                                            ; 0                 ; 0       ;
;      - Downsample2_out1[15]~15                                                                                   ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                     ;
+------------------------------------------------------------+---------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                       ; Location            ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------+---------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Rate_Transition3_out1[1]~0                                 ; LABCELL_X29_Y16_N36 ; 108     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[15] ; FF_X31_Y35_N32      ; 24      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[0]~0  ; LABCELL_X19_Y35_N54 ; 917     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; clk                                                        ; PIN_AF14            ; 1124    ; Clock                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; reset                                                      ; PIN_AJ4             ; 1285    ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------+---------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_AF14 ; 1124    ; Global Clock         ; GCLK6            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; reset~input                                                                                               ; 1285    ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[0]~0                                                 ; 917     ;
; Rate_Transition3_out1[1]~0                                                                                ; 108     ;
; clk_enable~input                                                                                          ; 103     ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_1                                                         ; 97      ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[15]                                                ; 24      ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~3                                                          ; 17      ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~4                                                          ; 17      ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~0                                                          ; 17      ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~3                                                          ; 17      ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~9                                                          ; 16      ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~6                                                          ; 16      ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~8                                                          ; 16      ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~8                                                          ; 16      ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~5                                                          ; 16      ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay3_out1                                                       ; 16      ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay2_out1                                                       ; 16      ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1                                                       ; 16      ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay2_out1                                                       ; 16      ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay3_out1                                                       ; 16      ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay2_out1                                                       ; 16      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[5]                                                    ; 14      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[12]                                                   ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[11]                                                   ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[10]                                                   ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[9]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[8]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[7]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[6]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[4]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[3]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[2]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[1]                                                    ; 13      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[13]                                                   ; 12      ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[15]                                                ; 11      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[15]                                                   ; 11      ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[14]                                                   ; 11      ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Add_add_cast[13]                        ; 8       ;
; Rate_Transition4_out1[15]~SCLR_LUT                                                                        ; 7       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[15]~SCLR_LUT                                           ; 7       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[15]~SCLR_LUT                                         ; 7       ;
; Rate_Transition1_out1[15]~SCLR_LUT                                                                        ; 7       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[15]~SCLR_LUT                                          ; 7       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[15]~SCLR_LUT                                          ; 7       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[15]~SCLR_LUT                                          ; 7       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[4]                                                      ; 7       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[3]                                                      ; 7       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[2]                                                      ; 7       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[1]                                                      ; 7       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Add0~33                                          ; 7       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[0]                                                      ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[13]                                                ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[12]                                                ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[11]                                                ; 7       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Add0~33                                  ; 7       ;
; Threshold_Estimator:u_Threshold_Estimator|Threshold[0]                                                    ; 7       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay3_out1[15]                         ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]~SCLR_LUT                ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]~SCLR_LUT              ; 6       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]~SCLR_LUT                        ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]~SCLR_LUT                ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]~SCLR_LUT                ; 6       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]~SCLR_LUT               ; 6       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]~SCLR_LUT               ; 6       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[14]                                                ; 6       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Add0~37                                        ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[7]                                                 ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[6]                                                 ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[5]                                                 ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[2]                                                 ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[14]                                                ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[10]                                                ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[9]                                                 ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[8]                                                 ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[4]                                                 ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[3]                                                 ; 6       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Add0~13                                                           ; 6       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Add0~9                                                            ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Add0~37                                ; 6       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[15]                                                  ; 6       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[14]                                                  ; 6       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[13]                                                  ; 6       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Add0~37                               ; 6       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[13]                                                ; 5       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[12]                                                ; 5       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Add0~5                                                            ; 5       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[4]                                                   ; 5       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[12]                                                  ; 5       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[11]                                                  ; 5       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[10]                                                  ; 5       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[9]                                                   ; 5       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Add0~29                                      ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[3]                                                 ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[7]                                                 ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[6]                                                 ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[5]                                                 ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[4]                                                 ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[11]                                                ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[10]                                                ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[9]                                                 ; 4       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[8]                                                 ; 4       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[1]                                                 ; 4       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[0]                                                 ; 4       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay2_out1[15]                                                    ; 4       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Add0~57                                                            ; 4       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay3_out1[15]                          ; 4       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Add0~17                                                           ; 4       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Add0~1                                                            ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[0]                                                   ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[3]                                                   ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[2]                                                   ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[1]                                                   ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[7]                                                   ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[6]                                                   ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[5]                                                   ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay1_out1[8]                                                   ; 4       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay2_out1[15]                                                  ; 4       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Add0~57                                ; 4       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay2_out1[15]                                                  ; 4       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Add0~57                               ; 4       ;
; Rate_Transition2_out1[15]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition2_out1[14]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition2_out1[13]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition2_out1[12]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition2_out1[11]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition2_out1[10]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition2_out1[9]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[8]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[7]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[6]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[5]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[4]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[3]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[2]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[1]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition2_out1[0]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[15]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition6_out1[14]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition6_out1[13]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition6_out1[12]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition6_out1[11]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition6_out1[10]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition6_out1[9]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[8]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[7]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[6]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[5]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[4]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[3]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[2]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[1]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition6_out1[0]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[14]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition4_out1[13]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition4_out1[12]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition4_out1[11]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition4_out1[10]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition4_out1[9]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[8]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[7]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[6]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[5]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[4]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[3]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[2]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[1]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition4_out1[0]~SCLR_LUT                                                                         ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[14]~SCLR_LUT                                           ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[13]~SCLR_LUT                                           ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[12]~SCLR_LUT                                           ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[11]~SCLR_LUT                                           ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[10]~SCLR_LUT                                           ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[9]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[8]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[7]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[6]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[5]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[4]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[3]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[2]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[1]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|Delay1_out1[0]~SCLR_LUT                                            ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[14]~SCLR_LUT                                         ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[13]~SCLR_LUT                                         ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[12]~SCLR_LUT                                         ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[11]~SCLR_LUT                                         ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[10]~SCLR_LUT                                         ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[9]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[8]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[7]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[6]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[5]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[4]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[3]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[2]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[1]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Delay1_out1[0]~SCLR_LUT                                          ; 3       ;
; Rate_Transition3_out1[15]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition3_out1[14]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition3_out1[13]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition3_out1[12]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition3_out1[11]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition3_out1[10]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition3_out1[9]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[8]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[7]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[6]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[5]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[4]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[3]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[2]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[1]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition3_out1[0]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[14]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition1_out1[13]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition1_out1[12]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition1_out1[11]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition1_out1[10]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition1_out1[9]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[8]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[7]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[6]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[5]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[4]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[3]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[2]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[1]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition1_out1[0]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[15]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition5_out1[14]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition5_out1[13]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition5_out1[12]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition5_out1[11]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition5_out1[10]~SCLR_LUT                                                                        ; 3       ;
; Rate_Transition5_out1[9]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[8]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[7]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[6]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[5]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[4]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[3]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[2]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[1]~SCLR_LUT                                                                         ; 3       ;
; Rate_Transition5_out1[0]~SCLR_LUT                                                                         ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[15]~SCLR_LUT                                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[14]~SCLR_LUT                                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[13]~SCLR_LUT                                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[12]~SCLR_LUT                                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[11]~SCLR_LUT                                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[10]~SCLR_LUT                                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[9]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[8]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[7]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[6]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[5]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[4]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[3]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[2]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[1]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay2_out1[0]~SCLR_LUT                                        ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[14]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[13]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[12]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[11]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[10]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[9]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[8]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[7]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[6]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[5]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[4]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[3]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[2]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[1]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Delay7_out1[0]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[14]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[13]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[12]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[11]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[10]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[9]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[8]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[7]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[6]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[5]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[4]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[3]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[2]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[1]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Delay7_out1[0]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[14]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[13]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[12]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[11]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[10]~SCLR_LUT                                          ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[9]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[8]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[7]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[6]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[5]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[4]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[3]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[2]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[1]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Delay7_out1[0]~SCLR_LUT                                           ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[15]~31                                     ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~5                                                          ; 3       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~0                                                       ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[15]~31                                     ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~0                                                       ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[15]~31                                     ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~4                                                          ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~0                                                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Add_add_cast[13]                    ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Add0~17                             ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[2]                                                 ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[5]                                   ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Add0~17                              ; 3       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Add_add_cast[13]                               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~25                                      ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Add_add_cast[13]                       ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Add0~25                                                           ; 3       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Add0~21                                                           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay3_out1[15]                        ; 3       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay3_out1[15]                         ; 3       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Add_add_cast[13]                      ; 3       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay3_out1[15]                       ; 3       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]~SCLR_LUT                        ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]~SCLR_LUT                         ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]~SCLR_LUT                      ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]~SCLR_LUT                      ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]~SCLR_LUT                      ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]~SCLR_LUT                      ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]~SCLR_LUT                      ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]~SCLR_LUT                      ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]~SCLR_LUT                       ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]~SCLR_LUT                 ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]~SCLR_LUT               ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]~SCLR_LUT                ; 2       ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]~SCLR_LUT                ; 2       ;
; In1[15]~input                                                                                             ; 2       ;
; In1[14]~input                                                                                             ; 2       ;
; In1[13]~input                                                                                             ; 2       ;
; In1[12]~input                                                                                             ; 2       ;
; In1[11]~input                                                                                             ; 2       ;
; In1[10]~input                                                                                             ; 2       ;
; In1[9]~input                                                                                              ; 2       ;
; In1[8]~input                                                                                              ; 2       ;
; In1[7]~input                                                                                              ; 2       ;
; In1[6]~input                                                                                              ; 2       ;
; In1[5]~input                                                                                              ; 2       ;
; In1[4]~input                                                                                              ; 2       ;
; In1[3]~input                                                                                              ; 2       ;
; In1[2]~input                                                                                              ; 2       ;
; In1[1]~input                                                                                              ; 2       ;
; In1[0]~input                                                                                              ; 2       ;
; Downsample5_out1[15]~15                                                                                   ; 2       ;
; Downsample5_out1[14]~14                                                                                   ; 2       ;
; Downsample5_out1[13]~13                                                                                   ; 2       ;
; Downsample5_out1[12]~12                                                                                   ; 2       ;
; Downsample5_out1[11]~11                                                                                   ; 2       ;
; Downsample5_out1[10]~10                                                                                   ; 2       ;
; Downsample5_out1[9]~9                                                                                     ; 2       ;
; Downsample5_out1[8]~8                                                                                     ; 2       ;
; Downsample5_out1[7]~7                                                                                     ; 2       ;
; Downsample5_out1[6]~6                                                                                     ; 2       ;
; Downsample5_out1[5]~5                                                                                     ; 2       ;
; Downsample5_out1[4]~4                                                                                     ; 2       ;
; Downsample5_out1[3]~3                                                                                     ; 2       ;
; Downsample5_out1[2]~2                                                                                     ; 2       ;
; Downsample5_out1[1]~1                                                                                     ; 2       ;
; Downsample5_out1[0]~0                                                                                     ; 2       ;
; Downsample6_out1[15]~15                                                                                   ; 2       ;
; Downsample6_out1[14]~14                                                                                   ; 2       ;
; Downsample6_out1[13]~13                                                                                   ; 2       ;
; Downsample6_out1[12]~12                                                                                   ; 2       ;
; Downsample6_out1[11]~11                                                                                   ; 2       ;
; Downsample6_out1[10]~10                                                                                   ; 2       ;
; Downsample6_out1[9]~9                                                                                     ; 2       ;
; Downsample6_out1[8]~8                                                                                     ; 2       ;
; Downsample6_out1[7]~7                                                                                     ; 2       ;
; Downsample6_out1[6]~6                                                                                     ; 2       ;
; Downsample6_out1[5]~5                                                                                     ; 2       ;
; Downsample6_out1[4]~4                                                                                     ; 2       ;
; Downsample6_out1[3]~3                                                                                     ; 2       ;
; Downsample6_out1[2]~2                                                                                     ; 2       ;
; Downsample6_out1[1]~1                                                                                     ; 2       ;
; Downsample6_out1[0]~0                                                                                     ; 2       ;
; Downsample1_out1[15]~15                                                                                   ; 2       ;
; Downsample1_out1[14]~14                                                                                   ; 2       ;
; Downsample1_out1[13]~13                                                                                   ; 2       ;
; Downsample1_out1[12]~12                                                                                   ; 2       ;
; Downsample1_out1[11]~11                                                                                   ; 2       ;
; Downsample1_out1[10]~10                                                                                   ; 2       ;
; Downsample1_out1[9]~9                                                                                     ; 2       ;
; Downsample1_out1[8]~8                                                                                     ; 2       ;
; Downsample1_out1[7]~7                                                                                     ; 2       ;
; Downsample1_out1[6]~6                                                                                     ; 2       ;
; Downsample1_out1[5]~5                                                                                     ; 2       ;
; Downsample1_out1[4]~4                                                                                     ; 2       ;
; Downsample1_out1[3]~3                                                                                     ; 2       ;
; Downsample1_out1[2]~2                                                                                     ; 2       ;
; Downsample1_out1[1]~1                                                                                     ; 2       ;
; Downsample1_out1[0]~0                                                                                     ; 2       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~7                                                          ; 2       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~4                                                          ; 2       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~2                                                          ; 2       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~1                                                          ; 2       ;
; Downsample3_out1[15]~15                                                                                   ; 2       ;
; Downsample3_out1[14]~14                                                                                   ; 2       ;
; Downsample3_out1[13]~13                                                                                   ; 2       ;
; Downsample3_out1[12]~12                                                                                   ; 2       ;
; Downsample3_out1[11]~11                                                                                   ; 2       ;
; Downsample3_out1[10]~10                                                                                   ; 2       ;
; Downsample3_out1[9]~9                                                                                     ; 2       ;
; Downsample3_out1[8]~8                                                                                     ; 2       ;
; Downsample3_out1[7]~7                                                                                     ; 2       ;
; Downsample3_out1[6]~6                                                                                     ; 2       ;
; Downsample3_out1[5]~5                                                                                     ; 2       ;
; Downsample3_out1[4]~4                                                                                     ; 2       ;
; Downsample3_out1[3]~3                                                                                     ; 2       ;
; Downsample3_out1[2]~2                                                                                     ; 2       ;
; Downsample3_out1[1]~1                                                                                     ; 2       ;
; Downsample3_out1[0]~0                                                                                     ; 2       ;
; Downsample2_out1[15]~15                                                                                   ; 2       ;
; Downsample2_out1[14]~14                                                                                   ; 2       ;
; Downsample2_out1[13]~13                                                                                   ; 2       ;
; Downsample2_out1[12]~12                                                                                   ; 2       ;
; Downsample2_out1[11]~11                                                                                   ; 2       ;
; Downsample2_out1[10]~10                                                                                   ; 2       ;
; Downsample2_out1[9]~9                                                                                     ; 2       ;
; Downsample2_out1[8]~8                                                                                     ; 2       ;
; Downsample2_out1[7]~7                                                                                     ; 2       ;
; Downsample2_out1[6]~6                                                                                     ; 2       ;
; Downsample2_out1[5]~5                                                                                     ; 2       ;
; Downsample2_out1[4]~4                                                                                     ; 2       ;
; Downsample2_out1[3]~3                                                                                     ; 2       ;
; Downsample2_out1[2]~2                                                                                     ; 2       ;
; Downsample2_out1[1]~1                                                                                     ; 2       ;
; Downsample2_out1[0]~0                                                                                     ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~6                                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~5                                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~3                                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~2                                                          ; 2       ;
; Downsample4_out1[15]~15                                                                                   ; 2       ;
; Downsample4_out1[14]~14                                                                                   ; 2       ;
; Downsample4_out1[13]~13                                                                                   ; 2       ;
; Downsample4_out1[12]~12                                                                                   ; 2       ;
; Downsample4_out1[11]~11                                                                                   ; 2       ;
; Downsample4_out1[10]~10                                                                                   ; 2       ;
; Downsample4_out1[9]~9                                                                                     ; 2       ;
; Downsample4_out1[8]~8                                                                                     ; 2       ;
; Downsample4_out1[7]~7                                                                                     ; 2       ;
; Downsample4_out1[6]~6                                                                                     ; 2       ;
; Downsample4_out1[5]~5                                                                                     ; 2       ;
; Downsample4_out1[4]~4                                                                                     ; 2       ;
; Downsample4_out1[3]~3                                                                                     ; 2       ;
; Downsample4_out1[2]~2                                                                                     ; 2       ;
; Downsample4_out1[1]~1                                                                                     ; 2       ;
; Downsample4_out1[0]~0                                                                                     ; 2       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~6                                                          ; 2       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~2                                                          ; 2       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~1                                                          ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[15]                               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[15]                                                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[14]                                                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[13]                                                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[12]                                                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[11]                                                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[10]                                                ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[9]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[8]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[7]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[6]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[5]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[4]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[3]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[2]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[1]                                                 ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[0]                                                 ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Add_add_cast[13]                             ; 2       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Add1~1                                                            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[15]                                                  ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[14]                                                  ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[13]                                                  ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[12]                                                  ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[11]                                                  ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[10]                                                  ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[9]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[8]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[7]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[6]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[5]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[4]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[3]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[2]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[1]                                                   ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[0]                                                   ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[0]                                                 ; 2       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|Delay1_out1[1]                                                 ; 2       ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Add_add_cast[14]                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Add1~1                                                            ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[15] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[14] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[13] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[12] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[11] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[10] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[9]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[8]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[7]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[6]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[5]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[4]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[3]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[2]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[1]  ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Add_add_cast[14]                         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Add_add_cast[14]                       ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]~SCLR_LUT                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[14]~SCLR_LUT                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[13]~SCLR_LUT                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[12]~SCLR_LUT                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[11]~SCLR_LUT                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[10]~SCLR_LUT                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[9]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[8]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[7]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[6]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[5]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[4]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[3]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[2]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[1]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[0]~SCLR_LUT                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1~0                                 ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan1~3                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan1~2                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan1~1                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan1~0                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~11                                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~10                                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~9                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~8                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~7                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~6                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~5                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~4                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~3                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~2                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|LessThan0~1                                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[15]~30                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[14]~29                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[14]~28                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[13]~27                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[13]~26                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[12]~25                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[12]~24                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[11]~23                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[11]~22                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[10]~21                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[10]~20                                     ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[9]~19                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[9]~18                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[8]~17                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[8]~16                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[7]~15                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[7]~14                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[6]~13                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[6]~12                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[5]~11                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[5]~10                                      ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[4]~9                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[4]~8                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[3]~7                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[3]~6                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[2]~5                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[2]~4                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[1]~3                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[1]~2                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[0]~1                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~8                                                          ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[0]~0                                       ; 1       ;
; Soft_Thresholding3:u_Soft_Thresholding3|Equal0~0                                                          ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~4                                                       ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~3                                                       ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~2                                                       ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~1                                                       ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30~0                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~3                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~2                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~1                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~0                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~9                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~8                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~7                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~6                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~5                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~4                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~3                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~2                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~1                                                       ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_0_tmp~0                                                   ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_1~1                                                       ; 1       ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_1~0                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[15]~30                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[14]~29                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[14]~28                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[13]~27                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[13]~26                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[12]~25                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[12]~24                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[11]~23                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[11]~22                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[10]~21                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[10]~20                                     ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[9]~19                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[9]~18                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[8]~17                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[8]~16                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[7]~15                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[7]~14                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[6]~13                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[6]~12                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[5]~11                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[5]~10                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[4]~9                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[4]~8                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[3]~7                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[3]~6                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[2]~5                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[2]~4                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[1]~3                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[1]~2                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[0]~1                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~7                                                          ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[0]~0                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~1                                                          ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan1~3                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan1~2                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan1~1                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan1~0                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~10                                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~9                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~8                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~7                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~6                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~5                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~4                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~3                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~2                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|LessThan0~1                                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[15]~30                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[14]~29                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[14]~28                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[13]~27                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[13]~26                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[12]~25                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[12]~24                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[11]~23                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[11]~22                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[10]~21                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[10]~20                                     ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[9]~19                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[9]~18                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[8]~17                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[8]~16                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[7]~15                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[7]~14                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[6]~13                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[6]~12                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[5]~11                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[5]~10                                      ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[4]~9                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[4]~8                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[3]~7                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[3]~6                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[2]~5                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[2]~4                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[1]~3                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[1]~2                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[0]~1                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~7                                                          ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[0]~0                                       ; 1       ;
; Soft_Thresholding2:u_Soft_Thresholding2|Equal0~0                                                          ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[1]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[15]                      ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[14]                      ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[13]                      ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[12]                      ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[11]                      ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[10]                      ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[31]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[30]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[29]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[28]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[27]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[26]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[25]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_mul_temp[24]                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[9]                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~67                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~66                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[2]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[29]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[28]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[27]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[26]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[25]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[24]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[23]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[22]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[21]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[20]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[19]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[18]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[17]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[16]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_mul_temp[15]                 ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[29]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[28]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[27]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[26]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[25]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[24]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[23]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[22]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[21]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[20]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[19]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[18]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[17]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_mul_temp[16]               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~29                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~26                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~25                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[15]                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~22                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~21                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[14]                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~18                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~17                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[13]                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~14                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~13                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[12]                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~10                              ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~9                               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[11]                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~6                               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~5                               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[10]                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~2                               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add0~1                               ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[9]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[8]                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[8]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[7]                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[7]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[6]                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[6]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[5]                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[5]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[4]                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[4]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[3]                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~63                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~62                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[29]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[28]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[27]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[26]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[25]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[24]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[23]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[22]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[21]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[20]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[19]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[18]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[17]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_mul_temp[16]                  ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[3]                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[2]                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~53                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~50                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~49                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~46                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~45                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~42                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~41                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~38                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~37                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~34                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~33                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~30                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~29                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~26                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~25                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~22                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~21                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~18                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~17                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~14                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~13                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~10                       ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~9                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~6                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~5                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~2                        ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Add0~1                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~57                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~55                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~54                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~53                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~51                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~50                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~49                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~47                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~46                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~45                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~43                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~42                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~41                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~39                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~38                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~37                                ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add0~35                                ; 1       ;
+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                        ;
+-------------------------------+-------------+---------------------+-------------------+
; Statistic                     ; Number Used ; Available per Block ; Maximum Available ;
+-------------------------------+-------------+---------------------+-------------------+
; Independent 18x18             ; 61          ; 2.00                ; 224               ;
; DSP Block                     ; 61          ; --                  ; 112               ;
; DSP 18-bit Element            ; 61          ; 2.00                ; 224               ;
; Signed Multiplier             ; 15          ; --                  ; --                ;
; Unsigned Multiplier           ; 14          ; --                  ; --                ;
; Mixed Sign Multiplier         ; 32          ; --                  ; --                ;
; Dedicated Pre-Adder           ; 4           ; --                  ; --                ;
; Dedicated Coefficient Storage ; 4           ; --                  ; --                ;
+-------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 3,356 / 289,320 ( 1 % )   ;
; C12 interconnects                           ; 422 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 1,515 / 119,108 ( 1 % )   ;
; C4 interconnects                            ; 1,260 / 56,300 ( 2 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 159 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 399 / 84,580 ( < 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 700 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 1,039 / 20,720 ( 5 % )    ;
; R3 interconnects                            ; 1,784 / 130,992 ( 1 % )   ;
; R6 interconnects                            ; 2,403 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 10 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 36        ; 0            ; 36        ; 0            ; 0            ; 36        ; 36        ; 0            ; 36        ; 36        ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 36           ; 0         ; 36           ; 36           ; 0         ; 0         ; 36           ; 0         ; 0         ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ce_out             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_enable         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 43.6              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                           ; Destination Register                                                         ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; Delay_out1[13]                                                                                            ; Rate_Transition3_out1[13]                                                    ; 0.712             ;
; Delay_out1[14]                                                                                            ; Rate_Transition3_out1[14]                                                    ; 0.701             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[0]                                                 ; Rate_Transition5_out1[0]~_Duplicate_1                                        ; 0.584             ;
; Delay_out1[2]                                                                                             ; Rate_Transition3_out1[2]                                                     ; 0.584             ;
; Delay2_out1[1]                                                                                            ; Rate_Transition6_out1[1]                                                     ; 0.583             ;
; Delay_out1[7]                                                                                             ; Rate_Transition3_out1[7]                                                     ; 0.572             ;
; Delay1_out1[7]                                                                                            ; Rate_Transition4_out1[7]                                                     ; 0.570             ;
; Delay_out1[3]                                                                                             ; Rate_Transition3_out1[3]                                                     ; 0.568             ;
; Delay_out1[15]                                                                                            ; Rate_Transition3_out1[15]                                                    ; 0.568             ;
; Delay_out1[4]                                                                                             ; Rate_Transition3_out1[4]                                                     ; 0.567             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay2_out1[1]                                                 ; Rate_Transition5_out1[1]~_Duplicate_1                                        ; 0.565             ;
; Delay2_out1[8]                                                                                            ; Rate_Transition6_out1[8]                                                     ; 0.519             ;
; Delay2_out1[2]                                                                                            ; Rate_Transition6_out1[2]                                                     ; 0.518             ;
; Delay2_out1[4]                                                                                            ; Rate_Transition6_out1[4]                                                     ; 0.518             ;
; Delay2_out1[7]                                                                                            ; Rate_Transition6_out1[7]                                                     ; 0.518             ;
; Delay2_out1[6]                                                                                            ; Rate_Transition6_out1[6]                                                     ; 0.517             ;
; Delay1_out1[2]                                                                                            ; Rate_Transition4_out1[2]                                                     ; 0.517             ;
; Delay2_out1[9]                                                                                            ; Rate_Transition6_out1[9]                                                     ; 0.516             ;
; Delay2_out1[13]                                                                                           ; Rate_Transition6_out1[13]                                                    ; 0.516             ;
; Delay_out1[10]                                                                                            ; Rate_Transition3_out1[10]                                                    ; 0.516             ;
; Delay_out1[1]                                                                                             ; Rate_Transition3_out1[1]                                                     ; 0.515             ;
; Delay_out1[11]                                                                                            ; Rate_Transition3_out1[11]                                                    ; 0.515             ;
; Delay2_out1[10]                                                                                           ; Rate_Transition6_out1[10]                                                    ; 0.505             ;
; Delay1_out1[10]                                                                                           ; Rate_Transition4_out1[10]                                                    ; 0.505             ;
; Delay1_out1[6]                                                                                            ; Rate_Transition4_out1[6]                                                     ; 0.504             ;
; Delay1_out1[8]                                                                                            ; Rate_Transition4_out1[8]                                                     ; 0.504             ;
; Delay1_out1[12]                                                                                           ; Rate_Transition4_out1[12]                                                    ; 0.504             ;
; Delay2_out1[11]                                                                                           ; Rate_Transition6_out1[11]                                                    ; 0.503             ;
; Delay2_out1[14]                                                                                           ; Rate_Transition6_out1[14]                                                    ; 0.503             ;
; Delay2_out1[12]                                                                                           ; Rate_Transition6_out1[12]                                                    ; 0.502             ;
; Delay1_out1[3]                                                                                            ; Rate_Transition4_out1[3]                                                     ; 0.502             ;
; Delay_out1[9]                                                                                             ; Rate_Transition3_out1[9]                                                     ; 0.502             ;
; Delay_out1[0]                                                                                             ; Rate_Transition3_out1[0]                                                     ; 0.498             ;
; Delay_out1[5]                                                                                             ; Rate_Transition3_out1[5]                                                     ; 0.492             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[7]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.428             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[10] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.428             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[12] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.426             ;
; Delay1_out1[14]                                                                                           ; Rate_Transition4_out1[14]                                                    ; 0.426             ;
; Delay1_out1[15]                                                                                           ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~202 ; 0.424             ;
; Delay2_out1[3]                                                                                            ; Rate_Transition6_out1[3]                                                     ; 0.423             ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_1                                                         ; Rate_Transition6_out1[6]                                                     ; 0.401             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[12]                                                  ; Rate_Transition1_out1[12]~_Duplicate_1                                       ; 0.397             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[7]                                                   ; Rate_Transition1_out1[7]~_Duplicate_1                                        ; 0.394             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[14] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.384             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[6]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.380             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[15] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.339             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[9]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.338             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[2]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.335             ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[3]                                                      ; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[4]                         ; 0.313             ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[2]                                                      ; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[4]                         ; 0.312             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[1]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.298             ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[1]                                                      ; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|phase_1                            ; 0.259             ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[0]                                                      ; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[4]                         ; 0.257             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Delay1_out1[14]                                                ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[15]  ; 0.248             ;
; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[4]                                                      ; DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[0]                         ; 0.220             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[0]                                                   ; Rate_Transition1_out1[0]~_Duplicate_1                                        ; 0.217             ;
; Delay2_out1[15]                                                                                           ; Rate_Transition6_out1[15]                                                    ; 0.196             ;
; Delay2_out1[0]                                                                                            ; Rate_Transition6_out1[0]                                                     ; 0.156             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[11]                                                  ; Rate_Transition1_out1[11]~_Duplicate_1                                       ; 0.155             ;
; Delay1_out1[11]                                                                                           ; Rate_Transition4_out1[11]                                                    ; 0.115             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[14]                                                  ; Rate_Transition1_out1[14]~_Duplicate_1                                       ; 0.111             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[1]                                                   ; Rate_Transition1_out1[1]~_Duplicate_1                                        ; 0.110             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Delay2_out1[10]                                                  ; Rate_Transition1_out1[10]~_Duplicate_1                                       ; 0.106             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[10]                               ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.105             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[10]   ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.105             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[10] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.105             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[10] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.105             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[10] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.105             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[1]                                ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.105             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[8]                                ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[8]    ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[8]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[7]    ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[7]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[7]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[4]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[4]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[3]    ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[3]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.104             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[14]                               ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[14]   ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[14] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[14] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[13] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[12]                               ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[9]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[4]                                ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[2]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.103             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[1]    ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.102             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[1]    ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.102             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[1]  ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.102             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[13]                               ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[13]   ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[12]   ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[12]   ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[12] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[12] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[11]                               ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[11]   ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[11] ; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]   ; 0.101             ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "DWT_sym2_3_Level"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (184020): Starting Fitter periphery placement operations
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk~inputCLKENA0 with 1283 fanout uses global clock CLKCTRL_G6
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DWT_sym2_3_Level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 784 registers into blocks of type DSP block
    Extra Info (176220): Created 576 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.30 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/output_files/DWT_sym2_3_Level.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 6645 megabytes
    Info: Processing ended: Mon Apr 22 12:31:49 2024
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/output_files/DWT_sym2_3_Level.fit.smsg.


