{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "7316eb72",
   "metadata": {},
   "source": [
    "Importing Libraries needed to run script"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "fc89e174-4bd3-4334-9423-b2e9011005e5",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import pandas as pd\n",
    "import csv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "2b6a486e-5610-47f2-8c8f-f0b40e16adc4",
   "metadata": {
    "tags": []
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source tcl_add1.tcl\n",
      "# create_project -force [pwd]/Automation/Project_3 -part xc7a200tfbg676-2\n",
      "# set_property board_part xilinx.com:ac701:part0:1.4 [current_project]\n",
      "# set folder_path \"[pwd]/Modules\"\n",
      "# set file_list [glob -nocomplain -directory $folder_path *]\n",
      "# foreach file $file_list {\n",
      "#     \n",
      "#     set full_path [file join $folder_path $file]\n",
      "#     add_files -norecurse $full_path\n",
      "# }\n",
      "# update_compile_order -fileset sources_1\n",
      "# close_project\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 02:45:04 2024...\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "os.system(\"vivado -mode batch -source tcl_add1.tcl\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "730e2a9e",
   "metadata": {},
   "outputs": [],
   "source": [
    "#Creates a directory listing modules\n",
    "dir=os.listdir('Modules')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "47d8e94a-95b4-4a18-9834-bfd4e70743ff",
   "metadata": {},
   "outputs": [],
   "source": [
    "#Makes Results folder for all names of files excluding .v extension\n",
    "for file in dir:\n",
    "    os.mkdir('Results/'+file[:-2])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "0dff1763",
   "metadata": {},
   "outputs": [],
   "source": [
    "#makes files named power.txt,timing.txt,utilization.txt for all the designs\n",
    "\n",
    "dir_results = os.listdir('Results')\n",
    "\n",
    "for file in dir_results:\n",
    "    file_path = os.path.join('Results/'+file, 'power.txt')\n",
    "    file_path1 = os.path.join('Results/'+file, 'timing.txt')\n",
    "    file_path2 = os.path.join('Results/'+file, 'utilization.txt')\n",
    "    file_content = \"Synthesis Error\"\n",
    "    with open(file_path, 'w') as file_object:\n",
    "        file_object.write(file_content)\n",
    "    with open(file_path1, 'w') as file_object:\n",
    "        file_object.write(file_content)\n",
    "    with open(file_path2, 'w') as file_object:\n",
    "        file_object.write(file_content)\n",
    "\n",
    "    \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "8da53129",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source tcl_run3.tcl\n",
      "# open_project [pwd]/Automation/Project_3.xpr\n",
      "Scanning sources...\n",
      "Finished scanning sources\n",
      "# set_property source_mgmt_mode None [current_project]\n",
      "# update_compile_order -fileset sources_1\n",
      "# set folder_path \"[pwd]/Modules\"\n",
      "# set file_list [glob -nocomplain -directory $folder_path *]\n",
      "# foreach file $file_list {\n",
      "#     set file_name [file tail $file]\n",
      "#     set log_file_path \"[pwd]/Automation/Project_3.runs/synth_1/runme.log\"\n",
      "#     \n",
      "# \n",
      "#     set_property top [string trimright $file_name \".v\"] [current_fileset]\n",
      "#     set_property source_mgmt_mode None [current_project]\n",
      "#     update_compile_order -fileset sources_1\n",
      "# \n",
      "#     reset_run synth_1\n",
      "#     launch_runs synth_1 -jobs 40\n",
      "#     wait_on_run synth_1\n",
      "#     set log_content [read [open $log_file_path]]\n",
      "# \n",
      "#         # Check if synthesis log contains keywords indicating failure\n",
      "#         if {[file exists $log_file_path]} {\n",
      "#             if {[string match -nocase \"*Vivado Synthesis failed*\" $log_content]} {\n",
      "#                 # Print the error message from the log\n",
      "#                 puts \"Synthesis failed for $file_name. Error message from log:\\n$log_content\"\n",
      "# \n",
      "#                 # Continue to the next iteration of the loop\n",
      "#                 continue\n",
      "#             }\n",
      "#         }\n",
      "# \n",
      "#         reset_run impl_1\n",
      "#         launch_runs impl_1 -jobs 40\n",
      "#         wait_on_run impl_1\n",
      "# \n",
      "#         # If implementation is run, the reports are generated and saved in the Impl folder\n",
      "#         open_run impl_1\n",
      "#         report_power > Results/[string trimright $file_name \".v\"]/power.txt\n",
      "#         report_timing > Results/[string trimright $file_name \".v\"]/timing.txt\n",
      "#         report_utilization > Results/[string trimright $file_name \".v\"]/utilization.txt\n",
      "#    }\n",
      "[Tue Feb 13 03:25:45 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/deven/IC_test/Automation/Project_3.runs/synth_1/runme.log\n",
      "[Tue Feb 13 03:25:46 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log dff.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dff.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source dff.tcl -notrace\n",
      "Command: synth_design -top dff -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 57603 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1485.992 ; gain = 87.875 ; free physical = 412821 ; free virtual = 612826\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'dff' [/home/deven/IC_test/Modules/dff.v:3]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [/home/deven/IC_test/Modules/dff.v:3]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1531.625 ; gain = 133.508 ; free physical = 412827 ; free virtual = 612835\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1531.625 ; gain = 133.508 ; free physical = 412831 ; free virtual = 612840\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.625 ; gain = 141.508 ; free physical = 412829 ; free virtual = 612838\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1547.633 ; gain = 149.516 ; free physical = 412829 ; free virtual = 612838\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module dff \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1675.199 ; gain = 277.082 ; free physical = 412368 ; free virtual = 612348\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412368 ; free virtual = 612348\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |FDRE |     1|\n",
      "|3     |IBUF |     2|\n",
      "|4     |OBUF |     1|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     5|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.203 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1675.207 ; gain = 277.086 ; free physical = 412367 ; free virtual = 612347\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1770.270 ; gain = 383.727 ; free physical = 412480 ; free virtual = 612477\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/synth_1/dff.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file dff_utilization_synth.rpt -pb dff_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1794.289 ; gain = 0.000 ; free physical = 412481 ; free virtual = 612477\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:26:27 2024...\n",
      "[Tue Feb 13 03:26:27 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1402.117 ; gain = 0.000 ; free physical = 413114 ; free virtual = 613109\n",
      "[Tue Feb 13 03:26:28 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/deven/IC_test/Automation/Project_3.runs/impl_1/runme.log\n",
      "[Tue Feb 13 03:26:28 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log dff.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dff.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source dff.tcl -notrace\n",
      "Command: link_design -top dff -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1689.984 ; gain = 299.445 ; free physical = 412561 ; free virtual = 612614\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1757.012 ; gain = 67.027 ; free physical = 412563 ; free virtual = 612616\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2206.707 ; gain = 449.695 ; free physical = 412179 ; free virtual = 612210\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 412190 ; free virtual = 612221\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 412190 ; free virtual = 612221\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 412190 ; free virtual = 612221\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 412190 ; free virtual = 612221\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 412190 ; free virtual = 612221\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 412190 ; free virtual = 612221\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.711 ; gain = 0.000 ; free physical = 412190 ; free virtual = 612221\n",
      "Ending Logic Optimization Task | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 412190 ; free virtual = 612221\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2206.711 ; gain = 0.000 ; free physical = 412189 ; free virtual = 612221\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 13371e9e9\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.711 ; gain = 0.000 ; free physical = 412189 ; free virtual = 612221\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2206.711 ; gain = 516.727 ; free physical = 412189 ; free virtual = 612221\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/dff_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file dff_drc_opted.rpt -pb dff_drc_opted.pb -rpx dff_drc_opted.rpx\n",
      "Command: report_drc -file dff_drc_opted.rpt -pb dff_drc_opted.pb -rpx dff_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/dff_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.047 ; gain = 0.000 ; free physical = 412143 ; free virtual = 612179\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d94ff110\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2287.047 ; gain = 0.000 ; free physical = 412143 ; free virtual = 612179\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.047 ; gain = 0.000 ; free physical = 412143 ; free virtual = 612179\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1512aa05a\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.320 ; gain = 42.273 ; free physical = 412148 ; free virtual = 612185\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 24a01871d\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.320 ; gain = 42.273 ; free physical = 412147 ; free virtual = 612184\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 24a01871d\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.320 ; gain = 42.273 ; free physical = 412148 ; free virtual = 612185\n",
      "Phase 1 Placer Initialization | Checksum: 24a01871d\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.320 ; gain = 42.273 ; free physical = 412148 ; free virtual = 612185\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 24a01871d\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.320 ; gain = 42.273 ; free physical = 412144 ; free virtual = 612181\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 1c2deee03\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412100 ; free virtual = 612136\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 1c2deee03\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412100 ; free virtual = 612136\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eefae300\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412098 ; free virtual = 612135\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1a2d092f7\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412097 ; free virtual = 612133\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1a2d092f7\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412097 ; free virtual = 612133\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412091 ; free virtual = 612128\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412091 ; free virtual = 612128\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412091 ; free virtual = 612128\n",
      "Phase 3 Detail Placement | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412091 ; free virtual = 612128\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412091 ; free virtual = 612128\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412095 ; free virtual = 612132\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412095 ; free virtual = 612132\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412095 ; free virtual = 612132\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca42efa0\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412095 ; free virtual = 612132\n",
      "Ending Placer Task | Checksum: f9ca723b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.379 ; gain = 195.332 ; free physical = 412133 ; free virtual = 612170\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2482.379 ; gain = 0.000 ; free physical = 412132 ; free virtual = 612170\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/dff_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file dff_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2482.379 ; gain = 0.000 ; free physical = 412124 ; free virtual = 612161\n",
      "INFO: [runtcl-4] Executing : report_utilization -file dff_utilization_placed.rpt -pb dff_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2482.379 ; gain = 0.000 ; free physical = 412139 ; free virtual = 612175\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file dff_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2482.379 ; gain = 0.000 ; free physical = 412138 ; free virtual = 612175\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 207a812b ConstDB: 0 ShapeSum: d94ff110 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 116f43c0c\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2598.734 ; gain = 116.355 ; free physical = 411757 ; free virtual = 611814\n",
      "Post Restoration Checksum: NetGraph: b1572d84 NumContArr: 659d0e88 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 116f43c0c\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2610.723 ; gain = 128.344 ; free physical = 411717 ; free virtual = 611774\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 116f43c0c\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2610.723 ; gain = 128.344 ; free physical = 411717 ; free virtual = 611774\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: 1aa3ff253\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411681 ; free virtual = 611737\n",
      "\n",
      "Phase 3 Initial Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 3 Initial Routing | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411663 ; free virtual = 611719\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411663 ; free virtual = 611719\n",
      "Phase 4 Rip-up And Reroute | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411663 ; free virtual = 611719\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411663 ; free virtual = 611719\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411663 ; free virtual = 611719\n",
      "Phase 6 Post Hold Fix | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411663 ; free virtual = 611719\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 2.0245e-05 %\n",
      "  Global Horizontal Routing Utilization  = 0.000132188 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411664 ; free virtual = 611719\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411664 ; free virtual = 611719\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411663 ; free virtual = 611718\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2626.238 ; gain = 143.859 ; free physical = 411718 ; free virtual = 611774\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2626.242 ; gain = 143.863 ; free physical = 411714 ; free virtual = 611769\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2626.242 ; gain = 0.000 ; free physical = 411711 ; free virtual = 611767\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/dff_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file dff_drc_routed.rpt -pb dff_drc_routed.pb -rpx dff_drc_routed.rpx\n",
      "Command: report_drc -file dff_drc_routed.rpt -pb dff_drc_routed.pb -rpx dff_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/dff_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file dff_methodology_drc_routed.rpt -pb dff_methodology_drc_routed.pb -rpx dff_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file dff_methodology_drc_routed.rpt -pb dff_methodology_drc_routed.pb -rpx dff_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/dff_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file dff_power_routed.rpt -pb dff_power_summary_routed.pb -rpx dff_power_routed.rpx\n",
      "Command: report_power -file dff_power_routed.rpt -pb dff_power_summary_routed.pb -rpx dff_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file dff_route_status.rpt -pb dff_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dff_timing_summary_routed.rpt -pb dff_timing_summary_routed.pb -rpx dff_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file dff_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file dff_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dff_bus_skew_routed.rpt -pb dff_bus_skew_routed.pb -rpx dff_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:28:32 2024...\n",
      "[Tue Feb 13 03:28:38 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:10 . Memory (MB): peak = 1402.117 ; gain = 0.000 ; free physical = 413016 ; free virtual = 613072\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1695.996 ; gain = 5.000 ; free physical = 412769 ; free virtual = 612822\n",
      "Restored from archive | CPU: 0.170000 secs | Memory: 0.931320 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1695.996 ; gain = 5.000 ; free physical = 412769 ; free virtual = 612822\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1695.996 ; gain = 293.879 ; free physical = 412769 ; free virtual = 612822\n",
      "[Tue Feb 13 03:29:33 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/deven/IC_test/Automation/Project_3.runs/synth_1/runme.log\n",
      "[Tue Feb 13 03:29:33 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log mux21.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux21.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source mux21.tcl -notrace\n",
      "Command: synth_design -top mux21 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 60520 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1485.992 ; gain = 87.875 ; free physical = 411729 ; free virtual = 611778\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'mux21' [/home/deven/IC_test/Modules/mux21.v:23]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'mux21' (1#1) [/home/deven/IC_test/Modules/mux21.v:23]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1531.625 ; gain = 133.508 ; free physical = 411741 ; free virtual = 611791\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1531.625 ; gain = 133.508 ; free physical = 411737 ; free virtual = 611789\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1539.625 ; gain = 141.508 ; free physical = 411733 ; free virtual = 611786\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1547.633 ; gain = 149.516 ; free physical = 411728 ; free virtual = 611781\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module mux21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1702.027 ; gain = 303.910 ; free physical = 411630 ; free virtual = 611684\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411621 ; free virtual = 611677\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411620 ; free virtual = 611676\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411602 ; free virtual = 611658\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411602 ; free virtual = 611658\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411602 ; free virtual = 611657\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411602 ; free virtual = 611657\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411602 ; free virtual = 611657\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411602 ; free virtual = 611657\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |LUT3 |     1|\n",
      "|2     |IBUF |     3|\n",
      "|3     |OBUF |     1|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     5|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411602 ; free virtual = 611657\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.031 ; gain = 303.914 ; free physical = 411604 ; free virtual = 611660\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1702.035 ; gain = 303.914 ; free physical = 411604 ; free virtual = 611660\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1789.051 ; gain = 402.508 ; free physical = 411522 ; free virtual = 611577\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/synth_1/mux21.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file mux21_utilization_synth.rpt -pb mux21_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1813.070 ; gain = 0.000 ; free physical = 411525 ; free virtual = 611580\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:30:14 2024...\n",
      "[Tue Feb 13 03:30:15 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2353.785 ; gain = 0.000 ; free physical = 412163 ; free virtual = 612217\n",
      "[Tue Feb 13 03:30:15 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/deven/IC_test/Automation/Project_3.runs/impl_1/runme.log\n",
      "[Tue Feb 13 03:30:15 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log mux21.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mux21.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source mux21.tcl -notrace\n",
      "Command: link_design -top mux21 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1689.984 ; gain = 299.445 ; free physical = 411320 ; free virtual = 611368\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1761.012 ; gain = 71.027 ; free physical = 411317 ; free virtual = 611365\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2206.707 ; gain = 445.695 ; free physical = 411425 ; free virtual = 611380\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 411435 ; free virtual = 611390\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 411435 ; free virtual = 611390\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 411435 ; free virtual = 611390\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 411435 ; free virtual = 611390\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 411435 ; free virtual = 611390\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 411435 ; free virtual = 611390\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.711 ; gain = 0.000 ; free physical = 411435 ; free virtual = 611390\n",
      "Ending Logic Optimization Task | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2206.711 ; gain = 0.004 ; free physical = 411435 ; free virtual = 611390\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2206.711 ; gain = 0.000 ; free physical = 411434 ; free virtual = 611389\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 1691952ec\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.711 ; gain = 0.000 ; free physical = 411434 ; free virtual = 611389\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2206.711 ; gain = 516.727 ; free physical = 411434 ; free virtual = 611389\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/mux21_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file mux21_drc_opted.rpt -pb mux21_drc_opted.pb -rpx mux21_drc_opted.rpx\n",
      "Command: report_drc -file mux21_drc_opted.rpt -pb mux21_drc_opted.pb -rpx mux21_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/mux21_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.047 ; gain = 0.000 ; free physical = 411404 ; free virtual = 611359\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 73bfcc0f\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2287.047 ; gain = 0.000 ; free physical = 411404 ; free virtual = 611359\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.047 ; gain = 0.000 ; free physical = 411404 ; free virtual = 611359\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 171665400\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2327.059 ; gain = 40.012 ; free physical = 411392 ; free virtual = 611347\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 1b61ee061\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2327.059 ; gain = 40.012 ; free physical = 411392 ; free virtual = 611348\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 1b61ee061\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2327.059 ; gain = 40.012 ; free physical = 411392 ; free virtual = 611348\n",
      "Phase 1 Placer Initialization | Checksum: 1b61ee061\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2327.059 ; gain = 40.012 ; free physical = 411392 ; free virtual = 611348\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 1b61ee061\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2327.059 ; gain = 40.012 ; free physical = 411396 ; free virtual = 611343\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 23cc97de8\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411354 ; free virtual = 611299\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 23cc97de8\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411354 ; free virtual = 611299\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f6a5837b\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411353 ; free virtual = 611298\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 23cc97de8\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411353 ; free virtual = 611298\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 23cc97de8\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411353 ; free virtual = 611298\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411343 ; free virtual = 611290\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411343 ; free virtual = 611290\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411343 ; free virtual = 611290\n",
      "Phase 3 Detail Placement | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411343 ; free virtual = 611290\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411343 ; free virtual = 611290\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411347 ; free virtual = 611294\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411347 ; free virtual = 611294\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411347 ; free virtual = 611294\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1afe31014\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411347 ; free virtual = 611294\n",
      "Ending Placer Task | Checksum: fa9fd4d7\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.117 ; gain = 203.070 ; free physical = 411386 ; free virtual = 611333\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2490.117 ; gain = 0.000 ; free physical = 411385 ; free virtual = 611333\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/mux21_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file mux21_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2490.117 ; gain = 0.000 ; free physical = 411373 ; free virtual = 611320\n",
      "INFO: [runtcl-4] Executing : report_utilization -file mux21_utilization_placed.rpt -pb mux21_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2490.117 ; gain = 0.000 ; free physical = 411388 ; free virtual = 611335\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file mux21_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2490.117 ; gain = 0.000 ; free physical = 411387 ; free virtual = 611334\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 86e008c8 ConstDB: 0 ShapeSum: 73bfcc0f RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2597.469 ; gain = 107.352 ; free physical = 411186 ; free virtual = 611131\n",
      "Post Restoration Checksum: NetGraph: f6a7c8cf NumContArr: 525af554 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2609.457 ; gain = 119.340 ; free physical = 411146 ; free virtual = 611092\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2609.457 ; gain = 119.340 ; free physical = 411146 ; free virtual = 611092\n",
      "Phase 2 Router Initialization | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411143 ; free virtual = 611089\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: d2c13dd6\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411134 ; free virtual = 611080\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411135 ; free virtual = 611081\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411135 ; free virtual = 611081\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411135 ; free virtual = 611081\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411135 ; free virtual = 611081\n",
      "Phase 6 Post Hold Fix | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411135 ; free virtual = 611081\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 8.09799e-05 %\n",
      "  Global Horizontal Routing Utilization  = 0.000264375 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2624.973 ; gain = 134.855 ; free physical = 411135 ; free virtual = 611081\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 2625.973 ; gain = 135.855 ; free physical = 411134 ; free virtual = 611079\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 1d488fcac\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 2625.973 ; gain = 135.855 ; free physical = 411134 ; free virtual = 611079\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 2625.973 ; gain = 135.855 ; free physical = 411182 ; free virtual = 611127\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2625.977 ; gain = 135.859 ; free physical = 411182 ; free virtual = 611127\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2625.977 ; gain = 0.000 ; free physical = 411182 ; free virtual = 611128\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/mux21_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file mux21_drc_routed.rpt -pb mux21_drc_routed.pb -rpx mux21_drc_routed.rpx\n",
      "Command: report_drc -file mux21_drc_routed.rpt -pb mux21_drc_routed.pb -rpx mux21_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/mux21_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file mux21_methodology_drc_routed.rpt -pb mux21_methodology_drc_routed.pb -rpx mux21_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file mux21_methodology_drc_routed.rpt -pb mux21_methodology_drc_routed.pb -rpx mux21_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/mux21_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file mux21_power_routed.rpt -pb mux21_power_summary_routed.pb -rpx mux21_power_routed.rpx\n",
      "Command: report_power -file mux21_power_routed.rpt -pb mux21_power_summary_routed.pb -rpx mux21_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file mux21_route_status.rpt -pb mux21_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mux21_timing_summary_routed.rpt -pb mux21_timing_summary_routed.pb -rpx mux21_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file mux21_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file mux21_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mux21_bus_skew_routed.rpt -pb mux21_bus_skew_routed.pb -rpx mux21_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:32:10 2024...\n",
      "[Tue Feb 13 03:32:15 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:00 . Memory (MB): peak = 2353.785 ; gain = 0.000 ; free physical = 412334 ; free virtual = 612278\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2353.785 ; gain = 0.000 ; free physical = 412327 ; free virtual = 612275\n",
      "Restored from archive | CPU: 0.020000 secs | Memory: 0.017120 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2353.785 ; gain = 0.000 ; free physical = 412327 ; free virtual = 612275\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 03:32:18 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/deven/IC_test/Automation/Project_3.runs/synth_1/runme.log\n",
      "[Tue Feb 13 03:32:18 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log multiply.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiply.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source multiply.tcl -notrace\n",
      "Command: synth_design -top multiply -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 64911 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 411868 ; free virtual = 611828\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'multiply' [/home/deven/IC_test/Modules/multiply.v:23]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'multiply' (1#1) [/home/deven/IC_test/Modules/multiply.v:23]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 411880 ; free virtual = 611840\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1531.621 ; gain = 133.508 ; free physical = 411879 ; free virtual = 611839\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.621 ; gain = 141.508 ; free physical = 411876 ; free virtual = 611837\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1547.625 ; gain = 149.512 ; free physical = 411876 ; free virtual = 611836\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1703.242 ; gain = 305.129 ; free physical = 411655 ; free virtual = 611634\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411656 ; free virtual = 611635\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411650 ; free virtual = 611629\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411630 ; free virtual = 611609\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411630 ; free virtual = 611609\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411629 ; free virtual = 611608\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411629 ; free virtual = 611608\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411629 ; free virtual = 611608\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411629 ; free virtual = 611608\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-------+------+\n",
      "|      |Cell   |Count |\n",
      "+------+-------+------+\n",
      "|1     |CARRY4 |    13|\n",
      "|2     |LUT2   |    30|\n",
      "|3     |LUT3   |     7|\n",
      "|4     |LUT4   |    21|\n",
      "|5     |LUT5   |     1|\n",
      "|6     |LUT6   |    45|\n",
      "|7     |IBUF   |    18|\n",
      "|8     |OBUF   |    17|\n",
      "+------+-------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |   152|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411629 ; free virtual = 611608\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.246 ; gain = 305.133 ; free physical = 411631 ; free virtual = 611610\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1703.250 ; gain = 305.133 ; free physical = 411631 ; free virtual = 611610\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1847.293 ; gain = 460.754 ; free physical = 411593 ; free virtual = 611572\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/synth_1/multiply.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file multiply_utilization_synth.rpt -pb multiply_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1871.312 ; gain = 0.000 ; free physical = 411593 ; free virtual = 611572\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:32:57 2024...\n",
      "[Tue Feb 13 03:32:57 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2366.785 ; gain = 0.000 ; free physical = 412232 ; free virtual = 612211\n",
      "[Tue Feb 13 03:32:57 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/deven/IC_test/Automation/Project_3.runs/impl_1/runme.log\n",
      "[Tue Feb 13 03:32:57 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log multiply.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source multiply.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source multiply.tcl -notrace\n",
      "Command: link_design -top multiply -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1689.988 ; gain = 299.445 ; free physical = 411617 ; free virtual = 611661\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.020 ; gain = 83.031 ; free physical = 411687 ; free virtual = 611627\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 18884ce65\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2262.711 ; gain = 489.691 ; free physical = 411434 ; free virtual = 611353\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 18884ce65\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2262.715 ; gain = 0.004 ; free physical = 411499 ; free virtual = 611418\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 14dd5afb5\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2262.715 ; gain = 0.004 ; free physical = 411499 ; free virtual = 611418\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 126303014\n",
      "\n",
      "Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2262.715 ; gain = 0.004 ; free physical = 411500 ; free virtual = 611418\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 126303014\n",
      "\n",
      "Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2262.715 ; gain = 0.004 ; free physical = 411500 ; free virtual = 611418\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 158393e90\n",
      "\n",
      "Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2318.738 ; gain = 56.027 ; free physical = 411499 ; free virtual = 611418\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 158393e90\n",
      "\n",
      "Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2318.738 ; gain = 56.027 ; free physical = 411499 ; free virtual = 611418\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.738 ; gain = 0.000 ; free physical = 411499 ; free virtual = 611418\n",
      "Ending Logic Optimization Task | Checksum: 158393e90\n",
      "\n",
      "Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2318.738 ; gain = 56.027 ; free physical = 411499 ; free virtual = 611418\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 158393e90\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2318.742 ; gain = 0.004 ; free physical = 411500 ; free virtual = 611418\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 158393e90\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.742 ; gain = 0.000 ; free physical = 411500 ; free virtual = 611418\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 2318.742 ; gain = 628.754 ; free physical = 411500 ; free virtual = 611418\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/multiply_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file multiply_drc_opted.rpt -pb multiply_drc_opted.pb -rpx multiply_drc_opted.rpx\n",
      "Command: report_drc -file multiply_drc_opted.rpt -pb multiply_drc_opted.pb -rpx multiply_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/multiply_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2382.773 ; gain = 32.012 ; free physical = 411394 ; free virtual = 611376\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411393 ; free virtual = 611371\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 780e2ac8\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411393 ; free virtual = 611371\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411394 ; free virtual = 611371\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12940554e\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411396 ; free virtual = 611374\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 1cb1d0bf3\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411397 ; free virtual = 611375\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 1cb1d0bf3\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411397 ; free virtual = 611375\n",
      "Phase 1 Placer Initialization | Checksum: 1cb1d0bf3\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411397 ; free virtual = 611375\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 1cb1d0bf3\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2382.773 ; gain = 0.000 ; free physical = 411394 ; free virtual = 611371\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 159ddd94b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411314 ; free virtual = 611285\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 159ddd94b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411314 ; free virtual = 611285\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1846b0879\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411313 ; free virtual = 611284\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1b0a8ad3b\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411313 ; free virtual = 611284\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1b0a8ad3b\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411312 ; free virtual = 611283\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411309 ; free virtual = 611281\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411309 ; free virtual = 611281\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411310 ; free virtual = 611282\n",
      "Phase 3 Detail Placement | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411310 ; free virtual = 611282\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411309 ; free virtual = 611281\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411314 ; free virtual = 611286\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411314 ; free virtual = 611286\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411314 ; free virtual = 611286\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176b40ccd\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411314 ; free virtual = 611286\n",
      "Ending Placer Task | Checksum: 173dfd6f5\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411353 ; free virtual = 611324\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2521.820 ; gain = 139.047 ; free physical = 411353 ; free virtual = 611324\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2521.820 ; gain = 0.000 ; free physical = 411360 ; free virtual = 611332\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/multiply_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file multiply_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2521.820 ; gain = 0.000 ; free physical = 411349 ; free virtual = 611321\n",
      "INFO: [runtcl-4] Executing : report_utilization -file multiply_utilization_placed.rpt -pb multiply_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2521.820 ; gain = 0.000 ; free physical = 411370 ; free virtual = 611341\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file multiply_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2521.820 ; gain = 0.000 ; free physical = 411370 ; free virtual = 611342\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: fbd1ac2d ConstDB: 0 ShapeSum: 780e2ac8 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 105d56bff\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.191 ; gain = 106.371 ; free physical = 411168 ; free virtual = 611106\n",
      "Post Restoration Checksum: NetGraph: 7de44605 NumContArr: 87f125fa Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 105d56bff\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2639.180 ; gain = 117.359 ; free physical = 411136 ; free virtual = 611074\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 105d56bff\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2639.180 ; gain = 117.359 ; free physical = 411136 ; free virtual = 611074\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: e7b5d0a6\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411135 ; free virtual = 611073\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 81beb624\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411124 ; free virtual = 611062\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 13\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: b9b9fecd\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411116 ; free virtual = 611060\n",
      "Phase 4 Rip-up And Reroute | Checksum: b9b9fecd\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411116 ; free virtual = 611060\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: b9b9fecd\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411116 ; free virtual = 611060\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: b9b9fecd\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411117 ; free virtual = 611060\n",
      "Phase 6 Post Hold Fix | Checksum: b9b9fecd\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411117 ; free virtual = 611060\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.0101022 %\n",
      "  Global Horizontal Routing Utilization  = 0.00766689 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: b9b9fecd\n",
      "\n",
      "Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411117 ; free virtual = 611061\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: b9b9fecd\n",
      "\n",
      "Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411116 ; free virtual = 611059\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 13ab9b100\n",
      "\n",
      "Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411117 ; free virtual = 611061\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.695 ; gain = 132.875 ; free physical = 411166 ; free virtual = 611110\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2654.699 ; gain = 132.879 ; free physical = 411166 ; free virtual = 611110\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2654.699 ; gain = 0.000 ; free physical = 411153 ; free virtual = 611107\n",
      "INFO: [Common 17-1381] The checkpoint '/home/deven/IC_test/Automation/Project_3.runs/impl_1/multiply_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file multiply_drc_routed.rpt -pb multiply_drc_routed.pb -rpx multiply_drc_routed.rpx\n",
      "Command: report_drc -file multiply_drc_routed.rpt -pb multiply_drc_routed.pb -rpx multiply_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/multiply_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file multiply_methodology_drc_routed.rpt -pb multiply_methodology_drc_routed.pb -rpx multiply_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file multiply_methodology_drc_routed.rpt -pb multiply_methodology_drc_routed.pb -rpx multiply_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/deven/IC_test/Automation/Project_3.runs/impl_1/multiply_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file multiply_power_routed.rpt -pb multiply_power_summary_routed.pb -rpx multiply_power_routed.rpx\n",
      "Command: report_power -file multiply_power_routed.rpt -pb multiply_power_summary_routed.pb -rpx multiply_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file multiply_route_status.rpt -pb multiply_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file multiply_timing_summary_routed.rpt -pb multiply_timing_summary_routed.pb -rpx multiply_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file multiply_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file multiply_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file multiply_bus_skew_routed.rpt -pb multiply_bus_skew_routed.pb -rpx multiply_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:35:09 2024...\n",
      "[Tue Feb 13 03:35:10 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:01:49 ; elapsed = 00:02:13 . Memory (MB): peak = 2366.785 ; gain = 0.000 ; free physical = 412380 ; free virtual = 612327\n",
      "INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2366.785 ; gain = 0.000 ; free physical = 412411 ; free virtual = 612359\n",
      "Restored from archive | CPU: 0.030000 secs | Memory: 0.170479 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2366.785 ; gain = 0.000 ; free physical = 412411 ; free virtual = 612359\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 03:35:13 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/deven/IC_test/Automation/Project_3.runs/synth_1/runme.log\n",
      "[Tue Feb 13 03:35:13 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log multiply_not_synth.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiply_not_synth.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source multiply_not_synth.tcl -notrace\n",
      "Command: synth_design -top multiply_not_synth -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 79064 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 411978 ; free virtual = 611923\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'multiply_not_synth' [/home/deven/IC_test/Modules/multiply_not_synth.v:23]\n",
      "ERROR: [Synth 8-4556] size of variable 'A' is too large to handle; the size of the variable is 800000001, the limit is 1000000 [/home/deven/IC_test/Modules/multiply_not_synth.v:24]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'multiply_not_synth' [/home/deven/IC_test/Modules/multiply_not_synth.v:23]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1531.613 ; gain = 133.500 ; free physical = 411960 ; free virtual = 611905\n",
      "---------------------------------------------------------------------------------\n",
      "synthesize failed\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.\n",
      "synth_design failed\n",
      "ERROR: [Common 17-69] Command failed: Vivado Synthesis failed\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:35:29 2024...\n",
      "[Tue Feb 13 03:35:29 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.832 ; gain = 0.000 ; free physical = 412380 ; free virtual = 612325\n",
      "Synthesis failed for multiply_not_synth.v. Error message from log:\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log multiply_not_synth.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiply_not_synth.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source multiply_not_synth.tcl -notrace\n",
      "Command: synth_design -top multiply_not_synth -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 79064 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1485.988 ; gain = 87.875 ; free physical = 411978 ; free virtual = 611923\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'multiply_not_synth' [/home/deven/IC_test/Modules/multiply_not_synth.v:23]\n",
      "ERROR: [Synth 8-4556] size of variable 'A' is too large to handle; the size of the variable is 800000001, the limit is 1000000 [/home/deven/IC_test/Modules/multiply_not_synth.v:24]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'multiply_not_synth' [/home/deven/IC_test/Modules/multiply_not_synth.v:23]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1531.613 ; gain = 133.500 ; free physical = 411960 ; free virtual = 611905\n",
      "---------------------------------------------------------------------------------\n",
      "synthesize failed\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.\n",
      "synth_design failed\n",
      "ERROR: [Common 17-69] Command failed: Vivado Synthesis failed\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:35:29 2024...\n",
      "\n",
      "# close_project\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 03:35:29 2024...\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 52,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#Helps in getting results of synthesis and implementation\n",
    "os.system(\"vivado -mode batch -source tcl_run3.tcl\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "id": "725acb52-9ad4-4bd8-823b-0fd8d7cdc6e5",
   "metadata": {},
   "outputs": [],
   "source": [
    "#listing directory where results are present\n",
    "impl_dir = os.listdir(\"Results\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "id": "daebd6b7",
   "metadata": {},
   "outputs": [],
   "source": [
    "#finding all relevant paramters\n",
    "DatapathDelay = []\n",
    "logic_delay=[]\n",
    "routing_delay=[]\n",
    "file_name=[]\n",
    "DynamicPower = []\n",
    "static_power=[]\n",
    "signal_power=[]\n",
    "logic_power=[]\n",
    "i_o_power=[]\n",
    "total_power=[]\n",
    "f7_muxes=[]\n",
    "lut_as_memory=[]\n",
    "lut_as_logic=[]\n",
    "slice_lut=[]\n",
    "lut1=[]\n",
    "lut2=[]\n",
    "lut3=[]\n",
    "lut4=[]\n",
    "lut5=[]\n",
    "lut6=[]\n",
    "lut7=[]\n",
    "for res in impl_dir:\n",
    "    with open(\"Results/{}/timing.txt\".format(res)) as f:\n",
    "        lines = f.read()\n",
    "        timing = lines.split(\"\\n\")\n",
    "            \n",
    "        timing_info = [line for line in timing if \"Data Path Delay\" in line]\n",
    "        if not timing_info:\n",
    "            m=0\n",
    "            DatapathDelay.append(m)\n",
    "        else:\n",
    "            dpd = float(timing_info[0].split()[3][:-2])\n",
    "            DatapathDelay.append(dpd)\n",
    "        \n",
    "\n",
    "        timing_info = [line for line in timing if \"Data Path Delay\" in line]\n",
    "        if not timing_info:\n",
    "            m=0\n",
    "            logic_delay.append(m)\n",
    "        else:\n",
    "            dpd = float(timing_info[0].split()[5][:-2])\n",
    "            logic_delay.append(dpd)\n",
    "        \n",
    "\n",
    "        timing_info = [line for line in timing if \"Data Path Delay\" in line]\n",
    "        if not timing_info:\n",
    "            m=0\n",
    "            routing_delay.append(m)\n",
    "        else:\n",
    "            dpd = float(timing_info[0].split()[8][:-2])\n",
    "            routing_delay.append(dpd)\n",
    "        \n",
    "    with open(\"Results/{}/power.txt\".format(res)) as f:\n",
    "        lines1=f.read()\n",
    "        pow=lines1.split('\\n')\n",
    "        \n",
    "        dyn_pow=[line for line in pow if 'Dynamic' in line]\n",
    "        if not dyn_pow:\n",
    "            m=0\n",
    "            DynamicPower.append(m)\n",
    "        else:\n",
    "            dp=float(dyn_pow[0].split()[4])\n",
    "            DynamicPower.append(dp)\n",
    "        \n",
    "        dyn_pow=[line for line in pow if 'Static Power' in line]\n",
    "        if not dyn_pow:\n",
    "            m=0\n",
    "            static_power.append(m)\n",
    "        else:\n",
    "            dp=float(dyn_pow[0].split()[4])\n",
    "            static_power.append(dp)\n",
    "\n",
    "        dyn_pow=[line for line in pow if 'Signals' in line]\n",
    "        if not dyn_pow:\n",
    "            m=0\n",
    "            signal_power.append(m)\n",
    "        else:\n",
    "            dp=float(dyn_pow[0].split()[3])\n",
    "            signal_power.append(dp)\n",
    "\n",
    "        dyn_pow=[line for line in pow if 'Slice Logic' in line]\n",
    "        if not dyn_pow:\n",
    "            m=0\n",
    "            logic_power.append(m)\n",
    "        else:\n",
    "            dp=float(dyn_pow[0].split()[4])\n",
    "            logic_power.append(dp)\n",
    "\n",
    "        dyn_pow=[line for line in pow if 'I/O' in line]\n",
    "        if not dyn_pow:\n",
    "            m=0\n",
    "            i_o_power.append(m)\n",
    "        else:\n",
    "            dp=float(dyn_pow[0].split()[3])\n",
    "            i_o_power.append(dp)\n",
    "\n",
    "        dyn_pow=[line for line in pow if 'Total' in line]\n",
    "        if not dyn_pow:\n",
    "            m=0\n",
    "            total_power.append(m)\n",
    "        else:\n",
    "            dp=float(dyn_pow[0].split()[6])\n",
    "            total_power.append(dp)\n",
    "    with open(\"Results/{}/utilization.txt\".format(res))as f:\n",
    "        l=f.read()\n",
    "        util=l.split('\\n')\n",
    "\n",
    "        mux=[line for line in util if 'F7 Muxes' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            f7_muxes.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[4])\n",
    "            f7_muxes.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'LUT as Memory' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut_as_memory.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[5])\n",
    "            lut_as_memory.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'LUT as Logic' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut_as_logic.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[5])\n",
    "            lut_as_logic.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'Slice LUTs' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            slice_lut.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[4])\n",
    "            slice_lut.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'LUT1' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut1.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[3])\n",
    "            lut1.append(m)\n",
    "        \n",
    "        mux=[line for line in util if 'LUT2' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut2.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[3])\n",
    "            lut2.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'LUT3' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut3.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[3])\n",
    "            lut3.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'LUT4' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut4.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[3])\n",
    "            lut4.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'LUT5' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut5.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[3])\n",
    "            lut5.append(m)\n",
    "        \n",
    "        mux=[line for line in util if 'LUT6' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut6.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[3])\n",
    "            lut6.append(m)\n",
    "\n",
    "        mux=[line for line in util if 'LUT7' in line]\n",
    "        if not mux:\n",
    "            m=0\n",
    "            lut7.append(m)\n",
    "        else:\n",
    "            m=float(mux[0].split()[3])\n",
    "            lut7.append(m)\n",
    "        \n",
    "\n",
    "        \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "id": "29410a26",
   "metadata": {},
   "outputs": [],
   "source": [
    "#for the first column of dataframe we need name of designs\n",
    "files=[]\n",
    "for filename in impl_dir:\n",
    "    files.append(filename)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 56,
   "id": "0cfe0e61",
   "metadata": {},
   "outputs": [],
   "source": [
    "#bringing all together to convert into a csv file\n",
    "result1=[files,DatapathDelay,logic_delay, routing_delay, DynamicPower, static_power, signal_power, logic_power, i_o_power, total_power, f7_muxes, lut_as_memory, lut_as_logic, slice_lut, lut1, lut2, lut3, lut4, lut5, lut6, lut7]\n",
    "names=['DesignName','DatapathDelay', 'logic_delay', 'routing_delay', 'DynamicPower', 'static_power', 'signal_power', 'logic_power', 'i_o_power', 'total_power', 'f7_muxes', 'lut_as_memory', 'lut_as_logic', 'slice_lut', 'lut1', 'lut2', 'lut3', 'lut4', 'lut5', 'lut6', 'lut7']\n",
    "df=pd.DataFrame(columns=names)\n",
    "df['DesignName']=files\n",
    "df[\"DatapathDelay\"]=DatapathDelay\n",
    "df['logic_delay']=logic_delay\n",
    "df['routing_delay']=routing_delay\n",
    "df['DynamicPower']=DynamicPower\n",
    "df['static_power']=static_power\n",
    "df['signal_power']=signal_power\n",
    "df['logic_power']=logic_power\n",
    "df['i_o_power']=i_o_power\n",
    "df['total_power']=total_power\n",
    "df['f7_muxes']=f7_muxes\n",
    "df['lut1']=lut1\n",
    "df['lut2']=lut2\n",
    "df['lut3']=lut3\n",
    "df['lut4']=lut4\n",
    "df['lut5']=lut5\n",
    "df['lut6']=lut6\n",
    "df['lut7']=lut7\n",
    "df['lut_as_memory']=lut_as_memory\n",
    "df['lut_as_logic']=lut_as_logic\n",
    "df['slice_lut']=slice_lut\n",
    "df.to_csv('Results.csv')\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "id": "2a04a9d4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>DesignName</th>\n",
       "      <th>DatapathDelay</th>\n",
       "      <th>logic_delay</th>\n",
       "      <th>routing_delay</th>\n",
       "      <th>DynamicPower</th>\n",
       "      <th>static_power</th>\n",
       "      <th>signal_power</th>\n",
       "      <th>logic_power</th>\n",
       "      <th>i_o_power</th>\n",
       "      <th>total_power</th>\n",
       "      <th>...</th>\n",
       "      <th>lut_as_memory</th>\n",
       "      <th>lut_as_logic</th>\n",
       "      <th>slice_lut</th>\n",
       "      <th>lut1</th>\n",
       "      <th>lut2</th>\n",
       "      <th>lut3</th>\n",
       "      <th>lut4</th>\n",
       "      <th>lut5</th>\n",
       "      <th>lut6</th>\n",
       "      <th>lut7</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>dff</td>\n",
       "      <td>4.014</td>\n",
       "      <td>2.753</td>\n",
       "      <td>1.261</td>\n",
       "      <td>0.265</td>\n",
       "      <td>0.131</td>\n",
       "      <td>0.013</td>\n",
       "      <td>0.006</td>\n",
       "      <td>0.245</td>\n",
       "      <td>0.396</td>\n",
       "      <td>...</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>mux21</td>\n",
       "      <td>5.614</td>\n",
       "      <td>3.377</td>\n",
       "      <td>2.237</td>\n",
       "      <td>0.351</td>\n",
       "      <td>0.132</td>\n",
       "      <td>0.011</td>\n",
       "      <td>0.002</td>\n",
       "      <td>0.339</td>\n",
       "      <td>0.483</td>\n",
       "      <td>...</td>\n",
       "      <td>0.0</td>\n",
       "      <td>1.0</td>\n",
       "      <td>1.0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>1.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>multiply</td>\n",
       "      <td>11.381</td>\n",
       "      <td>5.176</td>\n",
       "      <td>6.205</td>\n",
       "      <td>15.240</td>\n",
       "      <td>0.214</td>\n",
       "      <td>0.679</td>\n",
       "      <td>0.545</td>\n",
       "      <td>14.015</td>\n",
       "      <td>15.454</td>\n",
       "      <td>...</td>\n",
       "      <td>0.0</td>\n",
       "      <td>80.0</td>\n",
       "      <td>80.0</td>\n",
       "      <td>0</td>\n",
       "      <td>30.0</td>\n",
       "      <td>7.0</td>\n",
       "      <td>21.0</td>\n",
       "      <td>1.0</td>\n",
       "      <td>45.0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>multiply_not_synth</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>0.000</td>\n",
       "      <td>...</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>4 rows  21 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "           DesignName  DatapathDelay  logic_delay  routing_delay  \\\n",
       "0                 dff          4.014        2.753          1.261   \n",
       "1               mux21          5.614        3.377          2.237   \n",
       "2            multiply         11.381        5.176          6.205   \n",
       "3  multiply_not_synth          0.000        0.000          0.000   \n",
       "\n",
       "   DynamicPower  static_power  signal_power  logic_power  i_o_power  \\\n",
       "0         0.265         0.131         0.013        0.006      0.245   \n",
       "1         0.351         0.132         0.011        0.002      0.339   \n",
       "2        15.240         0.214         0.679        0.545     14.015   \n",
       "3         0.000         0.000         0.000        0.000      0.000   \n",
       "\n",
       "   total_power  ...  lut_as_memory  lut_as_logic  slice_lut  lut1  lut2  lut3  \\\n",
       "0        0.396  ...            0.0           0.0        0.0     0   0.0   0.0   \n",
       "1        0.483  ...            0.0           1.0        1.0     0   0.0   1.0   \n",
       "2       15.454  ...            0.0          80.0       80.0     0  30.0   7.0   \n",
       "3        0.000  ...            0.0           0.0        0.0     0   0.0   0.0   \n",
       "\n",
       "   lut4  lut5  lut6  lut7  \n",
       "0   0.0   0.0   0.0     0  \n",
       "1   0.0   0.0   0.0     0  \n",
       "2  21.0   1.0  45.0     0  \n",
       "3   0.0   0.0   0.0     0  \n",
       "\n",
       "[4 rows x 21 columns]"
      ]
     },
     "execution_count": 57,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#dataframe can be visualised here\n",
    "df"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
