

================================================================
== Vitis HLS Report for 'fpsub503_144_278'
================================================================
* Date:           Tue May 20 14:31:39 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpsub503_144_278_Pipeline_VITIS_LOOP_47_1_fu_34  |fpsub503_144_278_Pipeline_VITIS_LOOP_47_1  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpsub503_144_278_Pipeline_VITIS_LOOP_53_2_fu_47  |fpsub503_144_278_Pipeline_VITIS_LOOP_53_2  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_offset2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset2"   --->   Operation 5 'read' 'c_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_offset1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset1"   --->   Operation 6 'read' 'a_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 7 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpsub503.144.278_Pipeline_VITIS_LOOP_47_1, i1 %a_offset1_read, i64 %a, i1 %c_offset2_read, i64 %c, i1 %borrow_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpsub503.144.278_Pipeline_VITIS_LOOP_47_1, i1 %a_offset1_read, i64 %a, i1 %c_offset2_read, i64 %c, i1 %borrow_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 10 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpsub503.144.278_Pipeline_VITIS_LOOP_53_2, i1 %c_offset2_read, i64 %c, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpsub503.144.278_Pipeline_VITIS_LOOP_53_2, i1 %c_offset2_read, i64 %c, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [src/generic/fp_generic.c:56]   --->   Operation 13 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ c_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_offset2_read  (read  ) [ 00111]
a_offset1_read  (read  ) [ 00100]
borrow_loc      (alloca) [ 01110]
call_ln0        (call  ) [ 00000]
borrow_loc_load (load  ) [ 00001]
call_ln0        (call  ) [ 00000]
ret_ln56        (ret   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_offset2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p503x2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpsub503.144.278_Pipeline_VITIS_LOOP_47_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpsub503.144.278_Pipeline_VITIS_LOOP_53_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="borrow_loc_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borrow_loc/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="c_offset2_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset2_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="a_offset1_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset1_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_fpsub503_144_278_Pipeline_VITIS_LOOP_47_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="64" slack="0"/>
<pin id="38" dir="0" index="3" bw="1" slack="0"/>
<pin id="39" dir="0" index="4" bw="64" slack="0"/>
<pin id="40" dir="0" index="5" bw="1" slack="0"/>
<pin id="41" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_fpsub503_144_278_Pipeline_VITIS_LOOP_53_2_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="0" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="2"/>
<pin id="50" dir="0" index="2" bw="64" slack="0"/>
<pin id="51" dir="0" index="3" bw="1" slack="0"/>
<pin id="52" dir="0" index="4" bw="64" slack="0"/>
<pin id="53" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="borrow_loc_load_load_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="2"/>
<pin id="59" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="borrow_loc_load/3 "/>
</bind>
</comp>

<comp id="61" class="1005" name="c_offset2_read_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_offset2_read "/>
</bind>
</comp>

<comp id="67" class="1005" name="a_offset1_read_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="a_offset1_read "/>
</bind>
</comp>

<comp id="72" class="1005" name="borrow_loc_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="borrow_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="12" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="26"><net_src comp="10" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="28" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="45"><net_src comp="22" pin="2"/><net_sink comp="34" pin=3"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="34" pin=4"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="47" pin=4"/></net>

<net id="60"><net_src comp="57" pin="1"/><net_sink comp="47" pin=3"/></net>

<net id="64"><net_src comp="22" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="34" pin=3"/></net>

<net id="66"><net_src comp="61" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="70"><net_src comp="28" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="75"><net_src comp="18" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="34" pin=5"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {1 2 3 4 }
 - Input state : 
	Port: fpsub503.144.278 : a | {1 2 }
	Port: fpsub503.144.278 : a_offset1 | {1 }
	Port: fpsub503.144.278 : c | {1 2 3 4 }
	Port: fpsub503.144.278 : c_offset2 | {1 }
	Port: fpsub503.144.278 : p503x2_1 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   call   | grp_fpsub503_144_278_Pipeline_VITIS_LOOP_47_1_fu_34 |  4.764  |   207   |   592   |
|          | grp_fpsub503_144_278_Pipeline_VITIS_LOOP_53_2_fu_47 |  3.176  |   270   |   638   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   read   |              c_offset2_read_read_fu_22              |    0    |    0    |    0    |
|          |              a_offset1_read_read_fu_28              |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     |   7.94  |   477   |   1230  |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|a_offset1_read_reg_67|    1   |
|  borrow_loc_reg_72  |    1   |
|c_offset2_read_reg_61|    1   |
+---------------------+--------+
|        Total        |    3   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_fpsub503_144_278_Pipeline_VITIS_LOOP_47_1_fu_34 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_fpsub503_144_278_Pipeline_VITIS_LOOP_47_1_fu_34 |  p3  |   2  |   1  |    2   ||    0    ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                        |      |      |      |    4   ||  3.176  ||    0    ||    18   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   477  |  1230  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |    3   |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   480  |  1248  |
+-----------+--------+--------+--------+
