配置记录10.0.4.15,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_MICRON_U.bin
2018-12-22 09:23:25,10.0.2.4,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_73_28_MICRON_U.bin,
2018-12-22 09:23:30,10.0.1.162,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_73_28_MICRON_U.bin,
2018-12-22 09:23:52,10.0.2.10,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_73_28_MICRON_U.bin,
2018-12-22 09:23:55,10.0.4.15,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_73_28_MICRON_U.bin,
2018-12-22 09:23:56,10.0.1.106,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_73_28_MICRON_U.bin,
2018-12-24 09:17:43,10.0.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_U.bin,
2018-12-24 09:21:38,10.0.4.15,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_U.bin,
2018-12-24 09:21:40,10.0.2.10,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_U.bin,
2018-12-24 09:21:55,10.0.1.106,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_U.bin,
2018-12-24 10:08:54,192.168.2.10,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_U.bin,
2018-12-24 14:23:52,192.168.2.10,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_76_28_MICRON_U.bin,
2018-12-24 14:44:11,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-24 15:34:11,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-24 17:26:17,10.0.5.4,成功,D:\FPGA\vivado_2016_4\AD_DA\\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2018-12-24 17:26:35,10.0.5.28,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2018-12-24 17:31:31,10.0.5.2,成功,D:\FPGA\vivado_2016_4\AD_DA\\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2018-12-24 17:33:36,10.0.5.115,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2018-12-24 17:38:36,10.0.5.16,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2018-12-24 17:44:39,192.168.1.162,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-24 17:45:11,10.0.5.51,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2018-12-24 18:01:56,192.168.1.162,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_76_28_MICRON_U.bin,
2018-12-24 18:02:15,192.168.2.10,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-25 09:28:21,192.168.1.162,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_76_28_MICRON_U.bin,
2018-12-25 09:28:35,192.168.2.10,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-25 09:28:37,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-25 09:34:52,192.168.1.106,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-25 09:34:56,192.168.4.15,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_75_28_MICRON_U.bin,
2018-12-25 09:51:31,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_76_28_MICRON_U.bin,
2018-12-25 09:54:25,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_U.bin,
2018-12-30 09:53:50,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_76_28_MICRON_U.bin,
2018-12-31 09:41:24,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_G.bin,
2018-12-31 09:47:37,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_77_28_MICRON_U.bin,
2018-12-31 14:18:08,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_77_28_MICRON_U_test.bin,
2018-12-31 15:08:08,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_77_28_MICRON_U_test_2.bin,
2018-12-31 17:17:28,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_78_28_MICRON_U.bin,
2019-01-02 09:26:16,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_80_28_MICRON_U.bin,
2019-01-02 09:31:27,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_79_28_MICRON_U.bin,
2019-01-02 09:35:15,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_78_28_MICRON_U.bin,
2019-01-03 10:45:01,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_78_28_MICRON_U_1.bin,
2019-01-06 16:44:03,10.0.5.140,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\awg_250M_192_S.bin,
2019-01-25 11:20:47,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_80_28_MICRON_U_1.bin,
2019-01-25 15:12:03,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_80_28_MICRON_U_2.bin,
2019-01-25 19:57:06,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_80_28_MICRON_U_3.bin,
2019-01-31 09:44:04,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ_V21\CONFIG_FILES\V01_23_6_SPANSION_U.bin,
2019-01-31 15:46:23,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_G.bin,
2019-01-31 15:53:01,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_U_SLH_LW.bin,
2019-01-31 16:40:09,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_U_SLH_LW.bin,
2019-01-31 18:20:16,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_G.bin,
2019-01-31 18:23:45,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_U_SLH_LW.bin,
2019-01-31 22:30:50,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_U_SLH_LW.bin,
2019-02-14 14:13:40,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_81_28_MICRON_U.bin,
2019-02-14 18:39:36,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_74_28_MICRON_G.bin,
2019-02-15 20:06:07,192.168.2.12,成功,D:\FPGA\vivado_2016_4\AD_DA\\high_pricision_delay\CONFIG_FILES\V01_82_28_MICRON_U.bin,
2019-06-11 21:14:16,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-06-11 21:15:31,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_74_28_SPANSION_U.bin,
2019-06-17 14:25:47,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-06-17 14:28:38,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_28_SPANSION_U.bin,
2019-07-03 10:32:46,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-07-03 10:35:38,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_28_SPANSION_U.bin,
2019-09-23 17:00:30,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-09-23 17:01:43,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_75_28_SPANSION_U.bin,
2019-09-24 09:00:56,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-09-24 09:04:01,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-20 20:32:20,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-20 20:35:14,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2019-11-20 20:54:30,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-20 20:57:23,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_71_28_SPANSION_U.bin,
2019-11-20 21:04:31,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-20 21:07:27,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_U.bin,
2019-11-25 11:05:33,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-25 11:08:19,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_U.bin,
2019-11-25 11:44:17,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:44:17,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:46:18,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 11:46:18,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 11:55:20,10.0.5.197,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:22,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:23,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:23,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:23,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:23,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:23,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:24,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 11:55:27,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 12:01:25,10.0.5.197,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:44,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:45,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:46,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:46,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:46,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:46,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:46,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 12:01:46,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 14:30:29,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 14:30:29,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 14:30:29,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 14:30:29,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 14:30:29,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 14:30:29,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 14:35:09,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 14:35:09,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 14:35:09,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 14:35:09,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 14:35:09,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 14:35:09,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 14:47:09,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-25 14:49:54,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 15:05:44,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-25 15:08:46,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 15:31:52,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-25 15:32:50,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-25 15:33:18,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 15:35:48,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 16:13:38,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-25 16:16:37,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 16:30:13,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-11-25 16:34:23,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 16:45:59,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 16:45:59,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 16:47:38,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 16:48:13,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 16:48:13,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 16:49:58,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 16:50:20,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_G.bin,
2019-11-25 16:53:11,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_29_SPANSION_U.bin,
2019-11-25 16:59:29,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 16:59:30,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 16:59:31,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 16:59:31,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 16:59:45,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 17:02:56,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 17:02:59,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 17:03:01,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 17:03:03,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 17:03:16,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-25 17:16:43,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-25 17:19:33,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 10:54:41,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 10:55:58,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 17:45:04,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 17:46:22,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:02:01,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.197,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:02:02,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:08:34,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:08:34,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:47:13,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:48:34,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:51:48,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:53:06,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 18:58:43,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 18:58:44,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:00:09,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:00:11,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:05:44,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:01,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:02,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:03,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:05,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:07,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:10,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:14,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:06:14,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-26 19:07:53,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:08:40,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:08:45,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:08:50,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:08:54,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:08:56,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:08:59,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:09:01,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-26 19:09:01,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_U.bin,
2019-11-28 20:47:44,10.0.5.157,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_72_30_SPANSION_G.bin,
2019-11-28 21:05:00,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:05:00,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:05:00,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:05:59,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:06:01,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:06:01,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:06:01,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:06:01,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:06:33,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:06:58,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:06:58,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:08:15,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:08:19,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:08:19,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:08:19,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:08:19,10.0.5.226,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:09:36,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-28 21:20:07,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-28 21:21:28,10.0.5.217,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-29 09:35:09,10.0.5.164,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 09:38:02,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-11-29 17:04:38,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:10:43,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-11-29 17:12:34,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:16:00,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:17:17,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-11-29 17:22:48,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:22:50,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:22:51,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:23:07,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:23:07,10.0.5.223,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:23:07,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:23:07,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-11-29 17:24:51,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-11-29 17:24:57,10.0.5.153,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-11-29 17:24:59,10.0.5.188,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-11-29 17:25:18,10.0.5.211,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-11-29 17:25:18,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-11-29 17:25:18,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:08,10.0.5.206,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:08,10.0.5.28,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:08,10.0.5.213,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:09,10.0.5.2,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:09,10.0.5.12,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:19,10.0.5.4,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:20,10.0.5.208,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:20,10.0.5.200,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:20,10.0.5.16,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:23:20,10.0.5.156,失败,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:16,10.0.5.200,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:18,10.0.5.16,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:18,10.0.5.213,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:18,10.0.5.156,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:23,10.0.5.4,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:38,10.0.5.206,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:39,10.0.5.2,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:39,10.0.5.208,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:39,10.0.5.28,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:28:40,10.0.5.12,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:29:13,10.0.5.186,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-03 18:30:34,10.0.5.132,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:34:47,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:34:48,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:34:49,10.0.5.214,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:34:50,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:35:02,10.0.5.210,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:35:06,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:35:06,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:35:06,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:35:06,10.0.5.193,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:37:37,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:37:39,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:37:46,10.0.5.214,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:37:48,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:38:09,10.0.5.210,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:38:13,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:38:13,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:38:14,10.0.5.144,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:38:14,10.0.5.193,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-23 17:49:00,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-23 17:51:56,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R1.bin,
2019-12-24 11:53:36,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-24 20:02:06,10.0.5.137,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-25 15:46:49,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_G.bin,
2019-12-25 15:52:46,10.0.5.215,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U_R2.bin,
2019-12-26 10:43:18,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-12-26 10:50:20,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_69_28_SPANSION_G.bin,
2019-12-26 10:53:06,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-12-26 16:17:11,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 16:20:18,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-26 17:23:46,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 17:26:38,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-12-26 17:35:26,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 17:38:20,10.0.5.219,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-12-26 17:46:25,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 17:49:14,10.0.5.154,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_30_SPANSION_U.bin,
2019-12-26 17:51:37,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 17:51:43,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 17:53:07,10.0.5.216,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-26 17:53:16,10.0.5.194,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-26 17:56:37,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 17:59:30,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-26 18:20:10,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 18:23:08,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-26 20:37:10,10.0.5.210,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-26 20:41:03,10.0.5.210,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 14:25:08,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 14:28:04,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 14:44:28,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 14:47:25,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 16:12:02,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 16:15:00,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 17:16:16,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 17:17:36,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 17:18:03,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 17:20:56,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:00:55,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:02:16,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:02:55,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:05:55,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:10:55,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:10:59,10.0.5.210,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:11:06,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:11:17,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:11:18,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:11:25,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:13:00,10.0.5.149,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:13:06,10.0.5.210,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:13:30,10.0.5.113,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:13:30,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_G.bin,
2019-12-27 18:13:43,10.0.5.189,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:13:43,10.0.5.164,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:13:47,10.0.5.158,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2019-12-27 18:16:31,10.0.5.157,成功,D:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_31_SPANSION_U.bin,
2020-01-20 10:37:33,10.0.5.149,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-01-20 10:40:25,10.0.5.149,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 16:58:58,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:00:14,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:07:54,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:18,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:21,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:23,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:26,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:27,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:28,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:33,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:33,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:09:52,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:04,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:23,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:25,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:26,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:29,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:29,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:29,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:31,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:10:36,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-25 17:11:47,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:37,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:41,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:46,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:50,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:50,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:51,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:53,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:13:54,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:14:22,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:14:52,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:14:53,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:14:59,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:15:01,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:15:01,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:15:02,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:15:03,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:15:06,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-25 17:15:07,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:09:05,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:10:22,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:24:03,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:22,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:29,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:33,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:34,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:34,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:34,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:34,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:36,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:36,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:41,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:25:58,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:26:01,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:26:05,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:26:18,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:26:18,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:26:19,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:26:20,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:26:20,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 12:28:14,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:11,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:21,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:21,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:21,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:21,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:21,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:23,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:23,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:24,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:31,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:30:56,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:31:00,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:31:02,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:31:10,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:31:12,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:31:12,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:31:13,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 12:31:14,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 13:03:14,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:04:32,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 13:17:55,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:19:14,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 13:28:32,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:29:46,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 13:46:36,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:47:50,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 13:55:36,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:55:42,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:33,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:35,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:36,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:37,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:38,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:39,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:39,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:45,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:46,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:58,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:56:59,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:57:02,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:57:15,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:57:17,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:57:17,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:57:17,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 13:57:26,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:00:37,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:00:58,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:12,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:19,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:19,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:21,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:22,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:23,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:23,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:25,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:26,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:52,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:01:54,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:02:06,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:02:11,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:02:12,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:02:12,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:02:14,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:02:15,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:08:24,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:09:37,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:14:29,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:14:46,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:15:41,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:16:01,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:26:14,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:26:56,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:16,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:35,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:39,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:41,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:42,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:43,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:44,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:44,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:27:48,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:01,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:01,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:01,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:01,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:02,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:02,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:02,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:28:07,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-02-26 14:30:11,10.0.5.4,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:30:54,10.0.5.113,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:31:37,10.0.5.223,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:31:55,10.0.5.197,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:05,10.0.5.28,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:12,10.0.5.213,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:13,10.0.5.164,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:13,10.0.5.214,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:14,10.0.5.226,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:14,10.0.5.193,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:16,10.0.5.16,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:36,10.0.5.137,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:37,10.0.5.219,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:39,10.0.5.157,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:40,10.0.5.208,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:41,10.0.5.200,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:41,10.0.5.156,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:43,10.0.5.188,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-02-26 14:32:43,10.0.5.158,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
2020-03-03 15:57:58,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_G.bin,
2020-03-03 16:00:47,10.0.5.2,成功,B:\FPGA\vivado_2016_4\AD_DA\DA_AD_PRJ\CONFIG_FILES\V01_73_32_SPANSION_U.bin,
