Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 10:05:28 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd2_timing_summary_routed.rpt -pb lcd2_timing_summary_routed.pb -rpx lcd2_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd2
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  127          inf        0.000                      0                  127           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=54, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.118ns (58.490%)  route 2.923ns (41.510%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE                         0.000     0.000 r  LED_out_reg[4]/C
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LED_out_reg[4]/Q
                         net (fo=1, routed)           2.923     3.342    LED_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.699     7.041 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.041    LED_out[4]
    N7                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 1.720ns (24.808%)  route 5.213ns (75.192%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[3]/Q
                         net (fo=32, routed)          1.421     1.877    cnt_reg_n_0_[3]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124     2.001 r  cnt[31]_i_108/O
                         net (fo=1, routed)           0.000     2.001    cnt[31]_i_108_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.551 r  cnt_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.551    cnt_reg[31]_i_71_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.665 r  cnt_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.665    cnt_reg[31]_i_35_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.779 r  cnt_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.779    cnt_reg[31]_i_15_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.893 f  cnt_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.302     4.196    cnt_reg[31]_i_3_n_0
    SLICE_X84Y155        LUT6 (Prop_lut6_I0_O)        0.124     4.320 r  cnt[31]_i_4/O
                         net (fo=32, routed)          2.489     6.809    cnt[31]_i_4_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I4_O)        0.124     6.933 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.933    cnt[3]
    SLICE_X81Y148        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 3.997ns (58.292%)  route 2.860ns (41.708%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE                         0.000     0.000 r  LED_out_reg[0]/C
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_out_reg[0]/Q
                         net (fo=1, routed)           2.860     3.316    LED_out_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         3.541     6.856 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.856    LED_out[0]
    N5                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 1.720ns (25.301%)  route 5.078ns (74.699%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[3]/Q
                         net (fo=32, routed)          1.421     1.877    cnt_reg_n_0_[3]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124     2.001 r  cnt[31]_i_108/O
                         net (fo=1, routed)           0.000     2.001    cnt[31]_i_108_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.551 r  cnt_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.551    cnt_reg[31]_i_71_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.665 r  cnt_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.665    cnt_reg[31]_i_35_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.779 r  cnt_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.779    cnt_reg[31]_i_15_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.893 f  cnt_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.302     4.196    cnt_reg[31]_i_3_n_0
    SLICE_X84Y155        LUT6 (Prop_lut6_I0_O)        0.124     4.320 r  cnt[31]_i_4/O
                         net (fo=32, routed)          2.354     6.674    cnt[31]_i_4_n_0
    SLICE_X81Y149        LUT6 (Prop_lut6_I4_O)        0.124     6.798 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.798    cnt[4]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 1.720ns (25.320%)  route 5.073ns (74.680%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[3]/Q
                         net (fo=32, routed)          1.421     1.877    cnt_reg_n_0_[3]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124     2.001 r  cnt[31]_i_108/O
                         net (fo=1, routed)           0.000     2.001    cnt[31]_i_108_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.551 r  cnt_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.551    cnt_reg[31]_i_71_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.665 r  cnt_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.665    cnt_reg[31]_i_35_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.779 r  cnt_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.779    cnt_reg[31]_i_15_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.893 f  cnt_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.302     4.196    cnt_reg[31]_i_3_n_0
    SLICE_X84Y155        LUT6 (Prop_lut6_I0_O)        0.124     4.320 r  cnt[31]_i_4/O
                         net (fo=32, routed)          2.349     6.669    cnt[31]_i_4_n_0
    SLICE_X81Y149        LUT6 (Prop_lut6_I4_O)        0.124     6.793 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.793    cnt[2]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 1.720ns (25.561%)  route 5.009ns (74.439%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[3]/Q
                         net (fo=32, routed)          1.421     1.877    cnt_reg_n_0_[3]
    SLICE_X83Y152        LUT2 (Prop_lut2_I1_O)        0.124     2.001 r  cnt[31]_i_108/O
                         net (fo=1, routed)           0.000     2.001    cnt[31]_i_108_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.551 r  cnt_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.551    cnt_reg[31]_i_71_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.665 r  cnt_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.665    cnt_reg[31]_i_35_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.779 r  cnt_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.779    cnt_reg[31]_i_15_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.893 f  cnt_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.302     4.196    cnt_reg[31]_i_3_n_0
    SLICE_X84Y155        LUT6 (Prop_lut6_I0_O)        0.124     4.320 r  cnt[31]_i_4/O
                         net (fo=32, routed)          2.285     6.605    cnt[31]_i_4_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I4_O)        0.124     6.729 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.729    cnt[0]
    SLICE_X80Y148        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.648ns (24.495%)  route 5.079ns (75.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.999     4.523    rst_IBUF
    SLICE_X85Y141        LUT1 (Prop_lut1_I0_O)        0.124     4.647 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.080     6.727    FSM_sequential_state[2]_i_2_n_0
    SLICE_X84Y154        FDCE                                         f  cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.648ns (24.495%)  route 5.079ns (75.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.999     4.523    rst_IBUF
    SLICE_X85Y141        LUT1 (Prop_lut1_I0_O)        0.124     4.647 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.080     6.727    FSM_sequential_state[2]_i_2_n_0
    SLICE_X84Y154        FDCE                                         f  cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 4.047ns (60.191%)  route 2.677ns (39.809%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X84Y153        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           2.677     3.195    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     6.723 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.723    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.567%)  route 0.197ns (51.433%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          0.197     0.338    state[1]
    SLICE_X79Y150        LUT6 (Prop_lut6_I1_O)        0.045     0.383 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.383    cnt[6]
    SLICE_X79Y150        FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X80Y148        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=32, routed)          0.187     0.351    cnt_reg_n_0_[0]
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.045     0.396 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    cnt[0]
    SLICE_X80Y148        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.231ns (53.621%)  route 0.200ns (46.379%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X81Y149        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=26, routed)          0.149     0.290    cnt_reg_n_0_[2]
    SLICE_X83Y149        LUT6 (Prop_lut6_I4_O)        0.045     0.335 r  FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.051     0.386    FSM_sequential_state[0]_i_2_n_0
    SLICE_X83Y149        LUT6 (Prop_lut6_I0_O)        0.045     0.431 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.431    state__0[0]
    SLICE_X83Y149        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.761%)  route 0.249ns (57.239%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          0.249     0.390    state[1]
    SLICE_X79Y150        LUT6 (Prop_lut6_I1_O)        0.045     0.435 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.435    cnt[5]
    SLICE_X79Y150        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.188%)  route 0.266ns (58.812%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=60, routed)          0.266     0.407    state[1]
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.452 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.452    cnt[3]
    SLICE_X81Y148        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.882%)  route 0.269ns (59.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X81Y149        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=26, routed)          0.269     0.410    cnt_reg_n_0_[2]
    SLICE_X83Y151        LUT6 (Prop_lut6_I1_O)        0.045     0.455 r  LCD_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.455    LCD_DATA[6]_i_1_n_0
    SLICE_X83Y151        FDCE                                         r  LCD_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (40.042%)  route 0.279ns (59.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.279     0.420    state[2]
    SLICE_X81Y150        LUT6 (Prop_lut6_I5_O)        0.045     0.465 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.465    state__0[1]
    SLICE_X81Y150        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.878%)  route 0.280ns (60.122%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.280     0.421    state[2]
    SLICE_X81Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.466 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.466    cnt[4]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.231ns (47.332%)  route 0.257ns (52.668%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y151        FDCE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X81Y151        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[7]/Q
                         net (fo=17, routed)          0.156     0.297    cnt_reg_n_0_[7]
    SLICE_X84Y151        LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  LCD_DATA[6]_i_3/O
                         net (fo=3, routed)           0.101     0.443    LCD_DATA[6]_i_3_n_0
    SLICE_X84Y151        LUT5 (Prop_lut5_I4_O)        0.045     0.488 r  LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.488    LCD_DATA[1]_i_1_n_0
    SLICE_X84Y151        FDCE                                         r  LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.186ns (37.562%)  route 0.309ns (62.438%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X82Y150        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.309     0.450    state[2]
    SLICE_X81Y151        LUT6 (Prop_lut6_I2_O)        0.045     0.495 r  cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.495    cnt[9]
    SLICE_X81Y151        FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------





