
KPL_SS2_AM_TS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d5c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08001efc  08001efc  00011efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800206c  0800206c  0001206c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002070  08002070  00012070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08002074  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000002c  20000068  080020dc  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000094  080020dc  00020094  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000540e  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d3c  00000000  00000000  000254a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000458  00000000  00000000  000261e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003e0  00000000  00000000  00026640  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001b1c  00000000  00000000  00026a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000192b  00000000  00000000  0002853c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00029e67  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001798  00000000  00000000  00029ee4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001ee4 	.word	0x08001ee4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08001ee4 	.word	0x08001ee4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000280:	b480      	push	{r7}
 8000282:	b089      	sub	sp, #36	; 0x24
 8000284:	af00      	add	r7, sp, #0
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	681a      	ldr	r2, [r3, #0]
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000294:	697b      	ldr	r3, [r7, #20]
 8000296:	fa93 f3a3 	rbit	r3, r3
 800029a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800029c:	693b      	ldr	r3, [r7, #16]
 800029e:	fab3 f383 	clz	r3, r3
 80002a2:	005b      	lsls	r3, r3, #1
 80002a4:	2103      	movs	r1, #3
 80002a6:	fa01 f303 	lsl.w	r3, r1, r3
 80002aa:	43db      	mvns	r3, r3
 80002ac:	401a      	ands	r2, r3
 80002ae:	68bb      	ldr	r3, [r7, #8]
 80002b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002b2:	69fb      	ldr	r3, [r7, #28]
 80002b4:	fa93 f3a3 	rbit	r3, r3
 80002b8:	61bb      	str	r3, [r7, #24]
  return(result);
 80002ba:	69bb      	ldr	r3, [r7, #24]
 80002bc:	fab3 f383 	clz	r3, r3
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	6879      	ldr	r1, [r7, #4]
 80002c4:	fa01 f303 	lsl.w	r3, r1, r3
 80002c8:	431a      	orrs	r2, r3
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	601a      	str	r2, [r3, #0]
}
 80002ce:	bf00      	nop
 80002d0:	3724      	adds	r7, #36	; 0x24
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr

080002da <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80002da:	b480      	push	{r7}
 80002dc:	b085      	sub	sp, #20
 80002de:	af00      	add	r7, sp, #0
 80002e0:	60f8      	str	r0, [r7, #12]
 80002e2:	60b9      	str	r1, [r7, #8]
 80002e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	685a      	ldr	r2, [r3, #4]
 80002ea:	68bb      	ldr	r3, [r7, #8]
 80002ec:	43db      	mvns	r3, r3
 80002ee:	401a      	ands	r2, r3
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	6879      	ldr	r1, [r7, #4]
 80002f4:	fb01 f303 	mul.w	r3, r1, r3
 80002f8:	431a      	orrs	r2, r3
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	605a      	str	r2, [r3, #4]
}
 80002fe:	bf00      	nop
 8000300:	3714      	adds	r7, #20
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr

0800030a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800030a:	b480      	push	{r7}
 800030c:	b089      	sub	sp, #36	; 0x24
 800030e:	af00      	add	r7, sp, #0
 8000310:	60f8      	str	r0, [r7, #12]
 8000312:	60b9      	str	r1, [r7, #8]
 8000314:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	689a      	ldr	r2, [r3, #8]
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	fa93 f3a3 	rbit	r3, r3
 8000324:	613b      	str	r3, [r7, #16]
  return(result);
 8000326:	693b      	ldr	r3, [r7, #16]
 8000328:	fab3 f383 	clz	r3, r3
 800032c:	005b      	lsls	r3, r3, #1
 800032e:	2103      	movs	r1, #3
 8000330:	fa01 f303 	lsl.w	r3, r1, r3
 8000334:	43db      	mvns	r3, r3
 8000336:	401a      	ands	r2, r3
 8000338:	68bb      	ldr	r3, [r7, #8]
 800033a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800033c:	69fb      	ldr	r3, [r7, #28]
 800033e:	fa93 f3a3 	rbit	r3, r3
 8000342:	61bb      	str	r3, [r7, #24]
  return(result);
 8000344:	69bb      	ldr	r3, [r7, #24]
 8000346:	fab3 f383 	clz	r3, r3
 800034a:	005b      	lsls	r3, r3, #1
 800034c:	6879      	ldr	r1, [r7, #4]
 800034e:	fa01 f303 	lsl.w	r3, r1, r3
 8000352:	431a      	orrs	r2, r3
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000358:	bf00      	nop
 800035a:	3724      	adds	r7, #36	; 0x24
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr

08000364 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000364:	b480      	push	{r7}
 8000366:	b089      	sub	sp, #36	; 0x24
 8000368:	af00      	add	r7, sp, #0
 800036a:	60f8      	str	r0, [r7, #12]
 800036c:	60b9      	str	r1, [r7, #8]
 800036e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	68da      	ldr	r2, [r3, #12]
 8000374:	68bb      	ldr	r3, [r7, #8]
 8000376:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000378:	697b      	ldr	r3, [r7, #20]
 800037a:	fa93 f3a3 	rbit	r3, r3
 800037e:	613b      	str	r3, [r7, #16]
  return(result);
 8000380:	693b      	ldr	r3, [r7, #16]
 8000382:	fab3 f383 	clz	r3, r3
 8000386:	005b      	lsls	r3, r3, #1
 8000388:	2103      	movs	r1, #3
 800038a:	fa01 f303 	lsl.w	r3, r1, r3
 800038e:	43db      	mvns	r3, r3
 8000390:	401a      	ands	r2, r3
 8000392:	68bb      	ldr	r3, [r7, #8]
 8000394:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	fa93 f3a3 	rbit	r3, r3
 800039c:	61bb      	str	r3, [r7, #24]
  return(result);
 800039e:	69bb      	ldr	r3, [r7, #24]
 80003a0:	fab3 f383 	clz	r3, r3
 80003a4:	005b      	lsls	r3, r3, #1
 80003a6:	6879      	ldr	r1, [r7, #4]
 80003a8:	fa01 f303 	lsl.w	r3, r1, r3
 80003ac:	431a      	orrs	r2, r3
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	60da      	str	r2, [r3, #12]
}
 80003b2:	bf00      	nop
 80003b4:	3724      	adds	r7, #36	; 0x24
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr

080003be <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80003be:	b480      	push	{r7}
 80003c0:	b089      	sub	sp, #36	; 0x24
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	60f8      	str	r0, [r7, #12]
 80003c6:	60b9      	str	r1, [r7, #8]
 80003c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	6a1a      	ldr	r2, [r3, #32]
 80003ce:	68bb      	ldr	r3, [r7, #8]
 80003d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003d2:	697b      	ldr	r3, [r7, #20]
 80003d4:	fa93 f3a3 	rbit	r3, r3
 80003d8:	613b      	str	r3, [r7, #16]
  return(result);
 80003da:	693b      	ldr	r3, [r7, #16]
 80003dc:	fab3 f383 	clz	r3, r3
 80003e0:	009b      	lsls	r3, r3, #2
 80003e2:	210f      	movs	r1, #15
 80003e4:	fa01 f303 	lsl.w	r3, r1, r3
 80003e8:	43db      	mvns	r3, r3
 80003ea:	401a      	ands	r2, r3
 80003ec:	68bb      	ldr	r3, [r7, #8]
 80003ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003f0:	69fb      	ldr	r3, [r7, #28]
 80003f2:	fa93 f3a3 	rbit	r3, r3
 80003f6:	61bb      	str	r3, [r7, #24]
  return(result);
 80003f8:	69bb      	ldr	r3, [r7, #24]
 80003fa:	fab3 f383 	clz	r3, r3
 80003fe:	009b      	lsls	r3, r3, #2
 8000400:	6879      	ldr	r1, [r7, #4]
 8000402:	fa01 f303 	lsl.w	r3, r1, r3
 8000406:	431a      	orrs	r2, r3
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 800040c:	bf00      	nop
 800040e:	3724      	adds	r7, #36	; 0x24
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr

08000418 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000418:	b480      	push	{r7}
 800041a:	b089      	sub	sp, #36	; 0x24
 800041c:	af00      	add	r7, sp, #0
 800041e:	60f8      	str	r0, [r7, #12]
 8000420:	60b9      	str	r1, [r7, #8]
 8000422:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000428:	68bb      	ldr	r3, [r7, #8]
 800042a:	0a1b      	lsrs	r3, r3, #8
 800042c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800042e:	697b      	ldr	r3, [r7, #20]
 8000430:	fa93 f3a3 	rbit	r3, r3
 8000434:	613b      	str	r3, [r7, #16]
  return(result);
 8000436:	693b      	ldr	r3, [r7, #16]
 8000438:	fab3 f383 	clz	r3, r3
 800043c:	009b      	lsls	r3, r3, #2
 800043e:	210f      	movs	r1, #15
 8000440:	fa01 f303 	lsl.w	r3, r1, r3
 8000444:	43db      	mvns	r3, r3
 8000446:	401a      	ands	r2, r3
 8000448:	68bb      	ldr	r3, [r7, #8]
 800044a:	0a1b      	lsrs	r3, r3, #8
 800044c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800044e:	69fb      	ldr	r3, [r7, #28]
 8000450:	fa93 f3a3 	rbit	r3, r3
 8000454:	61bb      	str	r3, [r7, #24]
  return(result);
 8000456:	69bb      	ldr	r3, [r7, #24]
 8000458:	fab3 f383 	clz	r3, r3
 800045c:	009b      	lsls	r3, r3, #2
 800045e:	6879      	ldr	r1, [r7, #4]
 8000460:	fa01 f303 	lsl.w	r3, r1, r3
 8000464:	431a      	orrs	r2, r3
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800046a:	bf00      	nop
 800046c:	3724      	adds	r7, #36	; 0x24
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr

08000476 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000476:	b580      	push	{r7, lr}
 8000478:	b088      	sub	sp, #32
 800047a:	af00      	add	r7, sp, #0
 800047c:	6078      	str	r0, [r7, #4]
 800047e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000480:	2300      	movs	r3, #0
 8000482:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000484:	2300      	movs	r3, #0
 8000486:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	fa93 f3a3 	rbit	r3, r3
 8000494:	613b      	str	r3, [r7, #16]
  return(result);
 8000496:	693b      	ldr	r3, [r7, #16]
 8000498:	fab3 f383 	clz	r3, r3
 800049c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800049e:	e048      	b.n	8000532 <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	681a      	ldr	r2, [r3, #0]
 80004a4:	2101      	movs	r1, #1
 80004a6:	69fb      	ldr	r3, [r7, #28]
 80004a8:	fa01 f303 	lsl.w	r3, r1, r3
 80004ac:	4013      	ands	r3, r2
 80004ae:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80004b0:	69bb      	ldr	r3, [r7, #24]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d03a      	beq.n	800052c <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80004b6:	683b      	ldr	r3, [r7, #0]
 80004b8:	685b      	ldr	r3, [r3, #4]
 80004ba:	461a      	mov	r2, r3
 80004bc:	69b9      	ldr	r1, [r7, #24]
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f7ff fede 	bl	8000280 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	685b      	ldr	r3, [r3, #4]
 80004c8:	2b01      	cmp	r3, #1
 80004ca:	d003      	beq.n	80004d4 <LL_GPIO_Init+0x5e>
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d106      	bne.n	80004e2 <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	689b      	ldr	r3, [r3, #8]
 80004d8:	461a      	mov	r2, r3
 80004da:	69b9      	ldr	r1, [r7, #24]
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	f7ff ff14 	bl	800030a <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	691b      	ldr	r3, [r3, #16]
 80004e6:	461a      	mov	r2, r3
 80004e8:	69b9      	ldr	r1, [r7, #24]
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f7ff ff3a 	bl	8000364 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	2b02      	cmp	r3, #2
 80004f6:	d119      	bne.n	800052c <LL_GPIO_Init+0xb6>
 80004f8:	69bb      	ldr	r3, [r7, #24]
 80004fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	fa93 f3a3 	rbit	r3, r3
 8000502:	60bb      	str	r3, [r7, #8]
  return(result);
 8000504:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000506:	fab3 f383 	clz	r3, r3
 800050a:	2b07      	cmp	r3, #7
 800050c:	d807      	bhi.n	800051e <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	461a      	mov	r2, r3
 8000514:	69b9      	ldr	r1, [r7, #24]
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	f7ff ff51 	bl	80003be <LL_GPIO_SetAFPin_0_7>
 800051c:	e006      	b.n	800052c <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	461a      	mov	r2, r3
 8000524:	69b9      	ldr	r1, [r7, #24]
 8000526:	6878      	ldr	r0, [r7, #4]
 8000528:	f7ff ff76 	bl	8000418 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800052c:	69fb      	ldr	r3, [r7, #28]
 800052e:	3301      	adds	r3, #1
 8000530:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	69fb      	ldr	r3, [r7, #28]
 8000538:	fa22 f303 	lsr.w	r3, r2, r3
 800053c:	2b00      	cmp	r3, #0
 800053e:	d1af      	bne.n	80004a0 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	2b01      	cmp	r3, #1
 8000546:	d003      	beq.n	8000550 <LL_GPIO_Init+0xda>
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	2b02      	cmp	r3, #2
 800054e:	d107      	bne.n	8000560 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	6819      	ldr	r1, [r3, #0]
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	68db      	ldr	r3, [r3, #12]
 8000558:	461a      	mov	r2, r3
 800055a:	6878      	ldr	r0, [r7, #4]
 800055c:	f7ff febd 	bl	80002da <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000560:	2301      	movs	r3, #1
}
 8000562:	4618      	mov	r0, r3
 8000564:	3720      	adds	r7, #32
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
	...

0800056c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000576:	4909      	ldr	r1, [pc, #36]	; (800059c <LL_InitTick+0x30>)
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000580:	3b01      	subs	r3, #1
 8000582:	604b      	str	r3, [r1, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000584:	4b05      	ldr	r3, [pc, #20]	; (800059c <LL_InitTick+0x30>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800058a:	4b04      	ldr	r3, [pc, #16]	; (800059c <LL_InitTick+0x30>)
 800058c:	2205      	movs	r2, #5
 800058e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000590:	bf00      	nop
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	e000e010 	.word	0xe000e010

080005a0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80005a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005ac:	6878      	ldr	r0, [r7, #4]
 80005ae:	f7ff ffdd 	bl	800056c <LL_InitTick>
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
	...

080005bc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80005c4:	4a04      	ldr	r2, [pc, #16]	; (80005d8 <LL_SetSystemCoreClock+0x1c>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6013      	str	r3, [r2, #0]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000000 	.word	0x20000000

080005dc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f003 0307 	and.w	r3, r3, #7
 80005ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ec:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <NVIC_SetPriorityGrouping+0x44>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f2:	68ba      	ldr	r2, [r7, #8]
 80005f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005f8:	4013      	ands	r3, r2
 80005fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000604:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000608:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800060c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800060e:	4a04      	ldr	r2, [pc, #16]	; (8000620 <NVIC_SetPriorityGrouping+0x44>)
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	60d3      	str	r3, [r2, #12]
}
 8000614:	bf00      	nop
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000628:	4b04      	ldr	r3, [pc, #16]	; (800063c <NVIC_GetPriorityGrouping+0x18>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	0a1b      	lsrs	r3, r3, #8
 800062e:	f003 0307 	and.w	r3, r3, #7
}
 8000632:	4618      	mov	r0, r3
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000ed00 	.word	0xe000ed00

08000640 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	6039      	str	r1, [r7, #0]
 800064a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800064c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000650:	2b00      	cmp	r3, #0
 8000652:	da0b      	bge.n	800066c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000654:	490d      	ldr	r1, [pc, #52]	; (800068c <NVIC_SetPriority+0x4c>)
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	f003 030f 	and.w	r3, r3, #15
 800065c:	3b04      	subs	r3, #4
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	b2d2      	uxtb	r2, r2
 8000662:	0112      	lsls	r2, r2, #4
 8000664:	b2d2      	uxtb	r2, r2
 8000666:	440b      	add	r3, r1
 8000668:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800066a:	e009      	b.n	8000680 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	4908      	ldr	r1, [pc, #32]	; (8000690 <NVIC_SetPriority+0x50>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	683a      	ldr	r2, [r7, #0]
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	0112      	lsls	r2, r2, #4
 8000678:	b2d2      	uxtb	r2, r2
 800067a:	440b      	add	r3, r1
 800067c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	e000ed00 	.word	0xe000ed00
 8000690:	e000e100 	.word	0xe000e100

08000694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000694:	b480      	push	{r7}
 8000696:	b089      	sub	sp, #36	; 0x24
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	60b9      	str	r1, [r7, #8]
 800069e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006a8:	69fb      	ldr	r3, [r7, #28]
 80006aa:	f1c3 0307 	rsb	r3, r3, #7
 80006ae:	2b04      	cmp	r3, #4
 80006b0:	bf28      	it	cs
 80006b2:	2304      	movcs	r3, #4
 80006b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006b6:	69fb      	ldr	r3, [r7, #28]
 80006b8:	3304      	adds	r3, #4
 80006ba:	2b06      	cmp	r3, #6
 80006bc:	d902      	bls.n	80006c4 <NVIC_EncodePriority+0x30>
 80006be:	69fb      	ldr	r3, [r7, #28]
 80006c0:	3b03      	subs	r3, #3
 80006c2:	e000      	b.n	80006c6 <NVIC_EncodePriority+0x32>
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	2201      	movs	r2, #1
 80006ca:	69bb      	ldr	r3, [r7, #24]
 80006cc:	fa02 f303 	lsl.w	r3, r2, r3
 80006d0:	1e5a      	subs	r2, r3, #1
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	401a      	ands	r2, r3
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006da:	2101      	movs	r1, #1
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	fa01 f303 	lsl.w	r3, r1, r3
 80006e2:	1e59      	subs	r1, r3, #1
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e8:	4313      	orrs	r3, r2
         );
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3724      	adds	r7, #36	; 0x24
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
	...

080006f8 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000700:	4906      	ldr	r1, [pc, #24]	; (800071c <LL_FLASH_SetLatency+0x24>)
 8000702:	4b06      	ldr	r3, [pc, #24]	; (800071c <LL_FLASH_SetLatency+0x24>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f023 0207 	bic.w	r2, r3, #7
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4313      	orrs	r3, r2
 800070e:	600b      	str	r3, [r1, #0]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	40022000 	.word	0x40022000

08000720 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000724:	4b04      	ldr	r3, [pc, #16]	; (8000738 <LL_FLASH_GetLatency+0x18>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f003 0307 	and.w	r3, r3, #7
}
 800072c:	4618      	mov	r0, r3
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40022000 	.word	0x40022000

0800073c <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2b04      	cmp	r3, #4
 8000748:	d106      	bne.n	8000758 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 800074a:	4a09      	ldr	r2, [pc, #36]	; (8000770 <LL_SYSTICK_SetClkSource+0x34>)
 800074c:	4b08      	ldr	r3, [pc, #32]	; (8000770 <LL_SYSTICK_SetClkSource+0x34>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f043 0304 	orr.w	r3, r3, #4
 8000754:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8000756:	e005      	b.n	8000764 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000758:	4a05      	ldr	r2, [pc, #20]	; (8000770 <LL_SYSTICK_SetClkSource+0x34>)
 800075a:	4b05      	ldr	r3, [pc, #20]	; (8000770 <LL_SYSTICK_SetClkSource+0x34>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	f023 0304 	bic.w	r3, r3, #4
 8000762:	6013      	str	r3, [r2, #0]
}
 8000764:	bf00      	nop
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	e000e010 	.word	0xe000e010

08000774 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000778:	4a05      	ldr	r2, [pc, #20]	; (8000790 <LL_RCC_HSI_Enable+0x1c>)
 800077a:	4b05      	ldr	r3, [pc, #20]	; (8000790 <LL_RCC_HSI_Enable+0x1c>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000782:	6013      	str	r3, [r2, #0]
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40021000 	.word	0x40021000

08000794 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000798:	4b07      	ldr	r3, [pc, #28]	; (80007b8 <LL_RCC_HSI_IsReady+0x24>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007a4:	bf0c      	ite	eq
 80007a6:	2301      	moveq	r3, #1
 80007a8:	2300      	movne	r3, #0
 80007aa:	b2db      	uxtb	r3, r3
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40021000 	.word	0x40021000

080007bc <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80007c0:	4a06      	ldr	r2, [pc, #24]	; (80007dc <LL_RCC_LSI_Enable+0x20>)
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <LL_RCC_LSI_Enable+0x20>)
 80007c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40021000 	.word	0x40021000

080007e0 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 80007e4:	4b07      	ldr	r3, [pc, #28]	; (8000804 <LL_RCC_LSI_IsReady+0x24>)
 80007e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	2b02      	cmp	r3, #2
 80007f0:	bf0c      	ite	eq
 80007f2:	2301      	moveq	r3, #1
 80007f4:	2300      	movne	r3, #0
 80007f6:	b2db      	uxtb	r3, r3
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40021000 	.word	0x40021000

08000808 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000810:	4906      	ldr	r1, [pc, #24]	; (800082c <LL_RCC_SetSysClkSource+0x24>)
 8000812:	4b06      	ldr	r3, [pc, #24]	; (800082c <LL_RCC_SetSysClkSource+0x24>)
 8000814:	689b      	ldr	r3, [r3, #8]
 8000816:	f023 0203 	bic.w	r2, r3, #3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4313      	orrs	r3, r2
 800081e:	608b      	str	r3, [r1, #8]
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	40021000 	.word	0x40021000

08000830 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000834:	4b04      	ldr	r3, [pc, #16]	; (8000848 <LL_RCC_GetSysClkSource+0x18>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	f003 030c 	and.w	r3, r3, #12
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40021000 	.word	0x40021000

0800084c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000854:	4906      	ldr	r1, [pc, #24]	; (8000870 <LL_RCC_SetAHBPrescaler+0x24>)
 8000856:	4b06      	ldr	r3, [pc, #24]	; (8000870 <LL_RCC_SetAHBPrescaler+0x24>)
 8000858:	689b      	ldr	r3, [r3, #8]
 800085a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4313      	orrs	r3, r2
 8000862:	608b      	str	r3, [r1, #8]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	40021000 	.word	0x40021000

08000874 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800087c:	4906      	ldr	r1, [pc, #24]	; (8000898 <LL_RCC_SetAPB1Prescaler+0x24>)
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000880:	689b      	ldr	r3, [r3, #8]
 8000882:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	4313      	orrs	r3, r2
 800088a:	608b      	str	r3, [r1, #8]
}
 800088c:	bf00      	nop
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	40021000 	.word	0x40021000

0800089c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80008a4:	4906      	ldr	r1, [pc, #24]	; (80008c0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008a6:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	608b      	str	r3, [r1, #8]
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	40021000 	.word	0x40021000

080008c4 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFF));
 80008cc:	4909      	ldr	r1, [pc, #36]	; (80008f4 <LL_RCC_SetUSARTClockSource+0x30>)
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <LL_RCC_SetUSARTClockSource+0x30>)
 80008d0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	0c1b      	lsrs	r3, r3, #16
 80008d8:	43db      	mvns	r3, r3
 80008da:	401a      	ands	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	b29b      	uxth	r3, r3
 80008e0:	4313      	orrs	r3, r2
 80008e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80008e6:	bf00      	nop
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	40021000 	.word	0x40021000

080008f8 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	0e1a      	lsrs	r2, r3, #24
 8000904:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <LL_RCC_SetI2CClockSource+0x48>)
 8000906:	4413      	add	r3, r2
 8000908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	0c1b      	lsrs	r3, r3, #16
 8000912:	b2db      	uxtb	r3, r3
 8000914:	2103      	movs	r1, #3
 8000916:	fa01 f303 	lsl.w	r3, r1, r3
 800091a:	43db      	mvns	r3, r3
 800091c:	401a      	ands	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	b2d9      	uxtb	r1, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	0c1b      	lsrs	r3, r3, #16
 8000926:	b2db      	uxtb	r3, r3
 8000928:	fa01 f303 	lsl.w	r3, r1, r3
 800092c:	431a      	orrs	r2, r3
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	601a      	str	r2, [r3, #0]
}
 8000932:	bf00      	nop
 8000934:	3714      	adds	r7, #20
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	40021088 	.word	0x40021088

08000944 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000948:	4a05      	ldr	r2, [pc, #20]	; (8000960 <LL_RCC_PLL_Enable+0x1c>)
 800094a:	4b05      	ldr	r3, [pc, #20]	; (8000960 <LL_RCC_PLL_Enable+0x1c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000952:	6013      	str	r3, [r2, #0]
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	40021000 	.word	0x40021000

08000964 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000968:	4b07      	ldr	r3, [pc, #28]	; (8000988 <LL_RCC_PLL_IsReady+0x24>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000970:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000974:	bf0c      	ite	eq
 8000976:	2301      	moveq	r3, #1
 8000978:	2300      	movne	r3, #0
 800097a:	b2db      	uxtb	r3, r3
}
 800097c:	4618      	mov	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40021000 	.word	0x40021000

0800098c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 800098c:	b480      	push	{r7}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
 8000998:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800099a:	480a      	ldr	r0, [pc, #40]	; (80009c4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800099c:	4b09      	ldr	r3, [pc, #36]	; (80009c4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800099e:	68da      	ldr	r2, [r3, #12]
 80009a0:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80009a2:	4013      	ands	r3, r2
 80009a4:	68f9      	ldr	r1, [r7, #12]
 80009a6:	68ba      	ldr	r2, [r7, #8]
 80009a8:	4311      	orrs	r1, r2
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	0212      	lsls	r2, r2, #8
 80009ae:	4311      	orrs	r1, r2
 80009b0:	683a      	ldr	r2, [r7, #0]
 80009b2:	430a      	orrs	r2, r1
 80009b4:	4313      	orrs	r3, r2
 80009b6:	60c3      	str	r3, [r0, #12]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
}
 80009b8:	bf00      	nop
 80009ba:	3714      	adds	r7, #20
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr
 80009c4:	40021000 	.word	0x40021000
 80009c8:	f9ff808c 	.word	0xf9ff808c

080009cc <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80009d0:	4a05      	ldr	r2, [pc, #20]	; (80009e8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80009d2:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80009d4:	68db      	ldr	r3, [r3, #12]
 80009d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009da:	60d3      	str	r3, [r2, #12]
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40021000 	.word	0x40021000

080009ec <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80009f4:	4906      	ldr	r1, [pc, #24]	; (8000a10 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009f6:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4313      	orrs	r3, r2
 8000a02:	600b      	str	r3, [r1, #0]
}
 8000a04:	bf00      	nop
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	40007000 	.word	0x40007000

08000a14 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a1c:	4908      	ldr	r1, [pc, #32]	; (8000a40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000a1e:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000a20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a28:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000a2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4013      	ands	r3, r2
 8000a30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a32:	68fb      	ldr	r3, [r7, #12]
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	40021000 	.word	0x40021000

08000a44 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000a4c:	4908      	ldr	r1, [pc, #32]	; (8000a70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a4e:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000a58:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a5a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4013      	ands	r3, r2
 8000a60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	bf00      	nop
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	40021000 	.word	0x40021000

08000a74 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a7c:	4908      	ldr	r1, [pc, #32]	; (8000aa0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000a7e:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000a80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000a8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4013      	ands	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a92:	68fb      	ldr	r3, [r7, #12]
}
 8000a94:	bf00      	nop
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	40021000 	.word	0x40021000

08000aa4 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	683a      	ldr	r2, [r7, #0]
 8000ab2:	619a      	str	r2, [r3, #24]
}
 8000ab4:	bf00      	nop
 8000ab6:	370c      	adds	r7, #12
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <LL_Init>:

//#include "stm32l4xx_ll_dma.h"



void LL_Init(void){
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f7ff ffd5 	bl	8000a74 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000aca:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000ace:	f7ff ffb9 	bl	8000a44 <LL_APB1_GRP1_EnableClock>

	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad2:	2003      	movs	r0, #3
 8000ad4:	f7ff fd82 	bl	80005dc <NVIC_SetPriorityGrouping>

	/* System interrupt init*/
	/* MemoryManagement_IRQn interrupt configuration */
	NVIC_SetPriority(MemoryManagement_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ad8:	f7ff fda4 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fdd6 	bl	8000694 <NVIC_EncodePriority>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	4619      	mov	r1, r3
 8000aec:	f06f 000b 	mvn.w	r0, #11
 8000af0:	f7ff fda6 	bl	8000640 <NVIC_SetPriority>
	/* BusFault_IRQn interrupt configuration */
	NVIC_SetPriority(BusFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000af4:	f7ff fd96 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2200      	movs	r2, #0
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff fdc8 	bl	8000694 <NVIC_EncodePriority>
 8000b04:	4603      	mov	r3, r0
 8000b06:	4619      	mov	r1, r3
 8000b08:	f06f 000a 	mvn.w	r0, #10
 8000b0c:	f7ff fd98 	bl	8000640 <NVIC_SetPriority>
	/* UsageFault_IRQn interrupt configuration */
	NVIC_SetPriority(UsageFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b10:	f7ff fd88 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2200      	movs	r2, #0
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fdba 	bl	8000694 <NVIC_EncodePriority>
 8000b20:	4603      	mov	r3, r0
 8000b22:	4619      	mov	r1, r3
 8000b24:	f06f 0009 	mvn.w	r0, #9
 8000b28:	f7ff fd8a 	bl	8000640 <NVIC_SetPriority>
	/* SVCall_IRQn interrupt configuration */
	NVIC_SetPriority(SVCall_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b2c:	f7ff fd7a 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2200      	movs	r2, #0
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fdac 	bl	8000694 <NVIC_EncodePriority>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	4619      	mov	r1, r3
 8000b40:	f06f 0004 	mvn.w	r0, #4
 8000b44:	f7ff fd7c 	bl	8000640 <NVIC_SetPriority>
	/* DebugMonitor_IRQn interrupt configuration */
	NVIC_SetPriority(DebugMonitor_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b48:	f7ff fd6c 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff fd9e 	bl	8000694 <NVIC_EncodePriority>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	f06f 0003 	mvn.w	r0, #3
 8000b60:	f7ff fd6e 	bl	8000640 <NVIC_SetPriority>
	/* PendSV_IRQn interrupt configuration */
	NVIC_SetPriority(PendSV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b64:	f7ff fd5e 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fd90 	bl	8000694 <NVIC_EncodePriority>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4619      	mov	r1, r3
 8000b78:	f06f 0001 	mvn.w	r0, #1
 8000b7c:	f7ff fd60 	bl	8000640 <NVIC_SetPriority>
	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b80:	f7ff fd50 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2200      	movs	r2, #0
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fd82 	bl	8000694 <NVIC_EncodePriority>
 8000b90:	4603      	mov	r3, r0
 8000b92:	4619      	mov	r1, r3
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b98:	f7ff fd52 	bl	8000640 <NVIC_SetPriority>
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8000ba4:	2004      	movs	r0, #4
 8000ba6:	f7ff fda7 	bl	80006f8 <LL_FLASH_SetLatency>

	if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4){
 8000baa:	f7ff fdb9 	bl	8000720 <LL_FLASH_GetLatency>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b04      	cmp	r3, #4
 8000bb2:	d003      	beq.n	8000bbc <SystemClock_Config+0x1c>
		Error_Handler();
 8000bb4:	2141      	movs	r1, #65	; 0x41
 8000bb6:	482c      	ldr	r0, [pc, #176]	; (8000c68 <SystemClock_Config+0xc8>)
 8000bb8:	f000 f880 	bl	8000cbc <_Error_Handler>
	}

	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000bbc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bc0:	f7ff ff14 	bl	80009ec <LL_PWR_SetRegulVoltageScaling>
  	  LL_RCC_HSE_Enable();
   	   // Wait till HSE is ready
  	  while(LL_RCC_HSE_IsReady() != 1);*/

	//Enable HSI
	LL_RCC_HSI_Enable();
 8000bc4:	f7ff fdd6 	bl	8000774 <LL_RCC_HSI_Enable>
	//Wait till HSI is ready
	while(LL_RCC_HSI_IsReady() != 1);
 8000bc8:	bf00      	nop
 8000bca:	f7ff fde3 	bl	8000794 <LL_RCC_HSI_IsReady>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d1fa      	bne.n	8000bca <SystemClock_Config+0x2a>
	//LL_RCC_HSI_SetCalibTrimming(16);//not need to do this

	// Enable LSI
	LL_RCC_LSI_Enable();
 8000bd4:	f7ff fdf2 	bl	80007bc <LL_RCC_LSI_Enable>

	/* Wait till LSI is ready */
	while(LL_RCC_LSI_IsReady() != 1);
 8000bd8:	bf00      	nop
 8000bda:	f7ff fe01 	bl	80007e0 <LL_RCC_LSI_IsReady>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d1fa      	bne.n	8000bda <SystemClock_Config+0x3a>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 10, LL_RCC_PLLR_DIV_2);
 8000be4:	2300      	movs	r3, #0
 8000be6:	220a      	movs	r2, #10
 8000be8:	2100      	movs	r1, #0
 8000bea:	2002      	movs	r0, #2
 8000bec:	f7ff fece 	bl	800098c <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8000bf0:	f7ff fea8 	bl	8000944 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 8000bf4:	f7ff feea 	bl	80009cc <LL_RCC_PLL_EnableDomain_SYS>

	/* Wait till PLL is ready */
	while(LL_RCC_PLL_IsReady() != 1);
 8000bf8:	bf00      	nop
 8000bfa:	f7ff feb3 	bl	8000964 <LL_RCC_PLL_IsReady>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d1fa      	bne.n	8000bfa <SystemClock_Config+0x5a>

	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000c04:	2003      	movs	r0, #3
 8000c06:	f7ff fdff 	bl	8000808 <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8000c0a:	bf00      	nop
 8000c0c:	f7ff fe10 	bl	8000830 <LL_RCC_GetSysClkSource>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b0c      	cmp	r3, #12
 8000c14:	d1fa      	bne.n	8000c0c <SystemClock_Config+0x6c>

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000c16:	2000      	movs	r0, #0
 8000c18:	f7ff fe18 	bl	800084c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f7ff fe29 	bl	8000874 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000c22:	2000      	movs	r0, #0
 8000c24:	f7ff fe3a 	bl	800089c <LL_RCC_SetAPB2Prescaler>
	LL_Init1msTick(80000000);
 8000c28:	4810      	ldr	r0, [pc, #64]	; (8000c6c <SystemClock_Config+0xcc>)
 8000c2a:	f7ff fcb9 	bl	80005a0 <LL_Init1msTick>
	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8000c2e:	2004      	movs	r0, #4
 8000c30:	f7ff fd84 	bl	800073c <LL_SYSTICK_SetClkSource>
	LL_SetSystemCoreClock(80000000);
 8000c34:	480d      	ldr	r0, [pc, #52]	; (8000c6c <SystemClock_Config+0xcc>)
 8000c36:	f7ff fcc1 	bl	80005bc <LL_SetSystemCoreClock>

	LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_SYSCLK);
 8000c3a:	480d      	ldr	r0, [pc, #52]	; (8000c70 <SystemClock_Config+0xd0>)
 8000c3c:	f7ff fe42 	bl	80008c4 <LL_RCC_SetUSARTClockSource>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_SYSCLK);
 8000c40:	480c      	ldr	r0, [pc, #48]	; (8000c74 <SystemClock_Config+0xd4>)
 8000c42:	f7ff fe59 	bl	80008f8 <LL_RCC_SetI2CClockSource>

	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000c46:	f7ff fced 	bl	8000624 <NVIC_GetPriorityGrouping>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff fd1f 	bl	8000694 <NVIC_EncodePriority>
 8000c56:	4603      	mov	r3, r0
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c5e:	f7ff fcef 	bl	8000640 <NVIC_SetPriority>
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	08001efc 	.word	0x08001efc
 8000c6c:	04c4b400 	.word	0x04c4b400
 8000c70:	00030001 	.word	0x00030001
 8000c74:	000c0001 	.word	0x000c0001

08000c78 <SetupLED>:

/**
  * @brief  This function setup settings for Led on the KTIVT_SS_board.
  * @retval None
*/
void SetupLED(void){
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0

	LL_GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000c7e:	2004      	movs	r0, #4
 8000c80:	f7ff fec8 	bl	8000a14 <LL_AHB2_GRP1_EnableClock>

	 /*Configure LED_Yellow_HL1 (PC10), LED_Green_HL2 (PC11), LED_Green_HL3 (PC12) as output Push-Pull      */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8000c84:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000c88:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL; // try set - LL_GPIO_OUTPUT_OPENDRAIN on real board
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000c96:	2301      	movs	r3, #1
 8000c98:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c9a:	463b      	mov	r3, r7
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4806      	ldr	r0, [pc, #24]	; (8000cb8 <SetupLED+0x40>)
 8000ca0:	f7ff fbe9 	bl	8000476 <LL_GPIO_Init>

	/* Diode is off */
	LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12);
 8000ca4:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8000ca8:	4803      	ldr	r0, [pc, #12]	; (8000cb8 <SetupLED+0x40>)
 8000caa:	f7ff fefb 	bl	8000aa4 <LL_GPIO_SetOutputPin>
	/*For ON/OFF LED need to use function:                            */
	  /*LED_Yellow_HL1_ON()       LED_Yellow_HL1_OFF()                */
	  /*LED_Green_HL2_ON()        LED_Green_HL2_OFF()                 */
	  /*LED_Green_HL3_ON()        LED_Green_HL3_OFF()                 */
	  /*Define in SetupPeriph.h                                       */
}
 8000cae:	bf00      	nop
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	48000800 	.word	0x48000800

08000cbc <_Error_Handler>:
  *
  *
  *
  */
void _Error_Handler(char *file, int line)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]

	printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 8000cc6:	683a      	ldr	r2, [r7, #0]
 8000cc8:	6879      	ldr	r1, [r7, #4]
 8000cca:	4803      	ldr	r0, [pc, #12]	; (8000cd8 <_Error_Handler+0x1c>)
 8000ccc:	f000 f9a6 	bl	800101c <iprintf>
  /* User can add his own implementation to report the HAL error return state */
 //while(1)
  //{
 // }
  /* USER CODE END Error_Handler_Debug */
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	08001f14 	.word	0x08001f14

08000cdc <main>:


// LL_mDelay(1);
//LL_RCC_ClocksTypeDef check_RCC_Clocks,  *CHECK_RCC_CLOCKS=&check_RCC_Clocks; // Only for check setup clock. Not need use in release

int main(void){
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0

	LL_Init();
 8000ce0:	f7ff feee 	bl	8000ac0 <LL_Init>
	SystemClock_Config(); //Setup sysytem clock at 80 MHz
 8000ce4:	f7ff ff5c 	bl	8000ba0 <SystemClock_Config>
	//LL_RCC_GetSystemClocksFreq(CHECK_RCC_CLOCKS); // Only for check setup clock Not need use in release
	printf("Hello human. I am Analog module.\r\n");
 8000ce8:	4809      	ldr	r0, [pc, #36]	; (8000d10 <main+0x34>)
 8000cea:	f000 fa0b 	bl	8001104 <puts>
	printf("Start setup periphery STM32L452.....\r\n");
 8000cee:	4809      	ldr	r0, [pc, #36]	; (8000d14 <main+0x38>)
 8000cf0:	f000 fa08 	bl	8001104 <puts>
	SetupLED(); //  LL_GPIO_OUTPUT_OPENDRAIN
 8000cf4:	f7ff ffc0 	bl	8000c78 <SetupLED>

	printf("Finish setup. Success! \r\n");
 8000cf8:	4807      	ldr	r0, [pc, #28]	; (8000d18 <main+0x3c>)
 8000cfa:	f000 fa03 	bl	8001104 <puts>


while(1){
  printf("Now is succsses start \r\n");
 8000cfe:	4807      	ldr	r0, [pc, #28]	; (8000d1c <main+0x40>)
 8000d00:	f000 fa00 	bl	8001104 <puts>
  Error_Handler();
 8000d04:	213e      	movs	r1, #62	; 0x3e
 8000d06:	4806      	ldr	r0, [pc, #24]	; (8000d20 <main+0x44>)
 8000d08:	f7ff ffd8 	bl	8000cbc <_Error_Handler>
  printf("Now is succsses start \r\n");
 8000d0c:	e7f7      	b.n	8000cfe <main+0x22>
 8000d0e:	bf00      	nop
 8000d10:	08001f44 	.word	0x08001f44
 8000d14:	08001f68 	.word	0x08001f68
 8000d18:	08001f90 	.word	0x08001f90
 8000d1c:	08001fac 	.word	0x08001fac
 8000d20:	08001fc4 	.word	0x08001fc4

08000d24 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d36:	e7fe      	b.n	8000d36 <HardFault_Handler+0x4>

08000d38 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <MemManage_Handler+0x4>

08000d3e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <BusFault_Handler+0x4>

08000d44 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d48:	e7fe      	b.n	8000d48 <UsageFault_Handler+0x4>

08000d4a <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8000d82:	b480      	push	{r7}
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d98:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d9c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d013      	beq.n	8000dd0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000da8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000db0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d00b      	beq.n	8000dd0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000db8:	e000      	b.n	8000dbc <ITM_SendChar+0x2c>
  __ASM volatile ("nop");
 8000dba:	bf00      	nop
 8000dbc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d0f9      	beq.n	8000dba <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000dc6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000dd0:	687b      	ldr	r3, [r7, #4]
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b086      	sub	sp, #24
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	60f8      	str	r0, [r7, #12]
 8000de6:	60b9      	str	r1, [r7, #8]
 8000de8:	607a      	str	r2, [r7, #4]
	/* return len; */
	
	//errno = ENOSYS;
	//return -1;

	int i=0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++){
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
 8000df2:	e009      	b.n	8000e08 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	1c5a      	adds	r2, r3, #1
 8000df8:	60ba      	str	r2, [r7, #8]
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ffc7 	bl	8000d90 <ITM_SendChar>
	for(i=0;i<len;i++){
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	3301      	adds	r3, #1
 8000e06:	617b      	str	r3, [r7, #20]
 8000e08:	697a      	ldr	r2, [r7, #20]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	dbf1      	blt.n	8000df4 <_write+0x16>
	}
	return len;
 8000e10:	687b      	ldr	r3, [r7, #4]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3718      	adds	r7, #24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <_sbrk>:

void * _sbrk(int32_t incr)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8000e24:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <_sbrk+0x38>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d102      	bne.n	8000e32 <_sbrk+0x16>
		heap_end = & end;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <_sbrk+0x38>)
 8000e2e:	4a0a      	ldr	r2, [pc, #40]	; (8000e58 <_sbrk+0x3c>)
 8000e30:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8000e32:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <_sbrk+0x38>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <_sbrk+0x38>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4413      	add	r3, r2
 8000e40:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <_sbrk+0x38>)
 8000e42:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8000e44:	68fb      	ldr	r3, [r7, #12]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	20000084 	.word	0x20000084
 8000e58:	20000094 	.word	0x20000094

08000e5c <_close>:

int _close(int32_t file)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <_close+0x20>)
 8000e66:	2258      	movs	r2, #88	; 0x58
 8000e68:	601a      	str	r2, [r3, #0]
	return -1;
 8000e6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20000090 	.word	0x20000090

08000e80 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 8000e8a:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <_fstat+0x20>)
 8000e8c:	2258      	movs	r2, #88	; 0x58
 8000e8e:	601a      	str	r2, [r3, #0]
	return -1;
 8000e90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	20000090 	.word	0x20000090

08000ea4 <_isatty>:

int _isatty(int32_t file)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <_isatty+0x1c>)
 8000eae:	2258      	movs	r2, #88	; 0x58
 8000eb0:	601a      	str	r2, [r3, #0]
	return 0;
 8000eb2:	2300      	movs	r3, #0
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	20000090 	.word	0x20000090

08000ec4 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <_lseek+0x24>)
 8000ed2:	2258      	movs	r2, #88	; 0x58
 8000ed4:	601a      	str	r2, [r3, #0]
	return -1;
 8000ed6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000090 	.word	0x20000090

08000eec <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <_read+0x24>)
 8000efa:	2258      	movs	r2, #88	; 0x58
 8000efc:	601a      	str	r2, [r3, #0]
	return -1;
 8000efe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000090 	.word	0x20000090

08000f14 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f18:	4a17      	ldr	r2, [pc, #92]	; (8000f78 <SystemInit+0x64>)
 8000f1a:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <SystemInit+0x64>)
 8000f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f28:	4a14      	ldr	r2, [pc, #80]	; (8000f7c <SystemInit+0x68>)
 8000f2a:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <SystemInit+0x68>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <SystemInit+0x68>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000f3a:	4a10      	ldr	r2, [pc, #64]	; (8000f7c <SystemInit+0x68>)
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <SystemInit+0x68>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f44:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <SystemInit+0x68>)
 8000f4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f50:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f52:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <SystemInit+0x68>)
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <SystemInit+0x68>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f5c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <SystemInit+0x68>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <SystemInit+0x64>)
 8000f66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f6a:	609a      	str	r2, [r3, #8]
#endif
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed00 	.word	0xe000ed00
 8000f7c:	40021000 	.word	0x40021000

08000f80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fb8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f84:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f86:	e003      	b.n	8000f90 <LoopCopyDataInit>

08000f88 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f88:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f8a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f8c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f8e:	3104      	adds	r1, #4

08000f90 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f90:	480b      	ldr	r0, [pc, #44]	; (8000fc0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f92:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f94:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f96:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f98:	d3f6      	bcc.n	8000f88 <CopyDataInit>
	ldr	r2, =_sbss
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	; (8000fc8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f9c:	e002      	b.n	8000fa4 <LoopFillZerobss>

08000f9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f9e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fa0:	f842 3b04 	str.w	r3, [r2], #4

08000fa4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fa4:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <LoopForever+0x16>)
	cmp	r2, r3
 8000fa6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fa8:	d3f9      	bcc.n	8000f9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000faa:	f7ff ffb3 	bl	8000f14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fae:	f000 f811 	bl	8000fd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fb2:	f7ff fe93 	bl	8000cdc <main>

08000fb6 <LoopForever>:

LoopForever:
    b LoopForever
 8000fb6:	e7fe      	b.n	8000fb6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fb8:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 8000fbc:	08002074 	.word	0x08002074
	ldr	r0, =_sdata
 8000fc0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fc4:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8000fc8:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8000fcc:	20000094 	.word	0x20000094

08000fd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fd0:	e7fe      	b.n	8000fd0 <ADC1_IRQHandler>
	...

08000fd4 <__libc_init_array>:
 8000fd4:	b570      	push	{r4, r5, r6, lr}
 8000fd6:	4e0d      	ldr	r6, [pc, #52]	; (800100c <__libc_init_array+0x38>)
 8000fd8:	4c0d      	ldr	r4, [pc, #52]	; (8001010 <__libc_init_array+0x3c>)
 8000fda:	1ba4      	subs	r4, r4, r6
 8000fdc:	10a4      	asrs	r4, r4, #2
 8000fde:	2500      	movs	r5, #0
 8000fe0:	42a5      	cmp	r5, r4
 8000fe2:	d109      	bne.n	8000ff8 <__libc_init_array+0x24>
 8000fe4:	4e0b      	ldr	r6, [pc, #44]	; (8001014 <__libc_init_array+0x40>)
 8000fe6:	4c0c      	ldr	r4, [pc, #48]	; (8001018 <__libc_init_array+0x44>)
 8000fe8:	f000 ff7c 	bl	8001ee4 <_init>
 8000fec:	1ba4      	subs	r4, r4, r6
 8000fee:	10a4      	asrs	r4, r4, #2
 8000ff0:	2500      	movs	r5, #0
 8000ff2:	42a5      	cmp	r5, r4
 8000ff4:	d105      	bne.n	8001002 <__libc_init_array+0x2e>
 8000ff6:	bd70      	pop	{r4, r5, r6, pc}
 8000ff8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ffc:	4798      	blx	r3
 8000ffe:	3501      	adds	r5, #1
 8001000:	e7ee      	b.n	8000fe0 <__libc_init_array+0xc>
 8001002:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001006:	4798      	blx	r3
 8001008:	3501      	adds	r5, #1
 800100a:	e7f2      	b.n	8000ff2 <__libc_init_array+0x1e>
 800100c:	0800206c 	.word	0x0800206c
 8001010:	0800206c 	.word	0x0800206c
 8001014:	0800206c 	.word	0x0800206c
 8001018:	08002070 	.word	0x08002070

0800101c <iprintf>:
 800101c:	b40f      	push	{r0, r1, r2, r3}
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <iprintf+0x2c>)
 8001020:	b513      	push	{r0, r1, r4, lr}
 8001022:	681c      	ldr	r4, [r3, #0]
 8001024:	b124      	cbz	r4, 8001030 <iprintf+0x14>
 8001026:	69a3      	ldr	r3, [r4, #24]
 8001028:	b913      	cbnz	r3, 8001030 <iprintf+0x14>
 800102a:	4620      	mov	r0, r4
 800102c:	f000 fa24 	bl	8001478 <__sinit>
 8001030:	ab05      	add	r3, sp, #20
 8001032:	9a04      	ldr	r2, [sp, #16]
 8001034:	68a1      	ldr	r1, [r4, #8]
 8001036:	9301      	str	r3, [sp, #4]
 8001038:	4620      	mov	r0, r4
 800103a:	f000 fbe9 	bl	8001810 <_vfiprintf_r>
 800103e:	b002      	add	sp, #8
 8001040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001044:	b004      	add	sp, #16
 8001046:	4770      	bx	lr
 8001048:	20000004 	.word	0x20000004

0800104c <_puts_r>:
 800104c:	b570      	push	{r4, r5, r6, lr}
 800104e:	460e      	mov	r6, r1
 8001050:	4605      	mov	r5, r0
 8001052:	b118      	cbz	r0, 800105c <_puts_r+0x10>
 8001054:	6983      	ldr	r3, [r0, #24]
 8001056:	b90b      	cbnz	r3, 800105c <_puts_r+0x10>
 8001058:	f000 fa0e 	bl	8001478 <__sinit>
 800105c:	69ab      	ldr	r3, [r5, #24]
 800105e:	68ac      	ldr	r4, [r5, #8]
 8001060:	b913      	cbnz	r3, 8001068 <_puts_r+0x1c>
 8001062:	4628      	mov	r0, r5
 8001064:	f000 fa08 	bl	8001478 <__sinit>
 8001068:	4b23      	ldr	r3, [pc, #140]	; (80010f8 <_puts_r+0xac>)
 800106a:	429c      	cmp	r4, r3
 800106c:	d117      	bne.n	800109e <_puts_r+0x52>
 800106e:	686c      	ldr	r4, [r5, #4]
 8001070:	89a3      	ldrh	r3, [r4, #12]
 8001072:	071b      	lsls	r3, r3, #28
 8001074:	d51d      	bpl.n	80010b2 <_puts_r+0x66>
 8001076:	6923      	ldr	r3, [r4, #16]
 8001078:	b1db      	cbz	r3, 80010b2 <_puts_r+0x66>
 800107a:	3e01      	subs	r6, #1
 800107c:	68a3      	ldr	r3, [r4, #8]
 800107e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001082:	3b01      	subs	r3, #1
 8001084:	60a3      	str	r3, [r4, #8]
 8001086:	b9e9      	cbnz	r1, 80010c4 <_puts_r+0x78>
 8001088:	2b00      	cmp	r3, #0
 800108a:	da2e      	bge.n	80010ea <_puts_r+0x9e>
 800108c:	4622      	mov	r2, r4
 800108e:	210a      	movs	r1, #10
 8001090:	4628      	mov	r0, r5
 8001092:	f000 f83f 	bl	8001114 <__swbuf_r>
 8001096:	3001      	adds	r0, #1
 8001098:	d011      	beq.n	80010be <_puts_r+0x72>
 800109a:	200a      	movs	r0, #10
 800109c:	bd70      	pop	{r4, r5, r6, pc}
 800109e:	4b17      	ldr	r3, [pc, #92]	; (80010fc <_puts_r+0xb0>)
 80010a0:	429c      	cmp	r4, r3
 80010a2:	d101      	bne.n	80010a8 <_puts_r+0x5c>
 80010a4:	68ac      	ldr	r4, [r5, #8]
 80010a6:	e7e3      	b.n	8001070 <_puts_r+0x24>
 80010a8:	4b15      	ldr	r3, [pc, #84]	; (8001100 <_puts_r+0xb4>)
 80010aa:	429c      	cmp	r4, r3
 80010ac:	bf08      	it	eq
 80010ae:	68ec      	ldreq	r4, [r5, #12]
 80010b0:	e7de      	b.n	8001070 <_puts_r+0x24>
 80010b2:	4621      	mov	r1, r4
 80010b4:	4628      	mov	r0, r5
 80010b6:	f000 f87f 	bl	80011b8 <__swsetup_r>
 80010ba:	2800      	cmp	r0, #0
 80010bc:	d0dd      	beq.n	800107a <_puts_r+0x2e>
 80010be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010c2:	bd70      	pop	{r4, r5, r6, pc}
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	da04      	bge.n	80010d2 <_puts_r+0x86>
 80010c8:	69a2      	ldr	r2, [r4, #24]
 80010ca:	4293      	cmp	r3, r2
 80010cc:	db06      	blt.n	80010dc <_puts_r+0x90>
 80010ce:	290a      	cmp	r1, #10
 80010d0:	d004      	beq.n	80010dc <_puts_r+0x90>
 80010d2:	6823      	ldr	r3, [r4, #0]
 80010d4:	1c5a      	adds	r2, r3, #1
 80010d6:	6022      	str	r2, [r4, #0]
 80010d8:	7019      	strb	r1, [r3, #0]
 80010da:	e7cf      	b.n	800107c <_puts_r+0x30>
 80010dc:	4622      	mov	r2, r4
 80010de:	4628      	mov	r0, r5
 80010e0:	f000 f818 	bl	8001114 <__swbuf_r>
 80010e4:	3001      	adds	r0, #1
 80010e6:	d1c9      	bne.n	800107c <_puts_r+0x30>
 80010e8:	e7e9      	b.n	80010be <_puts_r+0x72>
 80010ea:	6823      	ldr	r3, [r4, #0]
 80010ec:	200a      	movs	r0, #10
 80010ee:	1c5a      	adds	r2, r3, #1
 80010f0:	6022      	str	r2, [r4, #0]
 80010f2:	7018      	strb	r0, [r3, #0]
 80010f4:	bd70      	pop	{r4, r5, r6, pc}
 80010f6:	bf00      	nop
 80010f8:	08001ff4 	.word	0x08001ff4
 80010fc:	08002014 	.word	0x08002014
 8001100:	08001fd4 	.word	0x08001fd4

08001104 <puts>:
 8001104:	4b02      	ldr	r3, [pc, #8]	; (8001110 <puts+0xc>)
 8001106:	4601      	mov	r1, r0
 8001108:	6818      	ldr	r0, [r3, #0]
 800110a:	f7ff bf9f 	b.w	800104c <_puts_r>
 800110e:	bf00      	nop
 8001110:	20000004 	.word	0x20000004

08001114 <__swbuf_r>:
 8001114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001116:	460e      	mov	r6, r1
 8001118:	4614      	mov	r4, r2
 800111a:	4605      	mov	r5, r0
 800111c:	b118      	cbz	r0, 8001126 <__swbuf_r+0x12>
 800111e:	6983      	ldr	r3, [r0, #24]
 8001120:	b90b      	cbnz	r3, 8001126 <__swbuf_r+0x12>
 8001122:	f000 f9a9 	bl	8001478 <__sinit>
 8001126:	4b21      	ldr	r3, [pc, #132]	; (80011ac <__swbuf_r+0x98>)
 8001128:	429c      	cmp	r4, r3
 800112a:	d12a      	bne.n	8001182 <__swbuf_r+0x6e>
 800112c:	686c      	ldr	r4, [r5, #4]
 800112e:	69a3      	ldr	r3, [r4, #24]
 8001130:	60a3      	str	r3, [r4, #8]
 8001132:	89a3      	ldrh	r3, [r4, #12]
 8001134:	071a      	lsls	r2, r3, #28
 8001136:	d52e      	bpl.n	8001196 <__swbuf_r+0x82>
 8001138:	6923      	ldr	r3, [r4, #16]
 800113a:	b363      	cbz	r3, 8001196 <__swbuf_r+0x82>
 800113c:	6923      	ldr	r3, [r4, #16]
 800113e:	6820      	ldr	r0, [r4, #0]
 8001140:	1ac0      	subs	r0, r0, r3
 8001142:	6963      	ldr	r3, [r4, #20]
 8001144:	b2f6      	uxtb	r6, r6
 8001146:	4298      	cmp	r0, r3
 8001148:	4637      	mov	r7, r6
 800114a:	db04      	blt.n	8001156 <__swbuf_r+0x42>
 800114c:	4621      	mov	r1, r4
 800114e:	4628      	mov	r0, r5
 8001150:	f000 f928 	bl	80013a4 <_fflush_r>
 8001154:	bb28      	cbnz	r0, 80011a2 <__swbuf_r+0x8e>
 8001156:	68a3      	ldr	r3, [r4, #8]
 8001158:	3b01      	subs	r3, #1
 800115a:	60a3      	str	r3, [r4, #8]
 800115c:	6823      	ldr	r3, [r4, #0]
 800115e:	1c5a      	adds	r2, r3, #1
 8001160:	6022      	str	r2, [r4, #0]
 8001162:	701e      	strb	r6, [r3, #0]
 8001164:	6963      	ldr	r3, [r4, #20]
 8001166:	3001      	adds	r0, #1
 8001168:	4298      	cmp	r0, r3
 800116a:	d004      	beq.n	8001176 <__swbuf_r+0x62>
 800116c:	89a3      	ldrh	r3, [r4, #12]
 800116e:	07db      	lsls	r3, r3, #31
 8001170:	d519      	bpl.n	80011a6 <__swbuf_r+0x92>
 8001172:	2e0a      	cmp	r6, #10
 8001174:	d117      	bne.n	80011a6 <__swbuf_r+0x92>
 8001176:	4621      	mov	r1, r4
 8001178:	4628      	mov	r0, r5
 800117a:	f000 f913 	bl	80013a4 <_fflush_r>
 800117e:	b190      	cbz	r0, 80011a6 <__swbuf_r+0x92>
 8001180:	e00f      	b.n	80011a2 <__swbuf_r+0x8e>
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <__swbuf_r+0x9c>)
 8001184:	429c      	cmp	r4, r3
 8001186:	d101      	bne.n	800118c <__swbuf_r+0x78>
 8001188:	68ac      	ldr	r4, [r5, #8]
 800118a:	e7d0      	b.n	800112e <__swbuf_r+0x1a>
 800118c:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <__swbuf_r+0xa0>)
 800118e:	429c      	cmp	r4, r3
 8001190:	bf08      	it	eq
 8001192:	68ec      	ldreq	r4, [r5, #12]
 8001194:	e7cb      	b.n	800112e <__swbuf_r+0x1a>
 8001196:	4621      	mov	r1, r4
 8001198:	4628      	mov	r0, r5
 800119a:	f000 f80d 	bl	80011b8 <__swsetup_r>
 800119e:	2800      	cmp	r0, #0
 80011a0:	d0cc      	beq.n	800113c <__swbuf_r+0x28>
 80011a2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80011a6:	4638      	mov	r0, r7
 80011a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011aa:	bf00      	nop
 80011ac:	08001ff4 	.word	0x08001ff4
 80011b0:	08002014 	.word	0x08002014
 80011b4:	08001fd4 	.word	0x08001fd4

080011b8 <__swsetup_r>:
 80011b8:	4b32      	ldr	r3, [pc, #200]	; (8001284 <__swsetup_r+0xcc>)
 80011ba:	b570      	push	{r4, r5, r6, lr}
 80011bc:	681d      	ldr	r5, [r3, #0]
 80011be:	4606      	mov	r6, r0
 80011c0:	460c      	mov	r4, r1
 80011c2:	b125      	cbz	r5, 80011ce <__swsetup_r+0x16>
 80011c4:	69ab      	ldr	r3, [r5, #24]
 80011c6:	b913      	cbnz	r3, 80011ce <__swsetup_r+0x16>
 80011c8:	4628      	mov	r0, r5
 80011ca:	f000 f955 	bl	8001478 <__sinit>
 80011ce:	4b2e      	ldr	r3, [pc, #184]	; (8001288 <__swsetup_r+0xd0>)
 80011d0:	429c      	cmp	r4, r3
 80011d2:	d10f      	bne.n	80011f4 <__swsetup_r+0x3c>
 80011d4:	686c      	ldr	r4, [r5, #4]
 80011d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	0715      	lsls	r5, r2, #28
 80011de:	d42c      	bmi.n	800123a <__swsetup_r+0x82>
 80011e0:	06d0      	lsls	r0, r2, #27
 80011e2:	d411      	bmi.n	8001208 <__swsetup_r+0x50>
 80011e4:	2209      	movs	r2, #9
 80011e6:	6032      	str	r2, [r6, #0]
 80011e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ec:	81a3      	strh	r3, [r4, #12]
 80011ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011f2:	bd70      	pop	{r4, r5, r6, pc}
 80011f4:	4b25      	ldr	r3, [pc, #148]	; (800128c <__swsetup_r+0xd4>)
 80011f6:	429c      	cmp	r4, r3
 80011f8:	d101      	bne.n	80011fe <__swsetup_r+0x46>
 80011fa:	68ac      	ldr	r4, [r5, #8]
 80011fc:	e7eb      	b.n	80011d6 <__swsetup_r+0x1e>
 80011fe:	4b24      	ldr	r3, [pc, #144]	; (8001290 <__swsetup_r+0xd8>)
 8001200:	429c      	cmp	r4, r3
 8001202:	bf08      	it	eq
 8001204:	68ec      	ldreq	r4, [r5, #12]
 8001206:	e7e6      	b.n	80011d6 <__swsetup_r+0x1e>
 8001208:	0751      	lsls	r1, r2, #29
 800120a:	d512      	bpl.n	8001232 <__swsetup_r+0x7a>
 800120c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800120e:	b141      	cbz	r1, 8001222 <__swsetup_r+0x6a>
 8001210:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001214:	4299      	cmp	r1, r3
 8001216:	d002      	beq.n	800121e <__swsetup_r+0x66>
 8001218:	4630      	mov	r0, r6
 800121a:	f000 fa23 	bl	8001664 <_free_r>
 800121e:	2300      	movs	r3, #0
 8001220:	6363      	str	r3, [r4, #52]	; 0x34
 8001222:	89a3      	ldrh	r3, [r4, #12]
 8001224:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001228:	81a3      	strh	r3, [r4, #12]
 800122a:	2300      	movs	r3, #0
 800122c:	6063      	str	r3, [r4, #4]
 800122e:	6923      	ldr	r3, [r4, #16]
 8001230:	6023      	str	r3, [r4, #0]
 8001232:	89a3      	ldrh	r3, [r4, #12]
 8001234:	f043 0308 	orr.w	r3, r3, #8
 8001238:	81a3      	strh	r3, [r4, #12]
 800123a:	6923      	ldr	r3, [r4, #16]
 800123c:	b94b      	cbnz	r3, 8001252 <__swsetup_r+0x9a>
 800123e:	89a3      	ldrh	r3, [r4, #12]
 8001240:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001244:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001248:	d003      	beq.n	8001252 <__swsetup_r+0x9a>
 800124a:	4621      	mov	r1, r4
 800124c:	4630      	mov	r0, r6
 800124e:	f000 f9c1 	bl	80015d4 <__smakebuf_r>
 8001252:	89a2      	ldrh	r2, [r4, #12]
 8001254:	f012 0301 	ands.w	r3, r2, #1
 8001258:	d00c      	beq.n	8001274 <__swsetup_r+0xbc>
 800125a:	2300      	movs	r3, #0
 800125c:	60a3      	str	r3, [r4, #8]
 800125e:	6963      	ldr	r3, [r4, #20]
 8001260:	425b      	negs	r3, r3
 8001262:	61a3      	str	r3, [r4, #24]
 8001264:	6923      	ldr	r3, [r4, #16]
 8001266:	b953      	cbnz	r3, 800127e <__swsetup_r+0xc6>
 8001268:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800126c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8001270:	d1ba      	bne.n	80011e8 <__swsetup_r+0x30>
 8001272:	bd70      	pop	{r4, r5, r6, pc}
 8001274:	0792      	lsls	r2, r2, #30
 8001276:	bf58      	it	pl
 8001278:	6963      	ldrpl	r3, [r4, #20]
 800127a:	60a3      	str	r3, [r4, #8]
 800127c:	e7f2      	b.n	8001264 <__swsetup_r+0xac>
 800127e:	2000      	movs	r0, #0
 8001280:	e7f7      	b.n	8001272 <__swsetup_r+0xba>
 8001282:	bf00      	nop
 8001284:	20000004 	.word	0x20000004
 8001288:	08001ff4 	.word	0x08001ff4
 800128c:	08002014 	.word	0x08002014
 8001290:	08001fd4 	.word	0x08001fd4

08001294 <__sflush_r>:
 8001294:	898a      	ldrh	r2, [r1, #12]
 8001296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800129a:	4605      	mov	r5, r0
 800129c:	0710      	lsls	r0, r2, #28
 800129e:	460c      	mov	r4, r1
 80012a0:	d45a      	bmi.n	8001358 <__sflush_r+0xc4>
 80012a2:	684b      	ldr	r3, [r1, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	dc05      	bgt.n	80012b4 <__sflush_r+0x20>
 80012a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	dc02      	bgt.n	80012b4 <__sflush_r+0x20>
 80012ae:	2000      	movs	r0, #0
 80012b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80012b6:	2e00      	cmp	r6, #0
 80012b8:	d0f9      	beq.n	80012ae <__sflush_r+0x1a>
 80012ba:	2300      	movs	r3, #0
 80012bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80012c0:	682f      	ldr	r7, [r5, #0]
 80012c2:	602b      	str	r3, [r5, #0]
 80012c4:	d033      	beq.n	800132e <__sflush_r+0x9a>
 80012c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80012c8:	89a3      	ldrh	r3, [r4, #12]
 80012ca:	075a      	lsls	r2, r3, #29
 80012cc:	d505      	bpl.n	80012da <__sflush_r+0x46>
 80012ce:	6863      	ldr	r3, [r4, #4]
 80012d0:	1ac0      	subs	r0, r0, r3
 80012d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012d4:	b10b      	cbz	r3, 80012da <__sflush_r+0x46>
 80012d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012d8:	1ac0      	subs	r0, r0, r3
 80012da:	2300      	movs	r3, #0
 80012dc:	4602      	mov	r2, r0
 80012de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80012e0:	6a21      	ldr	r1, [r4, #32]
 80012e2:	4628      	mov	r0, r5
 80012e4:	47b0      	blx	r6
 80012e6:	1c43      	adds	r3, r0, #1
 80012e8:	89a3      	ldrh	r3, [r4, #12]
 80012ea:	d106      	bne.n	80012fa <__sflush_r+0x66>
 80012ec:	6829      	ldr	r1, [r5, #0]
 80012ee:	291d      	cmp	r1, #29
 80012f0:	d84b      	bhi.n	800138a <__sflush_r+0xf6>
 80012f2:	4a2b      	ldr	r2, [pc, #172]	; (80013a0 <__sflush_r+0x10c>)
 80012f4:	40ca      	lsrs	r2, r1
 80012f6:	07d6      	lsls	r6, r2, #31
 80012f8:	d547      	bpl.n	800138a <__sflush_r+0xf6>
 80012fa:	2200      	movs	r2, #0
 80012fc:	6062      	str	r2, [r4, #4]
 80012fe:	04d9      	lsls	r1, r3, #19
 8001300:	6922      	ldr	r2, [r4, #16]
 8001302:	6022      	str	r2, [r4, #0]
 8001304:	d504      	bpl.n	8001310 <__sflush_r+0x7c>
 8001306:	1c42      	adds	r2, r0, #1
 8001308:	d101      	bne.n	800130e <__sflush_r+0x7a>
 800130a:	682b      	ldr	r3, [r5, #0]
 800130c:	b903      	cbnz	r3, 8001310 <__sflush_r+0x7c>
 800130e:	6560      	str	r0, [r4, #84]	; 0x54
 8001310:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001312:	602f      	str	r7, [r5, #0]
 8001314:	2900      	cmp	r1, #0
 8001316:	d0ca      	beq.n	80012ae <__sflush_r+0x1a>
 8001318:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800131c:	4299      	cmp	r1, r3
 800131e:	d002      	beq.n	8001326 <__sflush_r+0x92>
 8001320:	4628      	mov	r0, r5
 8001322:	f000 f99f 	bl	8001664 <_free_r>
 8001326:	2000      	movs	r0, #0
 8001328:	6360      	str	r0, [r4, #52]	; 0x34
 800132a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800132e:	6a21      	ldr	r1, [r4, #32]
 8001330:	2301      	movs	r3, #1
 8001332:	4628      	mov	r0, r5
 8001334:	47b0      	blx	r6
 8001336:	1c41      	adds	r1, r0, #1
 8001338:	d1c6      	bne.n	80012c8 <__sflush_r+0x34>
 800133a:	682b      	ldr	r3, [r5, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0c3      	beq.n	80012c8 <__sflush_r+0x34>
 8001340:	2b1d      	cmp	r3, #29
 8001342:	d001      	beq.n	8001348 <__sflush_r+0xb4>
 8001344:	2b16      	cmp	r3, #22
 8001346:	d101      	bne.n	800134c <__sflush_r+0xb8>
 8001348:	602f      	str	r7, [r5, #0]
 800134a:	e7b0      	b.n	80012ae <__sflush_r+0x1a>
 800134c:	89a3      	ldrh	r3, [r4, #12]
 800134e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001352:	81a3      	strh	r3, [r4, #12]
 8001354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001358:	690f      	ldr	r7, [r1, #16]
 800135a:	2f00      	cmp	r7, #0
 800135c:	d0a7      	beq.n	80012ae <__sflush_r+0x1a>
 800135e:	0793      	lsls	r3, r2, #30
 8001360:	680e      	ldr	r6, [r1, #0]
 8001362:	bf08      	it	eq
 8001364:	694b      	ldreq	r3, [r1, #20]
 8001366:	600f      	str	r7, [r1, #0]
 8001368:	bf18      	it	ne
 800136a:	2300      	movne	r3, #0
 800136c:	eba6 0807 	sub.w	r8, r6, r7
 8001370:	608b      	str	r3, [r1, #8]
 8001372:	f1b8 0f00 	cmp.w	r8, #0
 8001376:	dd9a      	ble.n	80012ae <__sflush_r+0x1a>
 8001378:	4643      	mov	r3, r8
 800137a:	463a      	mov	r2, r7
 800137c:	6a21      	ldr	r1, [r4, #32]
 800137e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001380:	4628      	mov	r0, r5
 8001382:	47b0      	blx	r6
 8001384:	2800      	cmp	r0, #0
 8001386:	dc07      	bgt.n	8001398 <__sflush_r+0x104>
 8001388:	89a3      	ldrh	r3, [r4, #12]
 800138a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800138e:	81a3      	strh	r3, [r4, #12]
 8001390:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001398:	4407      	add	r7, r0
 800139a:	eba8 0800 	sub.w	r8, r8, r0
 800139e:	e7e8      	b.n	8001372 <__sflush_r+0xde>
 80013a0:	20400001 	.word	0x20400001

080013a4 <_fflush_r>:
 80013a4:	b538      	push	{r3, r4, r5, lr}
 80013a6:	690b      	ldr	r3, [r1, #16]
 80013a8:	4605      	mov	r5, r0
 80013aa:	460c      	mov	r4, r1
 80013ac:	b1db      	cbz	r3, 80013e6 <_fflush_r+0x42>
 80013ae:	b118      	cbz	r0, 80013b8 <_fflush_r+0x14>
 80013b0:	6983      	ldr	r3, [r0, #24]
 80013b2:	b90b      	cbnz	r3, 80013b8 <_fflush_r+0x14>
 80013b4:	f000 f860 	bl	8001478 <__sinit>
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <_fflush_r+0x48>)
 80013ba:	429c      	cmp	r4, r3
 80013bc:	d109      	bne.n	80013d2 <_fflush_r+0x2e>
 80013be:	686c      	ldr	r4, [r5, #4]
 80013c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80013c4:	b17b      	cbz	r3, 80013e6 <_fflush_r+0x42>
 80013c6:	4621      	mov	r1, r4
 80013c8:	4628      	mov	r0, r5
 80013ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80013ce:	f7ff bf61 	b.w	8001294 <__sflush_r>
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <_fflush_r+0x4c>)
 80013d4:	429c      	cmp	r4, r3
 80013d6:	d101      	bne.n	80013dc <_fflush_r+0x38>
 80013d8:	68ac      	ldr	r4, [r5, #8]
 80013da:	e7f1      	b.n	80013c0 <_fflush_r+0x1c>
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <_fflush_r+0x50>)
 80013de:	429c      	cmp	r4, r3
 80013e0:	bf08      	it	eq
 80013e2:	68ec      	ldreq	r4, [r5, #12]
 80013e4:	e7ec      	b.n	80013c0 <_fflush_r+0x1c>
 80013e6:	2000      	movs	r0, #0
 80013e8:	bd38      	pop	{r3, r4, r5, pc}
 80013ea:	bf00      	nop
 80013ec:	08001ff4 	.word	0x08001ff4
 80013f0:	08002014 	.word	0x08002014
 80013f4:	08001fd4 	.word	0x08001fd4

080013f8 <_cleanup_r>:
 80013f8:	4901      	ldr	r1, [pc, #4]	; (8001400 <_cleanup_r+0x8>)
 80013fa:	f000 b8a9 	b.w	8001550 <_fwalk_reent>
 80013fe:	bf00      	nop
 8001400:	080013a5 	.word	0x080013a5

08001404 <std.isra.0>:
 8001404:	2300      	movs	r3, #0
 8001406:	b510      	push	{r4, lr}
 8001408:	4604      	mov	r4, r0
 800140a:	6003      	str	r3, [r0, #0]
 800140c:	6043      	str	r3, [r0, #4]
 800140e:	6083      	str	r3, [r0, #8]
 8001410:	8181      	strh	r1, [r0, #12]
 8001412:	6643      	str	r3, [r0, #100]	; 0x64
 8001414:	81c2      	strh	r2, [r0, #14]
 8001416:	6103      	str	r3, [r0, #16]
 8001418:	6143      	str	r3, [r0, #20]
 800141a:	6183      	str	r3, [r0, #24]
 800141c:	4619      	mov	r1, r3
 800141e:	2208      	movs	r2, #8
 8001420:	305c      	adds	r0, #92	; 0x5c
 8001422:	f000 f917 	bl	8001654 <memset>
 8001426:	4b05      	ldr	r3, [pc, #20]	; (800143c <std.isra.0+0x38>)
 8001428:	6263      	str	r3, [r4, #36]	; 0x24
 800142a:	4b05      	ldr	r3, [pc, #20]	; (8001440 <std.isra.0+0x3c>)
 800142c:	62a3      	str	r3, [r4, #40]	; 0x28
 800142e:	4b05      	ldr	r3, [pc, #20]	; (8001444 <std.isra.0+0x40>)
 8001430:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001432:	4b05      	ldr	r3, [pc, #20]	; (8001448 <std.isra.0+0x44>)
 8001434:	6224      	str	r4, [r4, #32]
 8001436:	6323      	str	r3, [r4, #48]	; 0x30
 8001438:	bd10      	pop	{r4, pc}
 800143a:	bf00      	nop
 800143c:	08001d89 	.word	0x08001d89
 8001440:	08001dab 	.word	0x08001dab
 8001444:	08001de3 	.word	0x08001de3
 8001448:	08001e07 	.word	0x08001e07

0800144c <__sfmoreglue>:
 800144c:	b570      	push	{r4, r5, r6, lr}
 800144e:	1e4a      	subs	r2, r1, #1
 8001450:	2568      	movs	r5, #104	; 0x68
 8001452:	4355      	muls	r5, r2
 8001454:	460e      	mov	r6, r1
 8001456:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800145a:	f000 f951 	bl	8001700 <_malloc_r>
 800145e:	4604      	mov	r4, r0
 8001460:	b140      	cbz	r0, 8001474 <__sfmoreglue+0x28>
 8001462:	2100      	movs	r1, #0
 8001464:	e880 0042 	stmia.w	r0, {r1, r6}
 8001468:	300c      	adds	r0, #12
 800146a:	60a0      	str	r0, [r4, #8]
 800146c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001470:	f000 f8f0 	bl	8001654 <memset>
 8001474:	4620      	mov	r0, r4
 8001476:	bd70      	pop	{r4, r5, r6, pc}

08001478 <__sinit>:
 8001478:	6983      	ldr	r3, [r0, #24]
 800147a:	b510      	push	{r4, lr}
 800147c:	4604      	mov	r4, r0
 800147e:	bb33      	cbnz	r3, 80014ce <__sinit+0x56>
 8001480:	6483      	str	r3, [r0, #72]	; 0x48
 8001482:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001484:	6503      	str	r3, [r0, #80]	; 0x50
 8001486:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <__sinit+0x58>)
 8001488:	4a12      	ldr	r2, [pc, #72]	; (80014d4 <__sinit+0x5c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	6282      	str	r2, [r0, #40]	; 0x28
 800148e:	4298      	cmp	r0, r3
 8001490:	bf04      	itt	eq
 8001492:	2301      	moveq	r3, #1
 8001494:	6183      	streq	r3, [r0, #24]
 8001496:	f000 f81f 	bl	80014d8 <__sfp>
 800149a:	6060      	str	r0, [r4, #4]
 800149c:	4620      	mov	r0, r4
 800149e:	f000 f81b 	bl	80014d8 <__sfp>
 80014a2:	60a0      	str	r0, [r4, #8]
 80014a4:	4620      	mov	r0, r4
 80014a6:	f000 f817 	bl	80014d8 <__sfp>
 80014aa:	2200      	movs	r2, #0
 80014ac:	60e0      	str	r0, [r4, #12]
 80014ae:	2104      	movs	r1, #4
 80014b0:	6860      	ldr	r0, [r4, #4]
 80014b2:	f7ff ffa7 	bl	8001404 <std.isra.0>
 80014b6:	2201      	movs	r2, #1
 80014b8:	2109      	movs	r1, #9
 80014ba:	68a0      	ldr	r0, [r4, #8]
 80014bc:	f7ff ffa2 	bl	8001404 <std.isra.0>
 80014c0:	2202      	movs	r2, #2
 80014c2:	2112      	movs	r1, #18
 80014c4:	68e0      	ldr	r0, [r4, #12]
 80014c6:	f7ff ff9d 	bl	8001404 <std.isra.0>
 80014ca:	2301      	movs	r3, #1
 80014cc:	61a3      	str	r3, [r4, #24]
 80014ce:	bd10      	pop	{r4, pc}
 80014d0:	08002034 	.word	0x08002034
 80014d4:	080013f9 	.word	0x080013f9

080014d8 <__sfp>:
 80014d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014da:	4b1c      	ldr	r3, [pc, #112]	; (800154c <__sfp+0x74>)
 80014dc:	681e      	ldr	r6, [r3, #0]
 80014de:	69b3      	ldr	r3, [r6, #24]
 80014e0:	4607      	mov	r7, r0
 80014e2:	b913      	cbnz	r3, 80014ea <__sfp+0x12>
 80014e4:	4630      	mov	r0, r6
 80014e6:	f7ff ffc7 	bl	8001478 <__sinit>
 80014ea:	3648      	adds	r6, #72	; 0x48
 80014ec:	68b4      	ldr	r4, [r6, #8]
 80014ee:	6873      	ldr	r3, [r6, #4]
 80014f0:	3b01      	subs	r3, #1
 80014f2:	d503      	bpl.n	80014fc <__sfp+0x24>
 80014f4:	6833      	ldr	r3, [r6, #0]
 80014f6:	b133      	cbz	r3, 8001506 <__sfp+0x2e>
 80014f8:	6836      	ldr	r6, [r6, #0]
 80014fa:	e7f7      	b.n	80014ec <__sfp+0x14>
 80014fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001500:	b16d      	cbz	r5, 800151e <__sfp+0x46>
 8001502:	3468      	adds	r4, #104	; 0x68
 8001504:	e7f4      	b.n	80014f0 <__sfp+0x18>
 8001506:	2104      	movs	r1, #4
 8001508:	4638      	mov	r0, r7
 800150a:	f7ff ff9f 	bl	800144c <__sfmoreglue>
 800150e:	6030      	str	r0, [r6, #0]
 8001510:	2800      	cmp	r0, #0
 8001512:	d1f1      	bne.n	80014f8 <__sfp+0x20>
 8001514:	230c      	movs	r3, #12
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	4604      	mov	r4, r0
 800151a:	4620      	mov	r0, r4
 800151c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800151e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001522:	81e3      	strh	r3, [r4, #14]
 8001524:	2301      	movs	r3, #1
 8001526:	81a3      	strh	r3, [r4, #12]
 8001528:	6665      	str	r5, [r4, #100]	; 0x64
 800152a:	6025      	str	r5, [r4, #0]
 800152c:	60a5      	str	r5, [r4, #8]
 800152e:	6065      	str	r5, [r4, #4]
 8001530:	6125      	str	r5, [r4, #16]
 8001532:	6165      	str	r5, [r4, #20]
 8001534:	61a5      	str	r5, [r4, #24]
 8001536:	2208      	movs	r2, #8
 8001538:	4629      	mov	r1, r5
 800153a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800153e:	f000 f889 	bl	8001654 <memset>
 8001542:	6365      	str	r5, [r4, #52]	; 0x34
 8001544:	63a5      	str	r5, [r4, #56]	; 0x38
 8001546:	64a5      	str	r5, [r4, #72]	; 0x48
 8001548:	64e5      	str	r5, [r4, #76]	; 0x4c
 800154a:	e7e6      	b.n	800151a <__sfp+0x42>
 800154c:	08002034 	.word	0x08002034

08001550 <_fwalk_reent>:
 8001550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001554:	4680      	mov	r8, r0
 8001556:	4689      	mov	r9, r1
 8001558:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800155c:	2600      	movs	r6, #0
 800155e:	b914      	cbnz	r4, 8001566 <_fwalk_reent+0x16>
 8001560:	4630      	mov	r0, r6
 8001562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001566:	68a5      	ldr	r5, [r4, #8]
 8001568:	6867      	ldr	r7, [r4, #4]
 800156a:	3f01      	subs	r7, #1
 800156c:	d501      	bpl.n	8001572 <_fwalk_reent+0x22>
 800156e:	6824      	ldr	r4, [r4, #0]
 8001570:	e7f5      	b.n	800155e <_fwalk_reent+0xe>
 8001572:	89ab      	ldrh	r3, [r5, #12]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d907      	bls.n	8001588 <_fwalk_reent+0x38>
 8001578:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800157c:	3301      	adds	r3, #1
 800157e:	d003      	beq.n	8001588 <_fwalk_reent+0x38>
 8001580:	4629      	mov	r1, r5
 8001582:	4640      	mov	r0, r8
 8001584:	47c8      	blx	r9
 8001586:	4306      	orrs	r6, r0
 8001588:	3568      	adds	r5, #104	; 0x68
 800158a:	e7ee      	b.n	800156a <_fwalk_reent+0x1a>

0800158c <__swhatbuf_r>:
 800158c:	b570      	push	{r4, r5, r6, lr}
 800158e:	460e      	mov	r6, r1
 8001590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001594:	2900      	cmp	r1, #0
 8001596:	b090      	sub	sp, #64	; 0x40
 8001598:	4614      	mov	r4, r2
 800159a:	461d      	mov	r5, r3
 800159c:	da07      	bge.n	80015ae <__swhatbuf_r+0x22>
 800159e:	2300      	movs	r3, #0
 80015a0:	602b      	str	r3, [r5, #0]
 80015a2:	89b3      	ldrh	r3, [r6, #12]
 80015a4:	061a      	lsls	r2, r3, #24
 80015a6:	d410      	bmi.n	80015ca <__swhatbuf_r+0x3e>
 80015a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ac:	e00e      	b.n	80015cc <__swhatbuf_r+0x40>
 80015ae:	aa01      	add	r2, sp, #4
 80015b0:	f000 fc50 	bl	8001e54 <_fstat_r>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	dbf2      	blt.n	800159e <__swhatbuf_r+0x12>
 80015b8:	9a02      	ldr	r2, [sp, #8]
 80015ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80015be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80015c2:	425a      	negs	r2, r3
 80015c4:	415a      	adcs	r2, r3
 80015c6:	602a      	str	r2, [r5, #0]
 80015c8:	e7ee      	b.n	80015a8 <__swhatbuf_r+0x1c>
 80015ca:	2340      	movs	r3, #64	; 0x40
 80015cc:	2000      	movs	r0, #0
 80015ce:	6023      	str	r3, [r4, #0]
 80015d0:	b010      	add	sp, #64	; 0x40
 80015d2:	bd70      	pop	{r4, r5, r6, pc}

080015d4 <__smakebuf_r>:
 80015d4:	898b      	ldrh	r3, [r1, #12]
 80015d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80015d8:	079d      	lsls	r5, r3, #30
 80015da:	4606      	mov	r6, r0
 80015dc:	460c      	mov	r4, r1
 80015de:	d507      	bpl.n	80015f0 <__smakebuf_r+0x1c>
 80015e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80015e4:	6023      	str	r3, [r4, #0]
 80015e6:	6123      	str	r3, [r4, #16]
 80015e8:	2301      	movs	r3, #1
 80015ea:	6163      	str	r3, [r4, #20]
 80015ec:	b002      	add	sp, #8
 80015ee:	bd70      	pop	{r4, r5, r6, pc}
 80015f0:	ab01      	add	r3, sp, #4
 80015f2:	466a      	mov	r2, sp
 80015f4:	f7ff ffca 	bl	800158c <__swhatbuf_r>
 80015f8:	9900      	ldr	r1, [sp, #0]
 80015fa:	4605      	mov	r5, r0
 80015fc:	4630      	mov	r0, r6
 80015fe:	f000 f87f 	bl	8001700 <_malloc_r>
 8001602:	b948      	cbnz	r0, 8001618 <__smakebuf_r+0x44>
 8001604:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001608:	059a      	lsls	r2, r3, #22
 800160a:	d4ef      	bmi.n	80015ec <__smakebuf_r+0x18>
 800160c:	f023 0303 	bic.w	r3, r3, #3
 8001610:	f043 0302 	orr.w	r3, r3, #2
 8001614:	81a3      	strh	r3, [r4, #12]
 8001616:	e7e3      	b.n	80015e0 <__smakebuf_r+0xc>
 8001618:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <__smakebuf_r+0x7c>)
 800161a:	62b3      	str	r3, [r6, #40]	; 0x28
 800161c:	89a3      	ldrh	r3, [r4, #12]
 800161e:	6020      	str	r0, [r4, #0]
 8001620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001624:	81a3      	strh	r3, [r4, #12]
 8001626:	9b00      	ldr	r3, [sp, #0]
 8001628:	6163      	str	r3, [r4, #20]
 800162a:	9b01      	ldr	r3, [sp, #4]
 800162c:	6120      	str	r0, [r4, #16]
 800162e:	b15b      	cbz	r3, 8001648 <__smakebuf_r+0x74>
 8001630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001634:	4630      	mov	r0, r6
 8001636:	f000 fc1f 	bl	8001e78 <_isatty_r>
 800163a:	b128      	cbz	r0, 8001648 <__smakebuf_r+0x74>
 800163c:	89a3      	ldrh	r3, [r4, #12]
 800163e:	f023 0303 	bic.w	r3, r3, #3
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	81a3      	strh	r3, [r4, #12]
 8001648:	89a3      	ldrh	r3, [r4, #12]
 800164a:	431d      	orrs	r5, r3
 800164c:	81a5      	strh	r5, [r4, #12]
 800164e:	e7cd      	b.n	80015ec <__smakebuf_r+0x18>
 8001650:	080013f9 	.word	0x080013f9

08001654 <memset>:
 8001654:	4402      	add	r2, r0
 8001656:	4603      	mov	r3, r0
 8001658:	4293      	cmp	r3, r2
 800165a:	d100      	bne.n	800165e <memset+0xa>
 800165c:	4770      	bx	lr
 800165e:	f803 1b01 	strb.w	r1, [r3], #1
 8001662:	e7f9      	b.n	8001658 <memset+0x4>

08001664 <_free_r>:
 8001664:	b538      	push	{r3, r4, r5, lr}
 8001666:	4605      	mov	r5, r0
 8001668:	2900      	cmp	r1, #0
 800166a:	d045      	beq.n	80016f8 <_free_r+0x94>
 800166c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001670:	1f0c      	subs	r4, r1, #4
 8001672:	2b00      	cmp	r3, #0
 8001674:	bfb8      	it	lt
 8001676:	18e4      	addlt	r4, r4, r3
 8001678:	f000 fc20 	bl	8001ebc <__malloc_lock>
 800167c:	4a1f      	ldr	r2, [pc, #124]	; (80016fc <_free_r+0x98>)
 800167e:	6813      	ldr	r3, [r2, #0]
 8001680:	4610      	mov	r0, r2
 8001682:	b933      	cbnz	r3, 8001692 <_free_r+0x2e>
 8001684:	6063      	str	r3, [r4, #4]
 8001686:	6014      	str	r4, [r2, #0]
 8001688:	4628      	mov	r0, r5
 800168a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800168e:	f000 bc16 	b.w	8001ebe <__malloc_unlock>
 8001692:	42a3      	cmp	r3, r4
 8001694:	d90c      	bls.n	80016b0 <_free_r+0x4c>
 8001696:	6821      	ldr	r1, [r4, #0]
 8001698:	1862      	adds	r2, r4, r1
 800169a:	4293      	cmp	r3, r2
 800169c:	bf04      	itt	eq
 800169e:	681a      	ldreq	r2, [r3, #0]
 80016a0:	685b      	ldreq	r3, [r3, #4]
 80016a2:	6063      	str	r3, [r4, #4]
 80016a4:	bf04      	itt	eq
 80016a6:	1852      	addeq	r2, r2, r1
 80016a8:	6022      	streq	r2, [r4, #0]
 80016aa:	6004      	str	r4, [r0, #0]
 80016ac:	e7ec      	b.n	8001688 <_free_r+0x24>
 80016ae:	4613      	mov	r3, r2
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	b10a      	cbz	r2, 80016b8 <_free_r+0x54>
 80016b4:	42a2      	cmp	r2, r4
 80016b6:	d9fa      	bls.n	80016ae <_free_r+0x4a>
 80016b8:	6819      	ldr	r1, [r3, #0]
 80016ba:	1858      	adds	r0, r3, r1
 80016bc:	42a0      	cmp	r0, r4
 80016be:	d10b      	bne.n	80016d8 <_free_r+0x74>
 80016c0:	6820      	ldr	r0, [r4, #0]
 80016c2:	4401      	add	r1, r0
 80016c4:	1858      	adds	r0, r3, r1
 80016c6:	4282      	cmp	r2, r0
 80016c8:	6019      	str	r1, [r3, #0]
 80016ca:	d1dd      	bne.n	8001688 <_free_r+0x24>
 80016cc:	6810      	ldr	r0, [r2, #0]
 80016ce:	6852      	ldr	r2, [r2, #4]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	4401      	add	r1, r0
 80016d4:	6019      	str	r1, [r3, #0]
 80016d6:	e7d7      	b.n	8001688 <_free_r+0x24>
 80016d8:	d902      	bls.n	80016e0 <_free_r+0x7c>
 80016da:	230c      	movs	r3, #12
 80016dc:	602b      	str	r3, [r5, #0]
 80016de:	e7d3      	b.n	8001688 <_free_r+0x24>
 80016e0:	6820      	ldr	r0, [r4, #0]
 80016e2:	1821      	adds	r1, r4, r0
 80016e4:	428a      	cmp	r2, r1
 80016e6:	bf04      	itt	eq
 80016e8:	6811      	ldreq	r1, [r2, #0]
 80016ea:	6852      	ldreq	r2, [r2, #4]
 80016ec:	6062      	str	r2, [r4, #4]
 80016ee:	bf04      	itt	eq
 80016f0:	1809      	addeq	r1, r1, r0
 80016f2:	6021      	streq	r1, [r4, #0]
 80016f4:	605c      	str	r4, [r3, #4]
 80016f6:	e7c7      	b.n	8001688 <_free_r+0x24>
 80016f8:	bd38      	pop	{r3, r4, r5, pc}
 80016fa:	bf00      	nop
 80016fc:	20000088 	.word	0x20000088

08001700 <_malloc_r>:
 8001700:	b570      	push	{r4, r5, r6, lr}
 8001702:	1ccd      	adds	r5, r1, #3
 8001704:	f025 0503 	bic.w	r5, r5, #3
 8001708:	3508      	adds	r5, #8
 800170a:	2d0c      	cmp	r5, #12
 800170c:	bf38      	it	cc
 800170e:	250c      	movcc	r5, #12
 8001710:	2d00      	cmp	r5, #0
 8001712:	4606      	mov	r6, r0
 8001714:	db01      	blt.n	800171a <_malloc_r+0x1a>
 8001716:	42a9      	cmp	r1, r5
 8001718:	d903      	bls.n	8001722 <_malloc_r+0x22>
 800171a:	230c      	movs	r3, #12
 800171c:	6033      	str	r3, [r6, #0]
 800171e:	2000      	movs	r0, #0
 8001720:	bd70      	pop	{r4, r5, r6, pc}
 8001722:	f000 fbcb 	bl	8001ebc <__malloc_lock>
 8001726:	4a23      	ldr	r2, [pc, #140]	; (80017b4 <_malloc_r+0xb4>)
 8001728:	6814      	ldr	r4, [r2, #0]
 800172a:	4621      	mov	r1, r4
 800172c:	b991      	cbnz	r1, 8001754 <_malloc_r+0x54>
 800172e:	4c22      	ldr	r4, [pc, #136]	; (80017b8 <_malloc_r+0xb8>)
 8001730:	6823      	ldr	r3, [r4, #0]
 8001732:	b91b      	cbnz	r3, 800173c <_malloc_r+0x3c>
 8001734:	4630      	mov	r0, r6
 8001736:	f000 fb17 	bl	8001d68 <_sbrk_r>
 800173a:	6020      	str	r0, [r4, #0]
 800173c:	4629      	mov	r1, r5
 800173e:	4630      	mov	r0, r6
 8001740:	f000 fb12 	bl	8001d68 <_sbrk_r>
 8001744:	1c43      	adds	r3, r0, #1
 8001746:	d126      	bne.n	8001796 <_malloc_r+0x96>
 8001748:	230c      	movs	r3, #12
 800174a:	6033      	str	r3, [r6, #0]
 800174c:	4630      	mov	r0, r6
 800174e:	f000 fbb6 	bl	8001ebe <__malloc_unlock>
 8001752:	e7e4      	b.n	800171e <_malloc_r+0x1e>
 8001754:	680b      	ldr	r3, [r1, #0]
 8001756:	1b5b      	subs	r3, r3, r5
 8001758:	d41a      	bmi.n	8001790 <_malloc_r+0x90>
 800175a:	2b0b      	cmp	r3, #11
 800175c:	d90f      	bls.n	800177e <_malloc_r+0x7e>
 800175e:	600b      	str	r3, [r1, #0]
 8001760:	50cd      	str	r5, [r1, r3]
 8001762:	18cc      	adds	r4, r1, r3
 8001764:	4630      	mov	r0, r6
 8001766:	f000 fbaa 	bl	8001ebe <__malloc_unlock>
 800176a:	f104 000b 	add.w	r0, r4, #11
 800176e:	1d23      	adds	r3, r4, #4
 8001770:	f020 0007 	bic.w	r0, r0, #7
 8001774:	1ac3      	subs	r3, r0, r3
 8001776:	d01b      	beq.n	80017b0 <_malloc_r+0xb0>
 8001778:	425a      	negs	r2, r3
 800177a:	50e2      	str	r2, [r4, r3]
 800177c:	bd70      	pop	{r4, r5, r6, pc}
 800177e:	428c      	cmp	r4, r1
 8001780:	bf0d      	iteet	eq
 8001782:	6863      	ldreq	r3, [r4, #4]
 8001784:	684b      	ldrne	r3, [r1, #4]
 8001786:	6063      	strne	r3, [r4, #4]
 8001788:	6013      	streq	r3, [r2, #0]
 800178a:	bf18      	it	ne
 800178c:	460c      	movne	r4, r1
 800178e:	e7e9      	b.n	8001764 <_malloc_r+0x64>
 8001790:	460c      	mov	r4, r1
 8001792:	6849      	ldr	r1, [r1, #4]
 8001794:	e7ca      	b.n	800172c <_malloc_r+0x2c>
 8001796:	1cc4      	adds	r4, r0, #3
 8001798:	f024 0403 	bic.w	r4, r4, #3
 800179c:	42a0      	cmp	r0, r4
 800179e:	d005      	beq.n	80017ac <_malloc_r+0xac>
 80017a0:	1a21      	subs	r1, r4, r0
 80017a2:	4630      	mov	r0, r6
 80017a4:	f000 fae0 	bl	8001d68 <_sbrk_r>
 80017a8:	3001      	adds	r0, #1
 80017aa:	d0cd      	beq.n	8001748 <_malloc_r+0x48>
 80017ac:	6025      	str	r5, [r4, #0]
 80017ae:	e7d9      	b.n	8001764 <_malloc_r+0x64>
 80017b0:	bd70      	pop	{r4, r5, r6, pc}
 80017b2:	bf00      	nop
 80017b4:	20000088 	.word	0x20000088
 80017b8:	2000008c 	.word	0x2000008c

080017bc <__sfputc_r>:
 80017bc:	6893      	ldr	r3, [r2, #8]
 80017be:	3b01      	subs	r3, #1
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	b410      	push	{r4}
 80017c4:	6093      	str	r3, [r2, #8]
 80017c6:	da09      	bge.n	80017dc <__sfputc_r+0x20>
 80017c8:	6994      	ldr	r4, [r2, #24]
 80017ca:	42a3      	cmp	r3, r4
 80017cc:	db02      	blt.n	80017d4 <__sfputc_r+0x18>
 80017ce:	b2cb      	uxtb	r3, r1
 80017d0:	2b0a      	cmp	r3, #10
 80017d2:	d103      	bne.n	80017dc <__sfputc_r+0x20>
 80017d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017d8:	f7ff bc9c 	b.w	8001114 <__swbuf_r>
 80017dc:	6813      	ldr	r3, [r2, #0]
 80017de:	1c58      	adds	r0, r3, #1
 80017e0:	6010      	str	r0, [r2, #0]
 80017e2:	7019      	strb	r1, [r3, #0]
 80017e4:	b2c8      	uxtb	r0, r1
 80017e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <__sfputs_r>:
 80017ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ee:	4606      	mov	r6, r0
 80017f0:	460f      	mov	r7, r1
 80017f2:	4614      	mov	r4, r2
 80017f4:	18d5      	adds	r5, r2, r3
 80017f6:	42ac      	cmp	r4, r5
 80017f8:	d101      	bne.n	80017fe <__sfputs_r+0x12>
 80017fa:	2000      	movs	r0, #0
 80017fc:	e007      	b.n	800180e <__sfputs_r+0x22>
 80017fe:	463a      	mov	r2, r7
 8001800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001804:	4630      	mov	r0, r6
 8001806:	f7ff ffd9 	bl	80017bc <__sfputc_r>
 800180a:	1c43      	adds	r3, r0, #1
 800180c:	d1f3      	bne.n	80017f6 <__sfputs_r+0xa>
 800180e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001810 <_vfiprintf_r>:
 8001810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001814:	b09d      	sub	sp, #116	; 0x74
 8001816:	460c      	mov	r4, r1
 8001818:	4617      	mov	r7, r2
 800181a:	9303      	str	r3, [sp, #12]
 800181c:	4606      	mov	r6, r0
 800181e:	b118      	cbz	r0, 8001828 <_vfiprintf_r+0x18>
 8001820:	6983      	ldr	r3, [r0, #24]
 8001822:	b90b      	cbnz	r3, 8001828 <_vfiprintf_r+0x18>
 8001824:	f7ff fe28 	bl	8001478 <__sinit>
 8001828:	4b7c      	ldr	r3, [pc, #496]	; (8001a1c <_vfiprintf_r+0x20c>)
 800182a:	429c      	cmp	r4, r3
 800182c:	d157      	bne.n	80018de <_vfiprintf_r+0xce>
 800182e:	6874      	ldr	r4, [r6, #4]
 8001830:	89a3      	ldrh	r3, [r4, #12]
 8001832:	0718      	lsls	r0, r3, #28
 8001834:	d55d      	bpl.n	80018f2 <_vfiprintf_r+0xe2>
 8001836:	6923      	ldr	r3, [r4, #16]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d05a      	beq.n	80018f2 <_vfiprintf_r+0xe2>
 800183c:	2300      	movs	r3, #0
 800183e:	9309      	str	r3, [sp, #36]	; 0x24
 8001840:	2320      	movs	r3, #32
 8001842:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001846:	2330      	movs	r3, #48	; 0x30
 8001848:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800184c:	f04f 0b01 	mov.w	fp, #1
 8001850:	46b8      	mov	r8, r7
 8001852:	4645      	mov	r5, r8
 8001854:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001858:	2b00      	cmp	r3, #0
 800185a:	d155      	bne.n	8001908 <_vfiprintf_r+0xf8>
 800185c:	ebb8 0a07 	subs.w	sl, r8, r7
 8001860:	d00b      	beq.n	800187a <_vfiprintf_r+0x6a>
 8001862:	4653      	mov	r3, sl
 8001864:	463a      	mov	r2, r7
 8001866:	4621      	mov	r1, r4
 8001868:	4630      	mov	r0, r6
 800186a:	f7ff ffbf 	bl	80017ec <__sfputs_r>
 800186e:	3001      	adds	r0, #1
 8001870:	f000 80c4 	beq.w	80019fc <_vfiprintf_r+0x1ec>
 8001874:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001876:	4453      	add	r3, sl
 8001878:	9309      	str	r3, [sp, #36]	; 0x24
 800187a:	f898 3000 	ldrb.w	r3, [r8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	f000 80bc 	beq.w	80019fc <_vfiprintf_r+0x1ec>
 8001884:	2300      	movs	r3, #0
 8001886:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800188a:	9304      	str	r3, [sp, #16]
 800188c:	9307      	str	r3, [sp, #28]
 800188e:	9205      	str	r2, [sp, #20]
 8001890:	9306      	str	r3, [sp, #24]
 8001892:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001896:	931a      	str	r3, [sp, #104]	; 0x68
 8001898:	2205      	movs	r2, #5
 800189a:	7829      	ldrb	r1, [r5, #0]
 800189c:	4860      	ldr	r0, [pc, #384]	; (8001a20 <_vfiprintf_r+0x210>)
 800189e:	f7fe fc9f 	bl	80001e0 <memchr>
 80018a2:	f105 0801 	add.w	r8, r5, #1
 80018a6:	9b04      	ldr	r3, [sp, #16]
 80018a8:	2800      	cmp	r0, #0
 80018aa:	d131      	bne.n	8001910 <_vfiprintf_r+0x100>
 80018ac:	06d9      	lsls	r1, r3, #27
 80018ae:	bf44      	itt	mi
 80018b0:	2220      	movmi	r2, #32
 80018b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80018b6:	071a      	lsls	r2, r3, #28
 80018b8:	bf44      	itt	mi
 80018ba:	222b      	movmi	r2, #43	; 0x2b
 80018bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80018c0:	782a      	ldrb	r2, [r5, #0]
 80018c2:	2a2a      	cmp	r2, #42	; 0x2a
 80018c4:	d02c      	beq.n	8001920 <_vfiprintf_r+0x110>
 80018c6:	9a07      	ldr	r2, [sp, #28]
 80018c8:	2100      	movs	r1, #0
 80018ca:	200a      	movs	r0, #10
 80018cc:	46a8      	mov	r8, r5
 80018ce:	3501      	adds	r5, #1
 80018d0:	f898 3000 	ldrb.w	r3, [r8]
 80018d4:	3b30      	subs	r3, #48	; 0x30
 80018d6:	2b09      	cmp	r3, #9
 80018d8:	d96d      	bls.n	80019b6 <_vfiprintf_r+0x1a6>
 80018da:	b371      	cbz	r1, 800193a <_vfiprintf_r+0x12a>
 80018dc:	e026      	b.n	800192c <_vfiprintf_r+0x11c>
 80018de:	4b51      	ldr	r3, [pc, #324]	; (8001a24 <_vfiprintf_r+0x214>)
 80018e0:	429c      	cmp	r4, r3
 80018e2:	d101      	bne.n	80018e8 <_vfiprintf_r+0xd8>
 80018e4:	68b4      	ldr	r4, [r6, #8]
 80018e6:	e7a3      	b.n	8001830 <_vfiprintf_r+0x20>
 80018e8:	4b4f      	ldr	r3, [pc, #316]	; (8001a28 <_vfiprintf_r+0x218>)
 80018ea:	429c      	cmp	r4, r3
 80018ec:	bf08      	it	eq
 80018ee:	68f4      	ldreq	r4, [r6, #12]
 80018f0:	e79e      	b.n	8001830 <_vfiprintf_r+0x20>
 80018f2:	4621      	mov	r1, r4
 80018f4:	4630      	mov	r0, r6
 80018f6:	f7ff fc5f 	bl	80011b8 <__swsetup_r>
 80018fa:	2800      	cmp	r0, #0
 80018fc:	d09e      	beq.n	800183c <_vfiprintf_r+0x2c>
 80018fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001902:	b01d      	add	sp, #116	; 0x74
 8001904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001908:	2b25      	cmp	r3, #37	; 0x25
 800190a:	d0a7      	beq.n	800185c <_vfiprintf_r+0x4c>
 800190c:	46a8      	mov	r8, r5
 800190e:	e7a0      	b.n	8001852 <_vfiprintf_r+0x42>
 8001910:	4a43      	ldr	r2, [pc, #268]	; (8001a20 <_vfiprintf_r+0x210>)
 8001912:	1a80      	subs	r0, r0, r2
 8001914:	fa0b f000 	lsl.w	r0, fp, r0
 8001918:	4318      	orrs	r0, r3
 800191a:	9004      	str	r0, [sp, #16]
 800191c:	4645      	mov	r5, r8
 800191e:	e7bb      	b.n	8001898 <_vfiprintf_r+0x88>
 8001920:	9a03      	ldr	r2, [sp, #12]
 8001922:	1d11      	adds	r1, r2, #4
 8001924:	6812      	ldr	r2, [r2, #0]
 8001926:	9103      	str	r1, [sp, #12]
 8001928:	2a00      	cmp	r2, #0
 800192a:	db01      	blt.n	8001930 <_vfiprintf_r+0x120>
 800192c:	9207      	str	r2, [sp, #28]
 800192e:	e004      	b.n	800193a <_vfiprintf_r+0x12a>
 8001930:	4252      	negs	r2, r2
 8001932:	f043 0302 	orr.w	r3, r3, #2
 8001936:	9207      	str	r2, [sp, #28]
 8001938:	9304      	str	r3, [sp, #16]
 800193a:	f898 3000 	ldrb.w	r3, [r8]
 800193e:	2b2e      	cmp	r3, #46	; 0x2e
 8001940:	d110      	bne.n	8001964 <_vfiprintf_r+0x154>
 8001942:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001946:	2b2a      	cmp	r3, #42	; 0x2a
 8001948:	f108 0101 	add.w	r1, r8, #1
 800194c:	d137      	bne.n	80019be <_vfiprintf_r+0x1ae>
 800194e:	9b03      	ldr	r3, [sp, #12]
 8001950:	1d1a      	adds	r2, r3, #4
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	9203      	str	r2, [sp, #12]
 8001956:	2b00      	cmp	r3, #0
 8001958:	bfb8      	it	lt
 800195a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800195e:	f108 0802 	add.w	r8, r8, #2
 8001962:	9305      	str	r3, [sp, #20]
 8001964:	4d31      	ldr	r5, [pc, #196]	; (8001a2c <_vfiprintf_r+0x21c>)
 8001966:	f898 1000 	ldrb.w	r1, [r8]
 800196a:	2203      	movs	r2, #3
 800196c:	4628      	mov	r0, r5
 800196e:	f7fe fc37 	bl	80001e0 <memchr>
 8001972:	b140      	cbz	r0, 8001986 <_vfiprintf_r+0x176>
 8001974:	2340      	movs	r3, #64	; 0x40
 8001976:	1b40      	subs	r0, r0, r5
 8001978:	fa03 f000 	lsl.w	r0, r3, r0
 800197c:	9b04      	ldr	r3, [sp, #16]
 800197e:	4303      	orrs	r3, r0
 8001980:	9304      	str	r3, [sp, #16]
 8001982:	f108 0801 	add.w	r8, r8, #1
 8001986:	f898 1000 	ldrb.w	r1, [r8]
 800198a:	4829      	ldr	r0, [pc, #164]	; (8001a30 <_vfiprintf_r+0x220>)
 800198c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001990:	2206      	movs	r2, #6
 8001992:	f108 0701 	add.w	r7, r8, #1
 8001996:	f7fe fc23 	bl	80001e0 <memchr>
 800199a:	2800      	cmp	r0, #0
 800199c:	d034      	beq.n	8001a08 <_vfiprintf_r+0x1f8>
 800199e:	4b25      	ldr	r3, [pc, #148]	; (8001a34 <_vfiprintf_r+0x224>)
 80019a0:	bb03      	cbnz	r3, 80019e4 <_vfiprintf_r+0x1d4>
 80019a2:	9b03      	ldr	r3, [sp, #12]
 80019a4:	3307      	adds	r3, #7
 80019a6:	f023 0307 	bic.w	r3, r3, #7
 80019aa:	3308      	adds	r3, #8
 80019ac:	9303      	str	r3, [sp, #12]
 80019ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019b0:	444b      	add	r3, r9
 80019b2:	9309      	str	r3, [sp, #36]	; 0x24
 80019b4:	e74c      	b.n	8001850 <_vfiprintf_r+0x40>
 80019b6:	fb00 3202 	mla	r2, r0, r2, r3
 80019ba:	2101      	movs	r1, #1
 80019bc:	e786      	b.n	80018cc <_vfiprintf_r+0xbc>
 80019be:	2300      	movs	r3, #0
 80019c0:	9305      	str	r3, [sp, #20]
 80019c2:	4618      	mov	r0, r3
 80019c4:	250a      	movs	r5, #10
 80019c6:	4688      	mov	r8, r1
 80019c8:	3101      	adds	r1, #1
 80019ca:	f898 2000 	ldrb.w	r2, [r8]
 80019ce:	3a30      	subs	r2, #48	; 0x30
 80019d0:	2a09      	cmp	r2, #9
 80019d2:	d903      	bls.n	80019dc <_vfiprintf_r+0x1cc>
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d0c5      	beq.n	8001964 <_vfiprintf_r+0x154>
 80019d8:	9005      	str	r0, [sp, #20]
 80019da:	e7c3      	b.n	8001964 <_vfiprintf_r+0x154>
 80019dc:	fb05 2000 	mla	r0, r5, r0, r2
 80019e0:	2301      	movs	r3, #1
 80019e2:	e7f0      	b.n	80019c6 <_vfiprintf_r+0x1b6>
 80019e4:	ab03      	add	r3, sp, #12
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	4622      	mov	r2, r4
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <_vfiprintf_r+0x228>)
 80019ec:	a904      	add	r1, sp, #16
 80019ee:	4630      	mov	r0, r6
 80019f0:	f3af 8000 	nop.w
 80019f4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80019f8:	4681      	mov	r9, r0
 80019fa:	d1d8      	bne.n	80019ae <_vfiprintf_r+0x19e>
 80019fc:	89a3      	ldrh	r3, [r4, #12]
 80019fe:	065b      	lsls	r3, r3, #25
 8001a00:	f53f af7d 	bmi.w	80018fe <_vfiprintf_r+0xee>
 8001a04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001a06:	e77c      	b.n	8001902 <_vfiprintf_r+0xf2>
 8001a08:	ab03      	add	r3, sp, #12
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	4622      	mov	r2, r4
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <_vfiprintf_r+0x228>)
 8001a10:	a904      	add	r1, sp, #16
 8001a12:	4630      	mov	r0, r6
 8001a14:	f000 f888 	bl	8001b28 <_printf_i>
 8001a18:	e7ec      	b.n	80019f4 <_vfiprintf_r+0x1e4>
 8001a1a:	bf00      	nop
 8001a1c:	08001ff4 	.word	0x08001ff4
 8001a20:	08002038 	.word	0x08002038
 8001a24:	08002014 	.word	0x08002014
 8001a28:	08001fd4 	.word	0x08001fd4
 8001a2c:	0800203e 	.word	0x0800203e
 8001a30:	08002042 	.word	0x08002042
 8001a34:	00000000 	.word	0x00000000
 8001a38:	080017ed 	.word	0x080017ed

08001a3c <_printf_common>:
 8001a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a40:	4691      	mov	r9, r2
 8001a42:	461f      	mov	r7, r3
 8001a44:	688a      	ldr	r2, [r1, #8]
 8001a46:	690b      	ldr	r3, [r1, #16]
 8001a48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	bfb8      	it	lt
 8001a50:	4613      	movlt	r3, r2
 8001a52:	f8c9 3000 	str.w	r3, [r9]
 8001a56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001a5a:	4606      	mov	r6, r0
 8001a5c:	460c      	mov	r4, r1
 8001a5e:	b112      	cbz	r2, 8001a66 <_printf_common+0x2a>
 8001a60:	3301      	adds	r3, #1
 8001a62:	f8c9 3000 	str.w	r3, [r9]
 8001a66:	6823      	ldr	r3, [r4, #0]
 8001a68:	0699      	lsls	r1, r3, #26
 8001a6a:	bf42      	ittt	mi
 8001a6c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001a70:	3302      	addmi	r3, #2
 8001a72:	f8c9 3000 	strmi.w	r3, [r9]
 8001a76:	6825      	ldr	r5, [r4, #0]
 8001a78:	f015 0506 	ands.w	r5, r5, #6
 8001a7c:	d107      	bne.n	8001a8e <_printf_common+0x52>
 8001a7e:	f104 0a19 	add.w	sl, r4, #25
 8001a82:	68e3      	ldr	r3, [r4, #12]
 8001a84:	f8d9 2000 	ldr.w	r2, [r9]
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	429d      	cmp	r5, r3
 8001a8c:	db29      	blt.n	8001ae2 <_printf_common+0xa6>
 8001a8e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001a92:	6822      	ldr	r2, [r4, #0]
 8001a94:	3300      	adds	r3, #0
 8001a96:	bf18      	it	ne
 8001a98:	2301      	movne	r3, #1
 8001a9a:	0692      	lsls	r2, r2, #26
 8001a9c:	d42e      	bmi.n	8001afc <_printf_common+0xc0>
 8001a9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001aa2:	4639      	mov	r1, r7
 8001aa4:	4630      	mov	r0, r6
 8001aa6:	47c0      	blx	r8
 8001aa8:	3001      	adds	r0, #1
 8001aaa:	d021      	beq.n	8001af0 <_printf_common+0xb4>
 8001aac:	6823      	ldr	r3, [r4, #0]
 8001aae:	68e5      	ldr	r5, [r4, #12]
 8001ab0:	f8d9 2000 	ldr.w	r2, [r9]
 8001ab4:	f003 0306 	and.w	r3, r3, #6
 8001ab8:	2b04      	cmp	r3, #4
 8001aba:	bf08      	it	eq
 8001abc:	1aad      	subeq	r5, r5, r2
 8001abe:	68a3      	ldr	r3, [r4, #8]
 8001ac0:	6922      	ldr	r2, [r4, #16]
 8001ac2:	bf0c      	ite	eq
 8001ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ac8:	2500      	movne	r5, #0
 8001aca:	4293      	cmp	r3, r2
 8001acc:	bfc4      	itt	gt
 8001ace:	1a9b      	subgt	r3, r3, r2
 8001ad0:	18ed      	addgt	r5, r5, r3
 8001ad2:	f04f 0900 	mov.w	r9, #0
 8001ad6:	341a      	adds	r4, #26
 8001ad8:	454d      	cmp	r5, r9
 8001ada:	d11b      	bne.n	8001b14 <_printf_common+0xd8>
 8001adc:	2000      	movs	r0, #0
 8001ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	4652      	mov	r2, sl
 8001ae6:	4639      	mov	r1, r7
 8001ae8:	4630      	mov	r0, r6
 8001aea:	47c0      	blx	r8
 8001aec:	3001      	adds	r0, #1
 8001aee:	d103      	bne.n	8001af8 <_printf_common+0xbc>
 8001af0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001af8:	3501      	adds	r5, #1
 8001afa:	e7c2      	b.n	8001a82 <_printf_common+0x46>
 8001afc:	18e1      	adds	r1, r4, r3
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	2030      	movs	r0, #48	; 0x30
 8001b02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b06:	4422      	add	r2, r4
 8001b08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b10:	3302      	adds	r3, #2
 8001b12:	e7c4      	b.n	8001a9e <_printf_common+0x62>
 8001b14:	2301      	movs	r3, #1
 8001b16:	4622      	mov	r2, r4
 8001b18:	4639      	mov	r1, r7
 8001b1a:	4630      	mov	r0, r6
 8001b1c:	47c0      	blx	r8
 8001b1e:	3001      	adds	r0, #1
 8001b20:	d0e6      	beq.n	8001af0 <_printf_common+0xb4>
 8001b22:	f109 0901 	add.w	r9, r9, #1
 8001b26:	e7d7      	b.n	8001ad8 <_printf_common+0x9c>

08001b28 <_printf_i>:
 8001b28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b2c:	4617      	mov	r7, r2
 8001b2e:	7e0a      	ldrb	r2, [r1, #24]
 8001b30:	b085      	sub	sp, #20
 8001b32:	2a6e      	cmp	r2, #110	; 0x6e
 8001b34:	4698      	mov	r8, r3
 8001b36:	4606      	mov	r6, r0
 8001b38:	460c      	mov	r4, r1
 8001b3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001b3c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001b40:	f000 80bc 	beq.w	8001cbc <_printf_i+0x194>
 8001b44:	d81a      	bhi.n	8001b7c <_printf_i+0x54>
 8001b46:	2a63      	cmp	r2, #99	; 0x63
 8001b48:	d02e      	beq.n	8001ba8 <_printf_i+0x80>
 8001b4a:	d80a      	bhi.n	8001b62 <_printf_i+0x3a>
 8001b4c:	2a00      	cmp	r2, #0
 8001b4e:	f000 80c8 	beq.w	8001ce2 <_printf_i+0x1ba>
 8001b52:	2a58      	cmp	r2, #88	; 0x58
 8001b54:	f000 808a 	beq.w	8001c6c <_printf_i+0x144>
 8001b58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001b5c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001b60:	e02a      	b.n	8001bb8 <_printf_i+0x90>
 8001b62:	2a64      	cmp	r2, #100	; 0x64
 8001b64:	d001      	beq.n	8001b6a <_printf_i+0x42>
 8001b66:	2a69      	cmp	r2, #105	; 0x69
 8001b68:	d1f6      	bne.n	8001b58 <_printf_i+0x30>
 8001b6a:	6821      	ldr	r1, [r4, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001b72:	d023      	beq.n	8001bbc <_printf_i+0x94>
 8001b74:	1d11      	adds	r1, r2, #4
 8001b76:	6019      	str	r1, [r3, #0]
 8001b78:	6813      	ldr	r3, [r2, #0]
 8001b7a:	e027      	b.n	8001bcc <_printf_i+0xa4>
 8001b7c:	2a73      	cmp	r2, #115	; 0x73
 8001b7e:	f000 80b4 	beq.w	8001cea <_printf_i+0x1c2>
 8001b82:	d808      	bhi.n	8001b96 <_printf_i+0x6e>
 8001b84:	2a6f      	cmp	r2, #111	; 0x6f
 8001b86:	d02a      	beq.n	8001bde <_printf_i+0xb6>
 8001b88:	2a70      	cmp	r2, #112	; 0x70
 8001b8a:	d1e5      	bne.n	8001b58 <_printf_i+0x30>
 8001b8c:	680a      	ldr	r2, [r1, #0]
 8001b8e:	f042 0220 	orr.w	r2, r2, #32
 8001b92:	600a      	str	r2, [r1, #0]
 8001b94:	e003      	b.n	8001b9e <_printf_i+0x76>
 8001b96:	2a75      	cmp	r2, #117	; 0x75
 8001b98:	d021      	beq.n	8001bde <_printf_i+0xb6>
 8001b9a:	2a78      	cmp	r2, #120	; 0x78
 8001b9c:	d1dc      	bne.n	8001b58 <_printf_i+0x30>
 8001b9e:	2278      	movs	r2, #120	; 0x78
 8001ba0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001ba4:	496e      	ldr	r1, [pc, #440]	; (8001d60 <_printf_i+0x238>)
 8001ba6:	e064      	b.n	8001c72 <_printf_i+0x14a>
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001bae:	1d11      	adds	r1, r2, #4
 8001bb0:	6019      	str	r1, [r3, #0]
 8001bb2:	6813      	ldr	r3, [r2, #0]
 8001bb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e0a3      	b.n	8001d04 <_printf_i+0x1dc>
 8001bbc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001bc0:	f102 0104 	add.w	r1, r2, #4
 8001bc4:	6019      	str	r1, [r3, #0]
 8001bc6:	d0d7      	beq.n	8001b78 <_printf_i+0x50>
 8001bc8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	da03      	bge.n	8001bd8 <_printf_i+0xb0>
 8001bd0:	222d      	movs	r2, #45	; 0x2d
 8001bd2:	425b      	negs	r3, r3
 8001bd4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001bd8:	4962      	ldr	r1, [pc, #392]	; (8001d64 <_printf_i+0x23c>)
 8001bda:	220a      	movs	r2, #10
 8001bdc:	e017      	b.n	8001c0e <_printf_i+0xe6>
 8001bde:	6820      	ldr	r0, [r4, #0]
 8001be0:	6819      	ldr	r1, [r3, #0]
 8001be2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001be6:	d003      	beq.n	8001bf0 <_printf_i+0xc8>
 8001be8:	1d08      	adds	r0, r1, #4
 8001bea:	6018      	str	r0, [r3, #0]
 8001bec:	680b      	ldr	r3, [r1, #0]
 8001bee:	e006      	b.n	8001bfe <_printf_i+0xd6>
 8001bf0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001bf4:	f101 0004 	add.w	r0, r1, #4
 8001bf8:	6018      	str	r0, [r3, #0]
 8001bfa:	d0f7      	beq.n	8001bec <_printf_i+0xc4>
 8001bfc:	880b      	ldrh	r3, [r1, #0]
 8001bfe:	4959      	ldr	r1, [pc, #356]	; (8001d64 <_printf_i+0x23c>)
 8001c00:	2a6f      	cmp	r2, #111	; 0x6f
 8001c02:	bf14      	ite	ne
 8001c04:	220a      	movne	r2, #10
 8001c06:	2208      	moveq	r2, #8
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8001c0e:	6865      	ldr	r5, [r4, #4]
 8001c10:	60a5      	str	r5, [r4, #8]
 8001c12:	2d00      	cmp	r5, #0
 8001c14:	f2c0 809c 	blt.w	8001d50 <_printf_i+0x228>
 8001c18:	6820      	ldr	r0, [r4, #0]
 8001c1a:	f020 0004 	bic.w	r0, r0, #4
 8001c1e:	6020      	str	r0, [r4, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d13f      	bne.n	8001ca4 <_printf_i+0x17c>
 8001c24:	2d00      	cmp	r5, #0
 8001c26:	f040 8095 	bne.w	8001d54 <_printf_i+0x22c>
 8001c2a:	4675      	mov	r5, lr
 8001c2c:	2a08      	cmp	r2, #8
 8001c2e:	d10b      	bne.n	8001c48 <_printf_i+0x120>
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	07da      	lsls	r2, r3, #31
 8001c34:	d508      	bpl.n	8001c48 <_printf_i+0x120>
 8001c36:	6923      	ldr	r3, [r4, #16]
 8001c38:	6862      	ldr	r2, [r4, #4]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	bfde      	ittt	le
 8001c3e:	2330      	movle	r3, #48	; 0x30
 8001c40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001c44:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001c48:	ebae 0305 	sub.w	r3, lr, r5
 8001c4c:	6123      	str	r3, [r4, #16]
 8001c4e:	f8cd 8000 	str.w	r8, [sp]
 8001c52:	463b      	mov	r3, r7
 8001c54:	aa03      	add	r2, sp, #12
 8001c56:	4621      	mov	r1, r4
 8001c58:	4630      	mov	r0, r6
 8001c5a:	f7ff feef 	bl	8001a3c <_printf_common>
 8001c5e:	3001      	adds	r0, #1
 8001c60:	d155      	bne.n	8001d0e <_printf_i+0x1e6>
 8001c62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c66:	b005      	add	sp, #20
 8001c68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c6c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8001c70:	493c      	ldr	r1, [pc, #240]	; (8001d64 <_printf_i+0x23c>)
 8001c72:	6822      	ldr	r2, [r4, #0]
 8001c74:	6818      	ldr	r0, [r3, #0]
 8001c76:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001c7a:	f100 0504 	add.w	r5, r0, #4
 8001c7e:	601d      	str	r5, [r3, #0]
 8001c80:	d001      	beq.n	8001c86 <_printf_i+0x15e>
 8001c82:	6803      	ldr	r3, [r0, #0]
 8001c84:	e002      	b.n	8001c8c <_printf_i+0x164>
 8001c86:	0655      	lsls	r5, r2, #25
 8001c88:	d5fb      	bpl.n	8001c82 <_printf_i+0x15a>
 8001c8a:	8803      	ldrh	r3, [r0, #0]
 8001c8c:	07d0      	lsls	r0, r2, #31
 8001c8e:	bf44      	itt	mi
 8001c90:	f042 0220 	orrmi.w	r2, r2, #32
 8001c94:	6022      	strmi	r2, [r4, #0]
 8001c96:	b91b      	cbnz	r3, 8001ca0 <_printf_i+0x178>
 8001c98:	6822      	ldr	r2, [r4, #0]
 8001c9a:	f022 0220 	bic.w	r2, r2, #32
 8001c9e:	6022      	str	r2, [r4, #0]
 8001ca0:	2210      	movs	r2, #16
 8001ca2:	e7b1      	b.n	8001c08 <_printf_i+0xe0>
 8001ca4:	4675      	mov	r5, lr
 8001ca6:	fbb3 f0f2 	udiv	r0, r3, r2
 8001caa:	fb02 3310 	mls	r3, r2, r0, r3
 8001cae:	5ccb      	ldrb	r3, [r1, r3]
 8001cb0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2800      	cmp	r0, #0
 8001cb8:	d1f5      	bne.n	8001ca6 <_printf_i+0x17e>
 8001cba:	e7b7      	b.n	8001c2c <_printf_i+0x104>
 8001cbc:	6808      	ldr	r0, [r1, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	6949      	ldr	r1, [r1, #20]
 8001cc2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001cc6:	d004      	beq.n	8001cd2 <_printf_i+0x1aa>
 8001cc8:	1d10      	adds	r0, r2, #4
 8001cca:	6018      	str	r0, [r3, #0]
 8001ccc:	6813      	ldr	r3, [r2, #0]
 8001cce:	6019      	str	r1, [r3, #0]
 8001cd0:	e007      	b.n	8001ce2 <_printf_i+0x1ba>
 8001cd2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001cd6:	f102 0004 	add.w	r0, r2, #4
 8001cda:	6018      	str	r0, [r3, #0]
 8001cdc:	6813      	ldr	r3, [r2, #0]
 8001cde:	d0f6      	beq.n	8001cce <_printf_i+0x1a6>
 8001ce0:	8019      	strh	r1, [r3, #0]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	6123      	str	r3, [r4, #16]
 8001ce6:	4675      	mov	r5, lr
 8001ce8:	e7b1      	b.n	8001c4e <_printf_i+0x126>
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	1d11      	adds	r1, r2, #4
 8001cee:	6019      	str	r1, [r3, #0]
 8001cf0:	6815      	ldr	r5, [r2, #0]
 8001cf2:	6862      	ldr	r2, [r4, #4]
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4628      	mov	r0, r5
 8001cf8:	f7fe fa72 	bl	80001e0 <memchr>
 8001cfc:	b108      	cbz	r0, 8001d02 <_printf_i+0x1da>
 8001cfe:	1b40      	subs	r0, r0, r5
 8001d00:	6060      	str	r0, [r4, #4]
 8001d02:	6863      	ldr	r3, [r4, #4]
 8001d04:	6123      	str	r3, [r4, #16]
 8001d06:	2300      	movs	r3, #0
 8001d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d0c:	e79f      	b.n	8001c4e <_printf_i+0x126>
 8001d0e:	6923      	ldr	r3, [r4, #16]
 8001d10:	462a      	mov	r2, r5
 8001d12:	4639      	mov	r1, r7
 8001d14:	4630      	mov	r0, r6
 8001d16:	47c0      	blx	r8
 8001d18:	3001      	adds	r0, #1
 8001d1a:	d0a2      	beq.n	8001c62 <_printf_i+0x13a>
 8001d1c:	6823      	ldr	r3, [r4, #0]
 8001d1e:	079b      	lsls	r3, r3, #30
 8001d20:	d507      	bpl.n	8001d32 <_printf_i+0x20a>
 8001d22:	2500      	movs	r5, #0
 8001d24:	f104 0919 	add.w	r9, r4, #25
 8001d28:	68e3      	ldr	r3, [r4, #12]
 8001d2a:	9a03      	ldr	r2, [sp, #12]
 8001d2c:	1a9b      	subs	r3, r3, r2
 8001d2e:	429d      	cmp	r5, r3
 8001d30:	db05      	blt.n	8001d3e <_printf_i+0x216>
 8001d32:	68e0      	ldr	r0, [r4, #12]
 8001d34:	9b03      	ldr	r3, [sp, #12]
 8001d36:	4298      	cmp	r0, r3
 8001d38:	bfb8      	it	lt
 8001d3a:	4618      	movlt	r0, r3
 8001d3c:	e793      	b.n	8001c66 <_printf_i+0x13e>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	464a      	mov	r2, r9
 8001d42:	4639      	mov	r1, r7
 8001d44:	4630      	mov	r0, r6
 8001d46:	47c0      	blx	r8
 8001d48:	3001      	adds	r0, #1
 8001d4a:	d08a      	beq.n	8001c62 <_printf_i+0x13a>
 8001d4c:	3501      	adds	r5, #1
 8001d4e:	e7eb      	b.n	8001d28 <_printf_i+0x200>
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1a7      	bne.n	8001ca4 <_printf_i+0x17c>
 8001d54:	780b      	ldrb	r3, [r1, #0]
 8001d56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001d5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d5e:	e765      	b.n	8001c2c <_printf_i+0x104>
 8001d60:	0800205a 	.word	0x0800205a
 8001d64:	08002049 	.word	0x08002049

08001d68 <_sbrk_r>:
 8001d68:	b538      	push	{r3, r4, r5, lr}
 8001d6a:	4c06      	ldr	r4, [pc, #24]	; (8001d84 <_sbrk_r+0x1c>)
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	4605      	mov	r5, r0
 8001d70:	4608      	mov	r0, r1
 8001d72:	6023      	str	r3, [r4, #0]
 8001d74:	f7ff f852 	bl	8000e1c <_sbrk>
 8001d78:	1c43      	adds	r3, r0, #1
 8001d7a:	d102      	bne.n	8001d82 <_sbrk_r+0x1a>
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	b103      	cbz	r3, 8001d82 <_sbrk_r+0x1a>
 8001d80:	602b      	str	r3, [r5, #0]
 8001d82:	bd38      	pop	{r3, r4, r5, pc}
 8001d84:	20000090 	.word	0x20000090

08001d88 <__sread>:
 8001d88:	b510      	push	{r4, lr}
 8001d8a:	460c      	mov	r4, r1
 8001d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d90:	f000 f896 	bl	8001ec0 <_read_r>
 8001d94:	2800      	cmp	r0, #0
 8001d96:	bfab      	itete	ge
 8001d98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001d9a:	89a3      	ldrhlt	r3, [r4, #12]
 8001d9c:	181b      	addge	r3, r3, r0
 8001d9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001da2:	bfac      	ite	ge
 8001da4:	6563      	strge	r3, [r4, #84]	; 0x54
 8001da6:	81a3      	strhlt	r3, [r4, #12]
 8001da8:	bd10      	pop	{r4, pc}

08001daa <__swrite>:
 8001daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dae:	461f      	mov	r7, r3
 8001db0:	898b      	ldrh	r3, [r1, #12]
 8001db2:	05db      	lsls	r3, r3, #23
 8001db4:	4605      	mov	r5, r0
 8001db6:	460c      	mov	r4, r1
 8001db8:	4616      	mov	r6, r2
 8001dba:	d505      	bpl.n	8001dc8 <__swrite+0x1e>
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dc4:	f000 f868 	bl	8001e98 <_lseek_r>
 8001dc8:	89a3      	ldrh	r3, [r4, #12]
 8001dca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001dce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001dd2:	81a3      	strh	r3, [r4, #12]
 8001dd4:	4632      	mov	r2, r6
 8001dd6:	463b      	mov	r3, r7
 8001dd8:	4628      	mov	r0, r5
 8001dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001dde:	f000 b817 	b.w	8001e10 <_write_r>

08001de2 <__sseek>:
 8001de2:	b510      	push	{r4, lr}
 8001de4:	460c      	mov	r4, r1
 8001de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dea:	f000 f855 	bl	8001e98 <_lseek_r>
 8001dee:	1c43      	adds	r3, r0, #1
 8001df0:	89a3      	ldrh	r3, [r4, #12]
 8001df2:	bf15      	itete	ne
 8001df4:	6560      	strne	r0, [r4, #84]	; 0x54
 8001df6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001dfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001dfe:	81a3      	strheq	r3, [r4, #12]
 8001e00:	bf18      	it	ne
 8001e02:	81a3      	strhne	r3, [r4, #12]
 8001e04:	bd10      	pop	{r4, pc}

08001e06 <__sclose>:
 8001e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e0a:	f000 b813 	b.w	8001e34 <_close_r>
	...

08001e10 <_write_r>:
 8001e10:	b538      	push	{r3, r4, r5, lr}
 8001e12:	4c07      	ldr	r4, [pc, #28]	; (8001e30 <_write_r+0x20>)
 8001e14:	4605      	mov	r5, r0
 8001e16:	4608      	mov	r0, r1
 8001e18:	4611      	mov	r1, r2
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	6022      	str	r2, [r4, #0]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	f7fe ffdd 	bl	8000dde <_write>
 8001e24:	1c43      	adds	r3, r0, #1
 8001e26:	d102      	bne.n	8001e2e <_write_r+0x1e>
 8001e28:	6823      	ldr	r3, [r4, #0]
 8001e2a:	b103      	cbz	r3, 8001e2e <_write_r+0x1e>
 8001e2c:	602b      	str	r3, [r5, #0]
 8001e2e:	bd38      	pop	{r3, r4, r5, pc}
 8001e30:	20000090 	.word	0x20000090

08001e34 <_close_r>:
 8001e34:	b538      	push	{r3, r4, r5, lr}
 8001e36:	4c06      	ldr	r4, [pc, #24]	; (8001e50 <_close_r+0x1c>)
 8001e38:	2300      	movs	r3, #0
 8001e3a:	4605      	mov	r5, r0
 8001e3c:	4608      	mov	r0, r1
 8001e3e:	6023      	str	r3, [r4, #0]
 8001e40:	f7ff f80c 	bl	8000e5c <_close>
 8001e44:	1c43      	adds	r3, r0, #1
 8001e46:	d102      	bne.n	8001e4e <_close_r+0x1a>
 8001e48:	6823      	ldr	r3, [r4, #0]
 8001e4a:	b103      	cbz	r3, 8001e4e <_close_r+0x1a>
 8001e4c:	602b      	str	r3, [r5, #0]
 8001e4e:	bd38      	pop	{r3, r4, r5, pc}
 8001e50:	20000090 	.word	0x20000090

08001e54 <_fstat_r>:
 8001e54:	b538      	push	{r3, r4, r5, lr}
 8001e56:	4c07      	ldr	r4, [pc, #28]	; (8001e74 <_fstat_r+0x20>)
 8001e58:	2300      	movs	r3, #0
 8001e5a:	4605      	mov	r5, r0
 8001e5c:	4608      	mov	r0, r1
 8001e5e:	4611      	mov	r1, r2
 8001e60:	6023      	str	r3, [r4, #0]
 8001e62:	f7ff f80d 	bl	8000e80 <_fstat>
 8001e66:	1c43      	adds	r3, r0, #1
 8001e68:	d102      	bne.n	8001e70 <_fstat_r+0x1c>
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	b103      	cbz	r3, 8001e70 <_fstat_r+0x1c>
 8001e6e:	602b      	str	r3, [r5, #0]
 8001e70:	bd38      	pop	{r3, r4, r5, pc}
 8001e72:	bf00      	nop
 8001e74:	20000090 	.word	0x20000090

08001e78 <_isatty_r>:
 8001e78:	b538      	push	{r3, r4, r5, lr}
 8001e7a:	4c06      	ldr	r4, [pc, #24]	; (8001e94 <_isatty_r+0x1c>)
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	4605      	mov	r5, r0
 8001e80:	4608      	mov	r0, r1
 8001e82:	6023      	str	r3, [r4, #0]
 8001e84:	f7ff f80e 	bl	8000ea4 <_isatty>
 8001e88:	1c43      	adds	r3, r0, #1
 8001e8a:	d102      	bne.n	8001e92 <_isatty_r+0x1a>
 8001e8c:	6823      	ldr	r3, [r4, #0]
 8001e8e:	b103      	cbz	r3, 8001e92 <_isatty_r+0x1a>
 8001e90:	602b      	str	r3, [r5, #0]
 8001e92:	bd38      	pop	{r3, r4, r5, pc}
 8001e94:	20000090 	.word	0x20000090

08001e98 <_lseek_r>:
 8001e98:	b538      	push	{r3, r4, r5, lr}
 8001e9a:	4c07      	ldr	r4, [pc, #28]	; (8001eb8 <_lseek_r+0x20>)
 8001e9c:	4605      	mov	r5, r0
 8001e9e:	4608      	mov	r0, r1
 8001ea0:	4611      	mov	r1, r2
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	6022      	str	r2, [r4, #0]
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	f7ff f80c 	bl	8000ec4 <_lseek>
 8001eac:	1c43      	adds	r3, r0, #1
 8001eae:	d102      	bne.n	8001eb6 <_lseek_r+0x1e>
 8001eb0:	6823      	ldr	r3, [r4, #0]
 8001eb2:	b103      	cbz	r3, 8001eb6 <_lseek_r+0x1e>
 8001eb4:	602b      	str	r3, [r5, #0]
 8001eb6:	bd38      	pop	{r3, r4, r5, pc}
 8001eb8:	20000090 	.word	0x20000090

08001ebc <__malloc_lock>:
 8001ebc:	4770      	bx	lr

08001ebe <__malloc_unlock>:
 8001ebe:	4770      	bx	lr

08001ec0 <_read_r>:
 8001ec0:	b538      	push	{r3, r4, r5, lr}
 8001ec2:	4c07      	ldr	r4, [pc, #28]	; (8001ee0 <_read_r+0x20>)
 8001ec4:	4605      	mov	r5, r0
 8001ec6:	4608      	mov	r0, r1
 8001ec8:	4611      	mov	r1, r2
 8001eca:	2200      	movs	r2, #0
 8001ecc:	6022      	str	r2, [r4, #0]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	f7ff f80c 	bl	8000eec <_read>
 8001ed4:	1c43      	adds	r3, r0, #1
 8001ed6:	d102      	bne.n	8001ede <_read_r+0x1e>
 8001ed8:	6823      	ldr	r3, [r4, #0]
 8001eda:	b103      	cbz	r3, 8001ede <_read_r+0x1e>
 8001edc:	602b      	str	r3, [r5, #0]
 8001ede:	bd38      	pop	{r3, r4, r5, pc}
 8001ee0:	20000090 	.word	0x20000090

08001ee4 <_init>:
 8001ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ee6:	bf00      	nop
 8001ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eea:	bc08      	pop	{r3}
 8001eec:	469e      	mov	lr, r3
 8001eee:	4770      	bx	lr

08001ef0 <_fini>:
 8001ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ef2:	bf00      	nop
 8001ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ef6:	bc08      	pop	{r3}
 8001ef8:	469e      	mov	lr, r3
 8001efa:	4770      	bx	lr
