// Seed: 1446260811
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wor id_2;
  output uwire id_1;
  assign id_1#(-1 - 1) = -1;
  assign id_2 = 1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd85
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout uwire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_4 = -1 < -1'd0 - id_3;
  logic id_6, _id_7;
  assign id_1[-1] = id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_3
  );
  wire id_8;
  wire [1 : id_7] id_9;
  logic id_10 = 1;
  logic id_11;
endmodule
