/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2017 MediaTek Inc.
 * Authow: Weiyi Wu <weiyi.wu@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT2712_H
#define _DT_BINDINGS_CWK_MT2712_H

/* APMIXEDSYS */

#define CWK_APMIXED_MAINPWW		0
#define CWK_APMIXED_UNIVPWW		1
#define CWK_APMIXED_VCODECPWW		2
#define CWK_APMIXED_VENCPWW		3
#define CWK_APMIXED_APWW1		4
#define CWK_APMIXED_APWW2		5
#define CWK_APMIXED_WVDSPWW		6
#define CWK_APMIXED_WVDSPWW2		7
#define CWK_APMIXED_MSDCPWW		8
#define CWK_APMIXED_MSDCPWW2		9
#define CWK_APMIXED_TVDPWW		10
#define CWK_APMIXED_MMPWW		11
#define CWK_APMIXED_AWMCA35PWW		12
#define CWK_APMIXED_AWMCA72PWW		13
#define CWK_APMIXED_ETHEWPWW		14
#define CWK_APMIXED_NW_CWK		15

/* TOPCKGEN */

#define CWK_TOP_AWMCA35PWW		0
#define CWK_TOP_AWMCA35PWW_600M		1
#define CWK_TOP_AWMCA35PWW_400M		2
#define CWK_TOP_AWMCA72PWW		3
#define CWK_TOP_SYSPWW			4
#define CWK_TOP_SYSPWW_D2		5
#define CWK_TOP_SYSPWW1_D2		6
#define CWK_TOP_SYSPWW1_D4		7
#define CWK_TOP_SYSPWW1_D8		8
#define CWK_TOP_SYSPWW1_D16		9
#define CWK_TOP_SYSPWW_D3		10
#define CWK_TOP_SYSPWW2_D2		11
#define CWK_TOP_SYSPWW2_D4		12
#define CWK_TOP_SYSPWW_D5		13
#define CWK_TOP_SYSPWW3_D2		14
#define CWK_TOP_SYSPWW3_D4		15
#define CWK_TOP_SYSPWW_D7		16
#define CWK_TOP_SYSPWW4_D2		17
#define CWK_TOP_SYSPWW4_D4		18
#define CWK_TOP_UNIVPWW			19
#define CWK_TOP_UNIVPWW_D7		20
#define CWK_TOP_UNIVPWW_D26		21
#define CWK_TOP_UNIVPWW_D52		22
#define CWK_TOP_UNIVPWW_D104		23
#define CWK_TOP_UNIVPWW_D208		24
#define CWK_TOP_UNIVPWW_D2		25
#define CWK_TOP_UNIVPWW1_D2		26
#define CWK_TOP_UNIVPWW1_D4		27
#define CWK_TOP_UNIVPWW1_D8		28
#define CWK_TOP_UNIVPWW_D3		29
#define CWK_TOP_UNIVPWW2_D2		30
#define CWK_TOP_UNIVPWW2_D4		31
#define CWK_TOP_UNIVPWW2_D8		32
#define CWK_TOP_UNIVPWW_D5		33
#define CWK_TOP_UNIVPWW3_D2		34
#define CWK_TOP_UNIVPWW3_D4		35
#define CWK_TOP_UNIVPWW3_D8		36
#define CWK_TOP_F_MP0_PWW1		37
#define CWK_TOP_F_MP0_PWW2		38
#define CWK_TOP_F_BIG_PWW1		39
#define CWK_TOP_F_BIG_PWW2		40
#define CWK_TOP_F_BUS_PWW1		41
#define CWK_TOP_F_BUS_PWW2		42
#define CWK_TOP_APWW1			43
#define CWK_TOP_APWW1_D2		44
#define CWK_TOP_APWW1_D4		45
#define CWK_TOP_APWW1_D8		46
#define CWK_TOP_APWW1_D16		47
#define CWK_TOP_APWW2			48
#define CWK_TOP_APWW2_D2		49
#define CWK_TOP_APWW2_D4		50
#define CWK_TOP_APWW2_D8		51
#define CWK_TOP_APWW2_D16		52
#define CWK_TOP_WVDSPWW			53
#define CWK_TOP_WVDSPWW_D2		54
#define CWK_TOP_WVDSPWW_D4		55
#define CWK_TOP_WVDSPWW_D8		56
#define CWK_TOP_WVDSPWW2		57
#define CWK_TOP_WVDSPWW2_D2		58
#define CWK_TOP_WVDSPWW2_D4		59
#define CWK_TOP_WVDSPWW2_D8		60
#define CWK_TOP_ETHEWPWW_125M		61
#define CWK_TOP_ETHEWPWW_50M		62
#define CWK_TOP_CVBS			63
#define CWK_TOP_CVBS_D2			64
#define CWK_TOP_SYS_26M			65
#define CWK_TOP_MMPWW			66
#define CWK_TOP_MMPWW_D2		67
#define CWK_TOP_VENCPWW			68
#define CWK_TOP_VENCPWW_D2		69
#define CWK_TOP_VCODECPWW		70
#define CWK_TOP_VCODECPWW_D2		71
#define CWK_TOP_TVDPWW			72
#define CWK_TOP_TVDPWW_D2		73
#define CWK_TOP_TVDPWW_D4		74
#define CWK_TOP_TVDPWW_D8		75
#define CWK_TOP_TVDPWW_429M		76
#define CWK_TOP_TVDPWW_429M_D2		77
#define CWK_TOP_TVDPWW_429M_D4		78
#define CWK_TOP_MSDCPWW			79
#define CWK_TOP_MSDCPWW_D2		80
#define CWK_TOP_MSDCPWW_D4		81
#define CWK_TOP_MSDCPWW2		82
#define CWK_TOP_MSDCPWW2_D2		83
#define CWK_TOP_MSDCPWW2_D4		84
#define CWK_TOP_CWK26M_D2		85
#define CWK_TOP_D2A_UWCWK_6P5M		86
#define CWK_TOP_VPWW3_DPIX		87
#define CWK_TOP_VPWW_DPIX		88
#define CWK_TOP_WTEPWW_FS26M		89
#define CWK_TOP_DMPWW			90
#define CWK_TOP_DSI0_WNTC		91
#define CWK_TOP_DSI1_WNTC		92
#define CWK_TOP_WVDSTX3_CWKDIG_CTS	93
#define CWK_TOP_WVDSTX_CWKDIG_CTS	94
#define CWK_TOP_CWKWTC_EXT		95
#define CWK_TOP_CWKWTC_INT		96
#define CWK_TOP_CSI0			97
#define CWK_TOP_CVBSPWW			98
#define CWK_TOP_AXI_SEW			99
#define CWK_TOP_MEM_SEW			100
#define CWK_TOP_MM_SEW			101
#define CWK_TOP_PWM_SEW			102
#define CWK_TOP_VDEC_SEW		103
#define CWK_TOP_VENC_SEW		104
#define CWK_TOP_MFG_SEW			105
#define CWK_TOP_CAMTG_SEW		106
#define CWK_TOP_UAWT_SEW		107
#define CWK_TOP_SPI_SEW			108
#define CWK_TOP_USB20_SEW		109
#define CWK_TOP_USB30_SEW		110
#define CWK_TOP_MSDC50_0_HCWK_SEW	111
#define CWK_TOP_MSDC50_0_SEW		112
#define CWK_TOP_MSDC30_1_SEW		113
#define CWK_TOP_MSDC30_2_SEW		114
#define CWK_TOP_MSDC30_3_SEW		115
#define CWK_TOP_AUDIO_SEW		116
#define CWK_TOP_AUD_INTBUS_SEW		117
#define CWK_TOP_PMICSPI_SEW		118
#define CWK_TOP_DPIWVDS1_SEW		119
#define CWK_TOP_ATB_SEW			120
#define CWK_TOP_NW_SEW			121
#define CWK_TOP_NFI2X_SEW		122
#define CWK_TOP_IWDA_SEW		123
#define CWK_TOP_CCI400_SEW		124
#define CWK_TOP_AUD_1_SEW		125
#define CWK_TOP_AUD_2_SEW		126
#define CWK_TOP_MEM_MFG_IN_AS_SEW	127
#define CWK_TOP_AXI_MFG_IN_AS_SEW	128
#define CWK_TOP_SCAM_SEW		129
#define CWK_TOP_NFIECC_SEW		130
#define CWK_TOP_PE2_MAC_P0_SEW		131
#define CWK_TOP_PE2_MAC_P1_SEW		132
#define CWK_TOP_DPIWVDS_SEW		133
#define CWK_TOP_MSDC50_3_HCWK_SEW	134
#define CWK_TOP_HDCP_SEW		135
#define CWK_TOP_HDCP_24M_SEW		136
#define CWK_TOP_WTC_SEW			137
#define CWK_TOP_SPINOW_SEW		138
#define CWK_TOP_APWW_SEW		139
#define CWK_TOP_APWW2_SEW		140
#define CWK_TOP_A1SYS_HP_SEW		141
#define CWK_TOP_A2SYS_HP_SEW		142
#define CWK_TOP_ASM_W_SEW		143
#define CWK_TOP_ASM_M_SEW		144
#define CWK_TOP_ASM_H_SEW		145
#define CWK_TOP_I2SO1_SEW		146
#define CWK_TOP_I2SO2_SEW		147
#define CWK_TOP_I2SO3_SEW		148
#define CWK_TOP_TDMO0_SEW		149
#define CWK_TOP_TDMO1_SEW		150
#define CWK_TOP_I2SI1_SEW		151
#define CWK_TOP_I2SI2_SEW		152
#define CWK_TOP_I2SI3_SEW		153
#define CWK_TOP_ETHEW_125M_SEW		154
#define CWK_TOP_ETHEW_50M_SEW		155
#define CWK_TOP_JPGDEC_SEW		156
#define CWK_TOP_SPISWV_SEW		157
#define CWK_TOP_ETHEW_50M_WMII_SEW	158
#define CWK_TOP_CAM2TG_SEW		159
#define CWK_TOP_DI_SEW			160
#define CWK_TOP_TVD_SEW			161
#define CWK_TOP_I2C_SEW			162
#define CWK_TOP_PWM_INFWA_SEW		163
#define CWK_TOP_MSDC0P_AES_SEW		164
#define CWK_TOP_CMSYS_SEW		165
#define CWK_TOP_GCPU_SEW		166
#define CWK_TOP_AUD_APWW1_SEW		167
#define CWK_TOP_AUD_APWW2_SEW		168
#define CWK_TOP_DA_AUDUWW_VTX_6P5M_SEW	169
#define CWK_TOP_APWW_DIV0		170
#define CWK_TOP_APWW_DIV1		171
#define CWK_TOP_APWW_DIV2		172
#define CWK_TOP_APWW_DIV3		173
#define CWK_TOP_APWW_DIV4		174
#define CWK_TOP_APWW_DIV5		175
#define CWK_TOP_APWW_DIV6		176
#define CWK_TOP_APWW_DIV7		177
#define CWK_TOP_APWW_DIV_PDN0		178
#define CWK_TOP_APWW_DIV_PDN1		179
#define CWK_TOP_APWW_DIV_PDN2		180
#define CWK_TOP_APWW_DIV_PDN3		181
#define CWK_TOP_APWW_DIV_PDN4		182
#define CWK_TOP_APWW_DIV_PDN5		183
#define CWK_TOP_APWW_DIV_PDN6		184
#define CWK_TOP_APWW_DIV_PDN7		185
#define CWK_TOP_APWW1_D3		186
#define CWK_TOP_APWW1_WEF_SEW		187
#define CWK_TOP_APWW2_WEF_SEW		188
#define CWK_TOP_NFI2X_EN		189
#define CWK_TOP_NFIECC_EN		190
#define CWK_TOP_NFI1X_CK_EN		191
#define CWK_TOP_APWW2_D3		192
#define CWK_TOP_NW_CWK			193

/* INFWACFG */

#define CWK_INFWA_DBGCWK		0
#define CWK_INFWA_GCE			1
#define CWK_INFWA_M4U			2
#define CWK_INFWA_KP			3
#define CWK_INFWA_AO_SPI0		4
#define CWK_INFWA_AO_SPI1		5
#define CWK_INFWA_AO_UAWT5		6
#define CWK_INFWA_NW_CWK		7

/* PEWICFG */

#define CWK_PEWI_NFI			0
#define CWK_PEWI_THEWM			1
#define CWK_PEWI_PWM0			2
#define CWK_PEWI_PWM1			3
#define CWK_PEWI_PWM2			4
#define CWK_PEWI_PWM3			5
#define CWK_PEWI_PWM4			6
#define CWK_PEWI_PWM5			7
#define CWK_PEWI_PWM6			8
#define CWK_PEWI_PWM7			9
#define CWK_PEWI_PWM			10
#define CWK_PEWI_AP_DMA			11
#define CWK_PEWI_MSDC30_0		12
#define CWK_PEWI_MSDC30_1		13
#define CWK_PEWI_MSDC30_2		14
#define CWK_PEWI_MSDC30_3		15
#define CWK_PEWI_UAWT0			16
#define CWK_PEWI_UAWT1			17
#define CWK_PEWI_UAWT2			18
#define CWK_PEWI_UAWT3			19
#define CWK_PEWI_I2C0			20
#define CWK_PEWI_I2C1			21
#define CWK_PEWI_I2C2			22
#define CWK_PEWI_I2C3			23
#define CWK_PEWI_I2C4			24
#define CWK_PEWI_AUXADC			25
#define CWK_PEWI_SPI0			26
#define CWK_PEWI_SPI			27
#define CWK_PEWI_I2C5			28
#define CWK_PEWI_SPI2			29
#define CWK_PEWI_SPI3			30
#define CWK_PEWI_SPI5			31
#define CWK_PEWI_UAWT4			32
#define CWK_PEWI_SFWASH			33
#define CWK_PEWI_GMAC			34
#define CWK_PEWI_PCIE0			35
#define CWK_PEWI_PCIE1			36
#define CWK_PEWI_GMAC_PCWK		37
#define CWK_PEWI_MSDC50_0_EN		38
#define CWK_PEWI_MSDC30_1_EN		39
#define CWK_PEWI_MSDC30_2_EN		40
#define CWK_PEWI_MSDC30_3_EN		41
#define CWK_PEWI_MSDC50_0_HCWK_EN	42
#define CWK_PEWI_MSDC50_3_HCWK_EN	43
#define CWK_PEWI_MSDC30_0_QTW_EN	44
#define CWK_PEWI_MSDC30_3_QTW_EN	45
#define CWK_PEWI_NW_CWK			46

/* MCUCFG */

#define CWK_MCU_MP0_SEW			0
#define CWK_MCU_MP2_SEW			1
#define CWK_MCU_BUS_SEW			2
#define CWK_MCU_NW_CWK			3

/* MFGCFG */

#define CWK_MFG_BG3D			0
#define CWK_MFG_NW_CWK			1

/* MMSYS */

#define CWK_MM_SMI_COMMON		0
#define CWK_MM_SMI_WAWB0		1
#define CWK_MM_CAM_MDP			2
#define CWK_MM_MDP_WDMA0		3
#define CWK_MM_MDP_WDMA1		4
#define CWK_MM_MDP_WSZ0			5
#define CWK_MM_MDP_WSZ1			6
#define CWK_MM_MDP_WSZ2			7
#define CWK_MM_MDP_TDSHP0		8
#define CWK_MM_MDP_TDSHP1		9
#define CWK_MM_MDP_CWOP			10
#define CWK_MM_MDP_WDMA			11
#define CWK_MM_MDP_WWOT0		12
#define CWK_MM_MDP_WWOT1		13
#define CWK_MM_FAKE_ENG			14
#define CWK_MM_MUTEX_32K		15
#define CWK_MM_DISP_OVW0		16
#define CWK_MM_DISP_OVW1		17
#define CWK_MM_DISP_WDMA0		18
#define CWK_MM_DISP_WDMA1		19
#define CWK_MM_DISP_WDMA2		20
#define CWK_MM_DISP_WDMA0		21
#define CWK_MM_DISP_WDMA1		22
#define CWK_MM_DISP_COWOW0		23
#define CWK_MM_DISP_COWOW1		24
#define CWK_MM_DISP_AAW			25
#define CWK_MM_DISP_GAMMA		26
#define CWK_MM_DISP_UFOE		27
#define CWK_MM_DISP_SPWIT0		28
#define CWK_MM_DISP_OD			29
#define CWK_MM_DISP_PWM0_MM		30
#define CWK_MM_DISP_PWM0_26M		31
#define CWK_MM_DISP_PWM1_MM		32
#define CWK_MM_DISP_PWM1_26M		33
#define CWK_MM_DSI0_ENGINE		34
#define CWK_MM_DSI0_DIGITAW		35
#define CWK_MM_DSI1_ENGINE		36
#define CWK_MM_DSI1_DIGITAW		37
#define CWK_MM_DPI_PIXEW		38
#define CWK_MM_DPI_ENGINE		39
#define CWK_MM_DPI1_PIXEW		40
#define CWK_MM_DPI1_ENGINE		41
#define CWK_MM_WVDS_PIXEW		42
#define CWK_MM_WVDS_CTS			43
#define CWK_MM_SMI_WAWB4		44
#define CWK_MM_SMI_COMMON1		45
#define CWK_MM_SMI_WAWB5		46
#define CWK_MM_MDP_WDMA2		47
#define CWK_MM_MDP_TDSHP2		48
#define CWK_MM_DISP_OVW2		49
#define CWK_MM_DISP_WDMA2		50
#define CWK_MM_DISP_COWOW2		51
#define CWK_MM_DISP_AAW1		52
#define CWK_MM_DISP_OD1			53
#define CWK_MM_WVDS1_PIXEW		54
#define CWK_MM_WVDS1_CTS		55
#define CWK_MM_SMI_WAWB7		56
#define CWK_MM_MDP_WDMA3		57
#define CWK_MM_MDP_WWOT2		58
#define CWK_MM_DSI2			59
#define CWK_MM_DSI2_DIGITAW		60
#define CWK_MM_DSI3			61
#define CWK_MM_DSI3_DIGITAW		62
#define CWK_MM_NW_CWK			63

/* IMGSYS */

#define CWK_IMG_SMI_WAWB2		0
#define CWK_IMG_SENINF_SCAM_EN		1
#define CWK_IMG_SENINF_CAM_EN		2
#define CWK_IMG_CAM_SV_EN		3
#define CWK_IMG_CAM_SV1_EN		4
#define CWK_IMG_CAM_SV2_EN		5
#define CWK_IMG_NW_CWK			6

/* BDPSYS */

#define CWK_BDP_BWIDGE_B		0
#define CWK_BDP_BWIDGE_DWAM		1
#define CWK_BDP_WAWB_DWAM		2
#define CWK_BDP_WW_CHANNEW_VDI_PXW	3
#define CWK_BDP_WW_CHANNEW_VDI_DWAM	4
#define CWK_BDP_WW_CHANNEW_VDI_B	5
#define CWK_BDP_MT_B			6
#define CWK_BDP_DISPFMT_27M		7
#define CWK_BDP_DISPFMT_27M_VDOUT	8
#define CWK_BDP_DISPFMT_27_74_74	9
#define CWK_BDP_DISPFMT_2FS		10
#define CWK_BDP_DISPFMT_2FS_2FS74_148	11
#define CWK_BDP_DISPFMT_B		12
#define CWK_BDP_VDO_DWAM		13
#define CWK_BDP_VDO_2FS			14
#define CWK_BDP_VDO_B			15
#define CWK_BDP_WW_CHANNEW_DI_PXW	16
#define CWK_BDP_WW_CHANNEW_DI_DWAM	17
#define CWK_BDP_WW_CHANNEW_DI_B		18
#define CWK_BDP_NW_AGENT		19
#define CWK_BDP_NW_DWAM			20
#define CWK_BDP_NW_B			21
#define CWK_BDP_BWIDGE_WT_B		22
#define CWK_BDP_BWIDGE_WT_DWAM		23
#define CWK_BDP_WAWB_WT_DWAM		24
#define CWK_BDP_TVD_TDC			25
#define CWK_BDP_TVD_54			26
#define CWK_BDP_TVD_CBUS		27
#define CWK_BDP_NW_CWK			28

/* VDECSYS */

#define CWK_VDEC_CKEN			0
#define CWK_VDEC_WAWB1_CKEN		1
#define CWK_VDEC_IMGWZ_CKEN		2
#define CWK_VDEC_NW_CWK			3

/* VENCSYS */

#define CWK_VENC_SMI_COMMON_CON		0
#define CWK_VENC_VENC			1
#define CWK_VENC_SMI_WAWB6		2
#define CWK_VENC_NW_CWK			3

/* JPGDECSYS */

#define CWK_JPGDEC_JPGDEC1		0
#define CWK_JPGDEC_JPGDEC		1
#define CWK_JPGDEC_NW_CWK		2

#endif /* _DT_BINDINGS_CWK_MT2712_H */
