Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bf690eb3491c498ebdd8857d92c5db21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_behav xil_defaultlib.comparator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 14 for port 'cnt1' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'up' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:70]
WARNING: [VRFC 10-5021] port 'cnt2' is not connected on this instance [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:52]
WARNING: [VRFC 10-3705] select index 15 into 'DATA2' is out of bounds [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Rom_16x8
Compiling module xil_defaultlib.fsm_template
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.cntr_udclr_nb(n=4)
Compiling module xil_defaultlib.rca_nb(n=13)
Compiling module xil_defaultlib.RAM_Accumulator
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_behav
