{
    "rules": {
        "['C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\lstm_new.cpp.0.bc', 'C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\lstm_new.cpp.0.bc.d']": {
            "command": [
                "d:\\xilinx\\vitis\\2024.2\\vcxx\\/libexec/clang.exe",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\lstm_new.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=d:\\xilinx\\vitis\\2024.2\\vcxx\\data\\autopilot",
                "-vitis-hls=D:\\xilinx\\Vitis\\2024.2",
                "--sysroot=D:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=top=lstm_function",
                "lstm_new.cpp",
                "-o",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\lstm_new.cpp.0.bc"
            ],
            "exectime": 13.865187168121338,
            "cwd": "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component"
        },
        "['C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\updated_weights.cpp.0.bc', 'C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\updated_weights.cpp.0.bc.d']": {
            "command": [
                "d:\\xilinx\\vitis\\2024.2\\vcxx\\/libexec/clang.exe",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\updated_weights.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=d:\\xilinx\\vitis\\2024.2\\vcxx\\data\\autopilot",
                "-vitis-hls=D:\\xilinx\\Vitis\\2024.2",
                "--sysroot=D:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=top=lstm_function",
                "updated_weights.cpp",
                "-o",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\updated_weights.cpp.0.bc"
            ],
            "exectime": 15.044202327728271,
            "cwd": "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component"
        },
        "['C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\lstm_tb.cpp.0.o', 'C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\lstm_tb.cpp.0.o.d']": {
            "command": [
                "d:\\xilinx\\vitis\\2024.2\\vcxx\\/libexec/clang.exe",
                "-c",
                "-MD",
                "-MF",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\lstm_tb.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=d:\\xilinx\\vitis\\2024.2\\vcxx\\data\\include",
                "-vitis-hls=D:\\xilinx\\Vitis\\2024.2",
                "--sysroot=D:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=top=lstm_function",
                "C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp",
                "-o",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\lstm_tb.cpp.0.o"
            ],
            "exectime": 5.863880395889282,
            "cwd": "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component"
        },
        "['C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\lstm_new.cpp.0.o', 'C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\lstm_new.cpp.0.o.d']": {
            "command": [
                "d:\\xilinx\\vitis\\2024.2\\vcxx\\/libexec/clang.exe",
                "-c",
                "-MD",
                "-MF",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\lstm_new.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=d:\\xilinx\\vitis\\2024.2\\vcxx\\data\\include",
                "-vitis-hls=D:\\xilinx\\Vitis\\2024.2",
                "--sysroot=D:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=top=lstm_function",
                "lstm_new.cpp",
                "-o",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\lstm_new.cpp.0.o"
            ],
            "exectime": 3.5426580905914307,
            "cwd": "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component"
        },
        "['C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\updated_weights.cpp.0.o', 'C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\updated_weights.cpp.0.o.d']": {
            "command": [
                "d:\\xilinx\\vitis\\2024.2\\vcxx\\/libexec/clang.exe",
                "-c",
                "-MD",
                "-MF",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\updated_weights.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=d:\\xilinx\\vitis\\2024.2\\vcxx\\data\\include",
                "-vitis-hls=D:\\xilinx\\Vitis\\2024.2",
                "--sysroot=D:\\xilinx\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=top=lstm_function",
                "updated_weights.cpp",
                "-o",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\updated_weights.cpp.0.o"
            ],
            "exectime": 12.68384075164795,
            "cwd": "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component"
        },
        "['C:\\\\Users\\\\Abbas_Sheik\\\\Desktop\\\\LSTM_FPGA\\\\new_hls_component\\\\new_hls_component\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\syn_srcs.bc']": {
            "command": [
                "d:\\xilinx\\vitis\\2024.2\\vcxx\\/libexec/llvm-link.exe",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\lstm_new.cpp.0.bc",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\updated_weights.cpp.0.bc",
                "-o",
                "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component\\new_hls_component\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.bc"
            ],
            "exectime": 2.365164279937744,
            "cwd": "C:\\Users\\Abbas_Sheik\\Desktop\\LSTM_FPGA\\new_hls_component"
        }
    }
}