<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>DAC JESD204B/C Transport Peripheral &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../../_static/style.min.css?v=990931db" />
    <link rel="stylesheet" type="text/css" href="../../../_static/custom.css" />
    <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js?v=b3ba4146"></script>
    <script src="../../../_static/doctools.js?v=888ff710"></script>
    <script src="../../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    <script defer="" src="../../../_static/app.umd.js?v=c93eadd1"></script>
    <script async="async" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <link rel="icon" href="../../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="SPI Engine" href="../../spi_engine/index.html" />
    <link rel="prev" title="ADC JESD204B/C Transport Peripheral" href="../ad_ip_jesd204_tpl_adc/index.html" />
   
  
  <meta name="global_root" content="../../../../">
  <meta name="repo" content="hdl">
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <div class="banner"></div>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button value="search" class="icon"></button>
      <span id="search-progress"></span>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../../../documentation/index.html">System Level</a>
  <a href="../../../index.html" class="current">HDL</a>
  <a href="../../../../testbenches/index.html">HDL Testbenches</a>
  <a href="../../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../../libiio/index.html">libiio</a>
  <a href="../../../../no-OS/index.html">no-OS</a>
  <a href="../../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../../PrecisionToolbox/index.html">Precision Toolbox</a>
  <a href="../../../../scopy/index.html">Scopy</a>
  <a href="../../../../doctools/index.html">Doctools</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header">On this page</div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">DAC JESD204B/C Transport Peripheral</a><ul>
<li><a class="reference internal" href="#features">Features</a></li>
<li><a class="reference internal" href="#files">Files</a></li>
<li><a class="reference internal" href="#block-diagram">Block Diagram</a></li>
<li><a class="reference internal" href="#synthesis-configuration-parameters">Synthesis Configuration Parameters</a></li>
<li><a class="reference internal" href="#signal-and-interface-pins">Signal and Interface Pins</a></li>
<li><a class="reference internal" href="#register-map">Register Map</a></li>
<li><a class="reference internal" href="#theory-of-operation">Theory of Operation</a><ul>
<li><a class="reference internal" href="#data-paths">Data paths</a></li>
<li><a class="reference internal" href="#interfaces-and-signals">Interfaces and Signals</a><ul>
<li><a class="reference internal" href="#application-layer-interface">Application layer interface</a></li>
<li><a class="reference internal" href="#link-layer-interface">Link layer interface</a></li>
<li><a class="reference internal" href="#clock-monitor">Clock Monitor</a></li>
<li><a class="reference internal" href="#external-synchronization">External synchronization</a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#restrictions">Restrictions</a></li>
<li><a class="reference internal" href="#software-support">Software Support</a></li>
<li><a class="reference internal" href="#supported-devices">Supported Devices</a><ul>
<li><a class="reference internal" href="#jesd204b-digital-to-analog-converters">JESD204B Digital-to-Analog Converters</a></li>
<li><a class="reference internal" href="#jesd204b-rf-transceivers">JESD204B RF Transceivers</a></li>
<li><a class="reference internal" href="#jesd204b-c-mixed-signal-front-ends">JESD204B/C Mixed-Signal Front Ends</a></li>
</ul>
</li>
<li><a class="reference internal" href="#more-information">More Information</a></li>
<li><a class="reference internal" href="#technical-support">Technical Support</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../../index.html">
      <img class="only-light" src="../../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../../../documentation/index.html">System Level</a>
  <a href="../../../index.html" class="current">HDL</a>
  <a href="../../../../testbenches/index.html">HDL Testbenches</a>
  <a href="../../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../../libiio/index.html">libiio</a>
  <a href="../../../../no-OS/index.html">no-OS</a>
  <a href="../../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../../PrecisionToolbox/index.html">Precision Toolbox</a>
  <a href="../../../../scopy/index.html">Scopy</a>
  <a href="../../../../doctools/index.html">Doctools</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../../user_guide/index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1"/><div class="collapse"><a class="reference internal" href="../../../user_guide/ip_cores/index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../user_guide/ip_cores/creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../user_guide/ip_cores/use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../user_guide/ip_cores/interfaces.html">Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../user_guide/ip_cores/axi_adc/index.html">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../user_guide/ip_cores/axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/contributing.html">Contributing to HDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2" checked=""/><div class="collapse"><a class="reference internal" href="../../index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../../i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">DAC JESD204B/C Transport Peripheral</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../../spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad3552r/index.html">AXI AD3552R</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad408x/index.html">AXI AD408x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad485x/index.html">AXI AD485x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad9671/index.html">AXI AD9671</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_adaq8092/index.html">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_dmac/index.html">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_adxcvr/index.html">AXI ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../corundum/index.html">Corundum</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../../xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3"/><div class="collapse"><a class="reference internal" href="../../../projects/index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad_gmsl2eth_sl/index.html">AD-GMSL2ETH-SL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad3552r_evb/index.html">AD3552R-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad408x_fmc_evb/index.html">AD408X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4110/index.html">AD4110-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad411x_ad717x/index.html">AD411x-AD717x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4170_asdz/index.html">AD4170-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4630_fmc/index.html">AD4630-FMC/AD4030-FMC/ADAQ4224-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad469x_fmc/index.html">AD469X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad485x_fmcz/index.html">AD485X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad57xx_ardz/index.html">AD57XX-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad5758_sdz/index.html">AD5758-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7124_asdz/index.html">AD7124-4-ASDZ/AD7124-8-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad777x_ardz/index.html">AD777X-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9081_fmca_ebz/index.html">AD9081/AD9082/AD9986/AD9988</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9265_fmc/index.html">AD9265-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9213_evb/index.html">AD9213-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9467_fmc/index.html">AD9467-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9739a_fmc/index.html">AD9739A-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adaq8092_fmc/index.html">ADAQ8092-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv904x/index.html">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adv7511/index.html">ADV7511</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0506/index.html">CN0506</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0577/index.html">CN0577</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0579/index.html">CN0579</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/max96724/index.html">MAX96724</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/pulsar_lvds/index.html">PULSAR-LVDS</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body" role="main">
            
  <section id="dac-jesd204b-c-transport-peripheral">
<span id="ad-ip-jesd204-tpl-dac"></span><h1>DAC JESD204B/C Transport Peripheral<a class="headerlink" href="#dac-jesd204b-c-transport-peripheral" title="Permalink to this heading">#</a></h1>
<div><section id="hdl-component-diagram">
<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 522.0 282" width="522.0" height="282"><style>
                a {
                    text-decoration: none;
                }
                </style><defs><linearGradient id="ip_background" x1="0" x2="1" y1="0" y2="1"><stop offset="0%" stop-color="#c4e5ff"/><stop offset="100%" stop-color="#ebf6ff"/></linearGradient></defs><rect x="18" y="18" width="486.0" height="228" rx="18" fill="url(#ip_background)"/><a href="#bus-interface-s_axi"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="54">s_axi</text></a><g transform="translate(18,46.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axi_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="78">s_axi_aclk</text></a><g transform="translate(18,70.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axi_aresetn"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="102">s_axi_aresetn</text></a><g transform="translate(18,94.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="126">link_clk</text></a><g transform="translate(18,118.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="150">dac_ddata</text></a><g transform="translate(18,142.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="174">dac_dunf</text></a><g transform="translate(18,166.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="198">dac_sync_in</text></a><g transform="translate(18,190.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="222">dac_sync_manual_req_in</text></a><g transform="translate(18,214.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#bus-interface-link"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="486.0" y="54">link</text></a><g transform="translate(504.0,46.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="486.0" y="78">enable</text></a><g transform="translate(504.0,70.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="486.0" y="102">dac_valid</text></a><g transform="translate(504.0,94.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="486.0" y="126">dac_rst</text></a><g transform="translate(504.0,118.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="486.0" y="150">dac_sync_manual_req_out</text></a><g transform="translate(504.0,142.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><rect x="18" y="18" width="486.0" height="228" rx="18" fill="none" stroke="#0067b9" stroke-width="3"/><text style="font: 16px sans-serif" fill="#0067b9" text-anchor="middle" dominant-baseline="middle" x="261.0" y="266">ad_ip_jesd204_tpl_dac</text></svg></section>
</div><p>The DAC JESD204B/C Transport Peripheral (AD-IP-JESD204-TRANSPORT-DAC) implements
the transport level handling of a JESD204B/C transmitter device. It is
compatible with a
<a class="reference internal" href="#ad-ip-jesd204-tpl-dac-supported-devices"><span class="std std-ref">wide range of Analog Devices high-speed digital-to-analog converters</span></a>.</p>
<p>The core handles the JESD204B/C framing of the user-provided payload data. In
addition, it is capable of generating standard and user-defined test-pattern
data for interface verification. It also features a per-channel dual-tone DDS
that can be used to dynamically generate test-tones.</p>
<p>The peripheral can be configured at runtime through a AXI4-Lite memory mapped
register map.</p>
<section id="features">
<h2>Features<a class="headerlink" href="#features" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p>ADI high-speed DAC compatible JESD204B/C data framing;</p></li>
<li><p>Test-pattern generator for interface verification;</p></li>
<li><p>Per-channel dual-tone DDS (optional);</p></li>
<li><p>Runtime reconfigurability through memory-mapped register interface
(AXI4-Lite).</p></li>
</ul>
</section>
<section id="files">
<h2>Files<a class="headerlink" href="#files" title="Permalink to this heading">#</a></h2>
<p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v">ad_ip_jesd204_tpl_dac.v</a></p>
</section>
<section id="block-diagram">
<h2>Block Diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading">#</a></h2>
<img alt="../../../_images/ad_ip_jesd204_transport_dac.svg" class="align-center" src="../../../_images/ad_ip_jesd204_transport_dac.svg" /></section>
<section id="synthesis-configuration-parameters">
<h2>Synthesis Configuration Parameters<a class="headerlink" href="#synthesis-configuration-parameters" title="Permalink to this heading">#</a></h2>
<div><section id="hdl-parameters">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Choices/Range</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td class="description"><section>
<p>Instance identification number.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">FPGA_TECHNOLOGY</span></code></td>
<td class="description"><p>Fpga Technology.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), 7series (1), ultrascale (2), ultrascale+ (3), versal (4)</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">FPGA_FAMILY</span></code></td>
<td class="description"><p>Fpga Family.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), artix (1), kintex (2), virtex (3), zynq (4), versalprime (5), versalaicore (6), versalpremium (7)</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">SPEED_GRADE</span></code></td>
<td class="description"><p>Speed Grade.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), -1 (10), -1L (11), -1H (12), -1HV (13), -1LV (14), -2 (20), -2L (21), -2LV (22), -2MP (23), -2LVC (24), -2LVI (25), -3 (30)</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DEV_PACKAGE</span></code></td>
<td class="description"><p>Dev Package.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), rf (1), fl (2), ff (3), fb (4), hc (5), fh (6), cs (7), cp (8), ft (9), fg (10), sb (11), rb (12), rs (13), cl (14), sf (15), ba (16), fa (17), fs (18), fi (19), vs (20), ls (21)</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">NUM_LANES</span></code></td>
<td class="description"><section>
<p>Number of lanes supported by the peripheral. Equivalent to JESD204 <code class="docutils literal notranslate"><span class="pre">L</span></code> parameter.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">4</span></code></td>
<td class="range"><p>1, 2, 3, 4, 6, 8, 12, 16, 24, 32</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">NUM_CHANNELS</span></code></td>
<td class="description"><section>
<p>Number of converters supported by the peripheral. - Equivalent to JESD204 <code class="docutils literal notranslate"><span class="pre">M</span></code> parameter.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">2</span></code></td>
<td class="range"><p>1, 2, 4, 6, 8, 16, 32, 64</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">SAMPLES_PER_FRAME</span></code></td>
<td class="description"><section>
<p>Number of samples per frame. Equivalent to JESD204 <code class="docutils literal notranslate"><span class="pre">S</span></code> parameter.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">1</span></code></td>
<td class="range"><p>1, 2, 3, 4, 6, 8, 12, 16</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">CONVERTER_RESOLUTION</span></code></td>
<td class="description"><section>
<p>Resolution of the converter. Equivalent to JESD204 <code class="docutils literal notranslate"><span class="pre">N</span></code> parameter.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">16</span></code></td>
<td class="range"><p>8, 11, 12, 16</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">BITS_PER_SAMPLE</span></code></td>
<td class="description"><section>
<p>Number of bits per sample. Equivalent to JESD204 <code class="docutils literal notranslate"><span class="pre">NP</span></code> parameter.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">16</span></code></td>
<td class="range"><p>8, 12, 16</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_BITS_PER_SAMPLE</span></code></td>
<td class="description"><p>DMA Bits per Sample.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">16</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">PADDING_TO_MSB_LSB_N</span></code></td>
<td class="description"><p>Padding To Msb Lsb N.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">OCTETS_PER_BEAT</span></code></td>
<td class="description"><section>
<p>Number of bytes per beat for each link.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">4</span></code></td>
<td class="range"><p>4, 6, 8, 12, 16, 32, 64</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DDS_TYPE</span></code></td>
<td class="description"><section>
<p>DDS Type. Set 1 for CORDIC or 2 for Polynomial</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">1</span></code></td>
<td class="range"><p>Polynominal (0), CORDIC (1)</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DDS_CORDIC_DW</span></code></td>
<td class="description"><section>
<p>CORDIC DDS Data Width.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">16</span></code></td>
<td class="range"><p>From 8 to 20.</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DDS_CORDIC_PHASE_DW</span></code></td>
<td class="description"><section>
<p>CORDIC DDS Phase Width.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">16</span></code></td>
<td class="range"><p>From 8 to 20.</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DDS_PHASE_DW</span></code></td>
<td class="description"><p>DDS Phase Width.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">16</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DATAPATH_DISABLE</span></code></td>
<td class="description"><section>
<p>Disable instantiation of DDS core.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">IQCORRECTION_DISABLE</span></code></td>
<td class="description"><p>Disable IQ Correction.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">1</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span></code></td>
<td class="description"><p>Enable external SYNC.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">XBAR_ENABLE</span></code></td>
<td class="description"><p>Enable user data XBAR.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
</tbody>
</table>
</div>
</section>
</div></section>
<section id="signal-and-interface-pins">
<h2>Signal and Interface Pins<a class="headerlink" href="#signal-and-interface-pins" title="Permalink to this heading">#</a></h2>
<div><section id="bus-interface-s_axi">
<div class="collapsible docutils container">
<input class="collapsible_input" id="07785c846e4de25ae5b2989bd6df5467bc39c8bb" name="07785c846e4de25ae5b2989bd6df5467bc39c8bb" type="checkbox"></input><label for="07785c846e4de25ae5b2989bd6df5467bc39c8bb"><div><p>s_axi</p>
<section>
<p>Memory mapped AXI-lite bus that provides access to modules register map.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awaddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWADDR</span></code></td>
<td><p>in [12:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWPROT</span></code></td>
<td><p>in [2:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WDATA</span></code></td>
<td><p>in [31:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wstrb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WSTRB</span></code></td>
<td><p>in [3:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BRESP</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BVALID</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BREADY</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_araddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARADDR</span></code></td>
<td><p>in [12:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARPROT</span></code></td>
<td><p>in [2:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RDATA</span></code></td>
<td><p>out [31:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RRESP</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RVALID</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RREADY</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axi_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="7a43f76a172a3c8ecb39f56a3cf5f692b5b2dbe9" name="7a43f76a172a3c8ecb39f56a3cf5f692b5b2dbe9" type="checkbox"></input><label for="7a43f76a172a3c8ecb39f56a3cf5f692b5b2dbe9"><div><p>s_axi_aclk</p>
<section>
<p>All <code class="docutils literal notranslate"><span class="pre">S_AXI</span></code> signals and <code class="docutils literal notranslate"><span class="pre">irq</span></code> are synchronous to this clock.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axi_aresetn">
<div class="collapsible docutils container">
<input class="collapsible_input" id="b56c599aa83638733dbd7d77c28783142701d87e" name="b56c599aa83638733dbd7d77c28783142701d87e" type="checkbox"></input><label for="b56c599aa83638733dbd7d77c28783142701d87e"><div><p>s_axi_aresetn</p>
<section>
<p>Resets the internal state of the peripheral.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_aresetn</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RST</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-link">
<div class="collapsible docutils container">
<input class="collapsible_input" id="58a547ab069841f3906e2f4d08d825fff1f73586" name="58a547ab069841f3906e2f4d08d825fff1f73586" type="checkbox"></input><label for="58a547ab069841f3906e2f4d08d825fff1f73586"><div><p>link</p>
<section>
<p>link_data: Framed transmit data towards link layer.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">link_ready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TREADY</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">link_valid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TVALID</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">link_data</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TDATA</span></code></td>
<td><p>out [127:0]</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="ports">
<div class="collapsible docutils container">
<input class="collapsible_input" id="80df6dbb96b14c03df4c79a1ba962a13fee646c9" name="80df6dbb96b14c03df4c79a1ba962a13fee646c9" type="checkbox"></input><label for="80df6dbb96b14c03df4c79a1ba962a13fee646c9"><p>Ports</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">link_clk</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
<td class="description"><section>
<p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/jesd204_glossary#clocks">Device clock</a> for the JESD204B/C interface. Must be line clock/40 for 204B correct operation. Must be line clock/66 for correct 204C operation. Bus <code class="docutils literal notranslate"><span class="pre">link</span></code> is synchronous to this clock domain.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">enable</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Request signal for each channel.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">dac_valid</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Qualifier signal for each channel. Always 1.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">dac_ddata</span></code></td>
<td><p>in [127:0]</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Raw application layer data, every channel concatenated.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">dac_dunf</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Application layer underflow.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">dac_rst</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">dac_sync_in</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span> <span class="pre">==</span> <span class="pre">1</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">dac_sync_manual_req_out</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span> <span class="pre">==</span> <span class="pre">1</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">dac_sync_manual_req_in</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span> <span class="pre">==</span> <span class="pre">1</span></code></td>
<td class="description"><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</div></section>
<section id="register-map">
<h2>Register Map<a class="headerlink" href="#register-map" title="Permalink to this heading">#</a></h2>
<div><section id="hdl-regmap">
<section id="hdl-regmap-COMMON">
<div class="collapsible docutils container">
<input class="collapsible_input" id="d7c6517c369404a97b27fd3e5b1a469dc88d1687" name="d7c6517c369404a97b27fd3e5b1a469dc88d1687" type="checkbox"></input><label for="d7c6517c369404a97b27fd3e5b1a469dc88d1687"><p>Base (common to all cores) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">VERSION</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VERSION</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Version number. Unique to all cores.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Instance identifier number.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x8</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Scratch register.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x3</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CONFIG</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCORRECTION_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the IQ Correction module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILTER_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the DC Filter module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DATAFORMAT_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the Data Format module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USERPORTS_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the logic related to the User Data Format (e.g. decimation) was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MODE_1R1T</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the core was implemented in 1 channel mode. (e.g. refer to AD9361 data sheet)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[5:5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_CONTROL_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the delay control is disabled for this IP. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[6:6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the DDS is disabled for this IP. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:7]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CMOS_OR_LVDS_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>CMOS or LVDS mode is used for the interface. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_RECEIVER_ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates the PPS receiver is enabled. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[9:9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCALECORRECTION_ONLY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the IQ Correction module implements only scale correction.
IQ correction must be enabled. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12:12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set the transport layer cores (ADC/DAC) have implemented the support for external synchronization signal.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[13:13]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RD_RAW_DATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, the ADC has the capability to read raw data in register CHAN_RAW_DATA from adc_channel.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PPS_IRQ_MASK</span></code></td>
<td class="description bold"><section>
<p>PPS Interrupt mask</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_IRQ_MASK</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="description"><section>
<p>Mask bit for the 1PPS receiver interrupt</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x7</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">FPGA_INFO</span></code></td>
<td class="description bold"><section>
<p>FPGA device information
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/scripts/adi_intel_device_info_enc.tcl">library/scripts/adi_intel_device_info_enc.tcl</a> (Intel encoded values)
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/scripts/adi_xilinx_device_info_enc.tcl">library/scripts/adi_xilinx_device_info_enc.tcl</a> (Xilinx encoded values)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_TECHNOLOGY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the technology/generation of the FPGA device (arria 10/7series)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_FAMILY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the family variant of the FPGA device(e.g., SX, GX, GT or zynq, kintex, virtex)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SPEED_GRADE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the FPGAs speed-grade</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DEV_PACKAGE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the device package. The package might affect high-speed interfaces</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-DAC_COMMON">
<div class="collapsible docutils container">
<input class="collapsible_input" id="ee92c39f58818bbf00d87f6cfc1fb1ee71657370" name="ee92c39f58818bbf00d87f6cfc1fb1ee71657370" type="checkbox"></input><label for="ee92c39f58818bbf00d87f6cfc1fb1ee71657370"><p>DAC Common (axi_ad) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x40</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">RSTN</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CE_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Clock enable, default is enabled(0x0). An inverse version of the signal is exported out of
the module to control clock enables</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MMCM_RSTN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>MMCM reset only (required for DRP access).
Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RSTN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x11</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x44</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL_1</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit synchronizes channels within a DAC, and across multiple instances.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_ARM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will arm the trigger mechanism sensitive to an external sync signal.
Once the external sync signal goes high it synchronizes channels within a DAC, and across multiple instances.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_DISARM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will disarm the trigger mechanism sensitive to an external sync signal.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MANUAL_SYNC_REQUEST</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will issue an external sync event if it is hooked up inside the fabric.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x12</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x48</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL_2</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SDR_DDR_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Interface type (1 represents SDR, 0 represents DDR)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:15]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_OP</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select data symbol format mode (0x1)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[14:14]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_8_16B</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select number of bits for symbol format mode (1 represents 8b, 0 represents 16b)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">NUM_LANES</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Number of active lanes (1 : CSSI 1-lane, LSSI 1-lane, 2 : LSSI 2-lane, 4 : CSSI 4-lane)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:7]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PAR_TYPE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select parity even (0x0) or odd (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[6:6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PAR_ENB</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select parity (0x1) or frame (0x0) mode.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[5:5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">R1_MODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select number of RF channels 1 (0x1) or 2 (0x0).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DATA_FORMAT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select data format 2s complement (0x0) or offset binary (0x1).
NOT-APPLICABLE if DAC_DP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">NA</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reserved</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x13</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">RATECNTRL</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RATE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The effective dac rate (the maximum possible rate is dependent on the interface clock).
The samples are generated at 1/RATE of the interface clock.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x14</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x50</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">FRAME</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FRAME</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>The use of frame is device specific. Usually setting this bit to 1 generates a FRAME (1
DCI clock period) pulse on the interface. This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x15</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x54</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">STATUS1</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_FREQ</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Interface clock frequency. This is relative to the processor clock and in many cases is
100MHz. The number is represented as unsigned 16.16 format. Assuming a 100MHz processor
clock the minimum is 1.523kHz and maximum is 6.554THz. The actual interface clock
is CLK_FREQ * CLK_RATIO (see below). Note that the actual sampling clock may not be
the same as the interface clock- software must consider device specific implementation
parameters to calculate the final sampling clock.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x16</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x58</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">STATUS2</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_RATIO</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Interface clock ratio - as a factor actual received clock. This is implementation specific
and depends on any serial to parallel conversion and interface type (ddr/sdr/qdr).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x17</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x5c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">STATUS3</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Interface status, if set indicates no errors. If not set, there
are errors, software may try resetting the cores.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x18</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x60</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DAC_CLKSEL</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_CLKSEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Allows changing of the clock polarity. Note: its default value is CLK_EDGE_SEL</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1a</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x68</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SYNC_STATUS</span></code></td>
<td class="description bold"><section>
<p>DAC Synchronization Status register</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_SYNC_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>DAC synchronization status. Will be set to 1 while waiting for the external synchronization signal
This bit has an effect only the EXT_SYNC synthesis parameter is set.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x70</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_CNTRL</span></code></td>
<td class="description bold"><section>
<p>DRP Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[28:28]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RWN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>DRP read (0x1) or write (0x0) select (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[27:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x000</span></code></td>
<td class="description"><section>
<p>DRP address, designs that contain more than one DRP accessible primitives
have selects based on the most significant bits (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Reserved for backwards compatibility</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1d</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x74</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_STATUS</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[17:17]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_LOCKED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set indicates the MMCM/PLL is locked</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set indicates busy (access pending). The read data may not be valid if
this bit is set (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Reserved for backwards compatibility</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1e</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x78</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_WDATA</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_WDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DRP write data (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x7c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_RDATA</span></code></td>
<td class="description bold"><section>
<p>DAC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DRP read data (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x20</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x80</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DAC_CUSTOM_RD</span></code></td>
<td class="description bold"><section>
<p>DAC Read Configuration Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_CUSTOM_RD</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Custom Read of the available registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x21</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x84</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DAC_CUSTOM_WR</span></code></td>
<td class="description bold"><section>
<p>DAC Write Configuration Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_CUSTOM_WR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Custom Write of the available registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x22</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x88</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">UI_STATUS</span></code></td>
<td class="description bold"><section>
<p>User Interface Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IF_BUSY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Interface busy. If set, indicates that the data interface is busy.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_OVF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>User Interface overflow. If set, indicates an overflow occurred during data transfer at
the user interface (FIFO interface). Software must write a 0x1 to clear this register
bit.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_UNF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>User Interface underflow. If set, indicates an underflow occurred during data transfer at
the user interface (FIFO interface). Software must write a 0x1 to clear this register
bit.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x23</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x8c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DAC_CUSTOM_CTRL</span></code></td>
<td class="description bold"><section>
<p>DAC Control Configuration Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_CUSTOM_CTRL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Custom Control of the available registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x28</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xa0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">USR_CNTRL_1</span></code></td>
<td class="description bold"><section>
<p>DAC User Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_CHANMAX</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>This indicates the maximum number of inputs for the channel data multiplexers. User may add
different processing modules as inputs to the dac.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2e</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xb8</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DAC_GPIO_IN</span></code></td>
<td class="description bold"><section>
<p>DAC GPIO inputs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_GPIO_IN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This reads auxiliary GPI pins of the DAC core</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xbc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DAC_GPIO_OUT</span></code></td>
<td class="description bold"><section>
<p>DAC GPIO outputs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_GPIO_OUT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This controls auxiliary GPO pins of the DAC core
NOT-APPLICABLE if GPIO_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-JESD_TPL">
<div class="collapsible docutils container">
<input class="collapsible_input" id="ed2afc2b2b6a9473c2e7578ae1dd09ffdcebbfba" name="ed2afc2b2b6a9473c2e7578ae1dd09ffdcebbfba" type="checkbox"></input><label for="ed2afc2b2b6a9473c2e7578ae1dd09ffdcebbfba"><p>JESD TPL (up_tpl_common) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x80</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x200</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_CNTRL</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL Control</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PROFILE_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Selects one of the available deframer/framers from the transport layer.
Valid only if <code class="docutils literal notranslate"><span class="pre">PROFILE_NUM</span></code> &gt; 1.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x81</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x204</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_STATUS</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PROFILE_NUM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Number of supported framer/deframer profiles.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x90</span> <span class="pre">+</span> <span class="pre">0x2*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x240</span> <span class="pre">+</span> <span class="pre">0x8*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_DESCRIPTORn_1</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL descriptor for profile n
Where n is from 0 to 2.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_F</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Octets per Frame per Lane.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_S</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Samples per Converter per Frame.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_L</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Lane Count.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_M</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Converter Count.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x91</span> <span class="pre">+</span> <span class="pre">0x2*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x244</span> <span class="pre">+</span> <span class="pre">0x8*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_DESCRIPTORn_2</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL descriptor for profile n
Where n is from 0 to 2.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Converter Resolution.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_NP</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Total Number of Bits per Sample.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-DAC_CHANNEL">
<div class="collapsible docutils container">
<input class="collapsible_input" id="988df3881dd6e54e1dc4feb84da7d989941d5164" name="988df3881dd6e54e1dc4feb84da7d989941d5164" type="checkbox"></input><label for="988df3881dd6e54e1dc4feb84da7d989941d5164"><p>DAC Channel (axi_ad*) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x100</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x400</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_1</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[21:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_PHASE_DW</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The DDS phase data width offers the HDL parameter configuration with the same
name. This information is used in conjunction with CHAN_CNTRL_9 and CHAN_CNTRL_10.
More info at <a class="reference internal" href="../../common/ad_dds/index.html#ad-dds"><span class="std std-ref">AD Direct Digital Synthesis</span></a>.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_SCALE_1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The DDS scale for tone 1. Sets the amplitude of the tone. The format is 1.1.14
fixed point (signed, integer, fractional). The DDS in general runs on 16-bits,
note that if you do use both channels and set both scale to 0x4000, it is
over-range. The final output is (tone_1_fullscale * scale_1) +
(tone_2_fullscale * scale_2). NOT-APPLICABLE if DDS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x101</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x404</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_2</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INIT_1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The DDS phase initialization for tone 1. Sets the initial phase offset
of the tone. NOT-APPLICABLE if DDS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INCR_1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Sets the frequency of the phase accumulator. Its value can be calculated
by <span class="math notranslate nohighlight">\(INCR = (f_{out} * 2^{16}) * clkratio / f_{if}\)</span>; where f_out is the
generated output frequency, and f_if is the frequency of the digital
interface, and clock_ratio is the ratio between the sampling clock and
the interface clock. If DDS_PHASE_DW is greater than 16(from CHAN_CNTRL_1),
the phase increment for tone 1 is extended in CHAN_CNTRL_9. NOT-APPLICABLE
if DDS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x102</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x408</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_3</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_SCALE_2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The DDS scale for tone 2. Sets the amplitude of the tone. The format
is 1.1.14 fixed point (signed, integer, fractional).
The DDS in general runs on 16-bits, note that if you do use both
channels and set both scale to 0x4000, it is over-range. The final
output is (tone_1_fullscale * scale_1) + (tone_2_fullscale * scale_2).
NOT-APPLICABLE if DDS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x103</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x40c</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_4</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INIT_2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The DDS phase initialization for tone 2. Sets the initial phase offset of the
tone. If DDS_PHASE_DW is greater than 16(from CHAN_CNTRL_1), the phase init
for tone 2 is extended in CHAN_CNTRL_10. NOT-APPLICABLE if DDS_DISABLE is
set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INCR_2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Sets the frequency of the phase accumulator. Its value can be calculated by
<span class="math notranslate nohighlight">\(INCR = (f_{out} * 2^{16}) * clkratio / f_{if}\)</span>; where f_out is the generated
output frequency, and f_if is the frequency of the digital interface, and
clock_ratio is the ratio between the sampling clock and the interface clock.
If DDS_PHASE_DW is greater than 16(from CHAN_CNTRL_1), the phase increment
for tone 2 is extended in CHAN_CNTRL_10. NOT-APPLICABLE if DDS_DISABLE is
set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x104</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x410</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_5</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_PATT_2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The DDS data pattern for this channel.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_PATT_1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The DDS data pattern for this channel.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x105</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x414</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_6</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_ENB</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>if set, enables IQ correction.
NOT-APPLICABLE if DAC_DP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_LB_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, forces DAC_DDS_SEL to 0x8, loopback
If DAC_LB_OWR and DAC_PN_OWR are both set, they are ignored</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_PN_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>IF set, forces DAC_DDS_SEL to 0x09, device specific pnX
If DAC_LB_OWR and DAC_PN_OWR are both set, they are ignored</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x106</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x418</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_7</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_DDS_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select internal data sources (available only if the DAC supports it).</p>
<ul class="simple">
<li><p>0x00: internal tone (DDS)</p></li>
<li><p>0x01: pattern (SED)</p></li>
<li><p>0x02: input data (DMA)</p></li>
<li><p>0x03: 0x00</p></li>
<li><p>0x04: inverted pn7</p></li>
<li><p>0x05: inverted pn15</p></li>
<li><p>0x06: pn7 (standard O.150)</p></li>
<li><p>0x07: pn15 (standard O.150)</p></li>
<li><p>0x08: loopback data (ADC)</p></li>
<li><p>0x09: pnX (Device specific e.g. ad9361)</p></li>
<li><p>0x0A: Nibble ramp (Device specific e.g. adrv9001)</p></li>
<li><p>0x0B: 16 bit ramp (Device specific e.g. adrv9001)</p></li>
</ul>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x107</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x41c</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_8</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the scale value
and the format is 1.1.14 (sign, integer and fractional bits). If matrix multiplication is used,
this is the channel I coefficient and the format is 1.1.14 (sign, integer and fractional bits).
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the offset value
and the format is 2s complement. If matrix multiplication is used, this is the channel Q coefficient
and the format is 1.1.14 (sign, integer and fractional bits).
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x108</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x420</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">USR_CNTRLn_3</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[25:25]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>The user data type format- if set, indicates big endian (default is little endian).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[24:24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SIGNED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>The user data type format- if set, indicates signed (2s complement) data (default is unsigned).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SHIFT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- the amount of right shift for actual samples within the total number
of bits.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_TOTAL_BITS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- number of total bits used for a sample. The total number of bits must
be an integer multiple of 8 (byte aligned).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BITS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- number of bits in a sample. This indicates the actual sample data bits.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x109</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x424</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">USR_CNTRLn_4</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_INTERPOLATION_M</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>This holds the user interpolation M value of the channel that is currently being
selected on the multiplexer above. The total interpolation factor is of the
form M/N. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_INTERPOLATION_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>This holds the user interpolation N value of the channel that is currently being selected on
the multiplexer above. The total interpolation factor is of the form M/N.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10a</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x428</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">USR_CNTRLn_5</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_IQ_MODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Enable complex mode. In this mode the driven data to the DAC must be a sequence
of I and Q sample pairs.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DAC_IQ_SWAP</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Allows IQ swapping in complex mode. Only takes effect if complex mode
is enabled.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10b</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x42c</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_9</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INIT_1_EXTENDED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The extended DDS phase initialization for tone 1. Sets the initial phase offset
of the tone. The extended init(phase) value should be calculated according to
DDS_PHASE_DW value from CHAN_CNTRL_1 NOT-APPLICABLE if DDS_DISABLE is
set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INCR_1_EXTENDED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Sets the frequency of tone 1s phase accumulator. Its value can be calculated
by <span class="math notranslate nohighlight">\(INCR = (f_{out} * 2^{phaseDW}) * clkratio / f_{if}\)</span>; Where f_out is the
generated output frequency, DDS_PHASE_DW value can be found in CHAN_CNTRL_1
in case DDS_PHASE_DW is not 16, f_if is the frequency of the digital interface,
and clock_ratio is the ratio between the sampling clock and the interface clock.
NOT-APPLICABLE if DDS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10c</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x430</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_10</span></code></td>
<td class="description bold"><section>
<p>DAC Channel Control &amp; Status (channel - 0)
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INIT_2_EXTENDED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>The extended DDS phase initialization for tone 2. Sets the initial phase offset
of the tone. The extended init(phase)  value should be calculated according to
DDS_PHASE_DW value from CHAN_CNTRL_2 NOT-APPLICABLE if DDS_DISABLE is
set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_INCR_2_EXTENDED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Sets the frequency of tone 2s phase accumulator. Its value can be calculated
by <span class="math notranslate nohighlight">\(INCR = (f_{out} * 2^{phaseDW}) * clkratio / f_{if}\)</span>; Where f_out is the
generated output frequency, DDS_PHASE_DW value can be found in CHAN_CNTRL_2
in case DDS_PHASE_DW is not 16, f_if is the frequency of the digital interface,
and clock_ratio is the ratio between the sampling clock and the interface clock.
NOT-APPLICABLE if DDS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div></section>
<section id="theory-of-operation">
<h2>Theory of Operation<a class="headerlink" href="#theory-of-operation" title="Permalink to this heading">#</a></h2>
<section id="data-paths">
<h3>Data paths<a class="headerlink" href="#data-paths" title="Permalink to this heading">#</a></h3>
<p>The data intended for the DAC can have multiple sources:</p>
<ul class="simple">
<li><p><strong>DMA source</strong> Raw data can be accepted from a external block representing
the Application layer;</p></li>
<li><p><strong>DDS source</strong> For each DAC channel, a dual-tone can be generated by a DDS
core;</p></li>
<li><p><strong>PRBS source</strong> For each DAC channel, one of the following PN sequence can
be selected: PN7, PN15, inverted PN7, inverted PN15.</p></li>
</ul>
</section>
<section id="interfaces-and-signals">
<h3>Interfaces and Signals<a class="headerlink" href="#interfaces-and-signals" title="Permalink to this heading">#</a></h3>
<section id="application-layer-interface">
<h4>Application layer interface<a class="headerlink" href="#application-layer-interface" title="Permalink to this heading">#</a></h4>
<p>The application layer connects to the framer block when the DMA source is
selected. The framer module takes sample data and maps it onto the format that
the JESD204 link expects for the specified framer configuration.</p>
<p>The data in the application layer interface <code class="docutils literal notranslate"><span class="pre">dac_ddata</span></code> is expected to have
the following layout:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>  <span class="n">MSB</span>                                                               <span class="n">LSB</span>
<span class="p">[</span> <span class="n">MmSn</span><span class="p">,</span> <span class="o">...</span><span class="p">,</span> <span class="n">MmS1</span><span class="p">,</span> <span class="n">MnS0</span><span class="p">,</span> <span class="o">...</span><span class="p">,</span> <span class="n">M1Sn</span><span class="p">,</span> <span class="o">...</span> <span class="n">M1S1</span><span class="p">,</span> <span class="n">M1S0</span><span class="p">,</span> <span class="n">M0Sn</span><span class="p">,</span> <span class="o">...</span> <span class="n">M0S1</span><span class="p">,</span> <span class="n">M0S0</span> <span class="p">]</span>
</pre></div>
</div>
<p>Where MjSi refers to the i-th sample of the j-th converter. With m being the
number of converters and n the number of samples per converter per beat.</p>
<p>The core asserts the <code class="docutils literal notranslate"><span class="pre">enable</span></code> signal for each channel that is enabled by the
software. The <code class="docutils literal notranslate"><span class="pre">dac_ddata</span></code> data bus must contain data for each channel
regardless if the channels are enabled or not.</p>
</section>
<section id="link-layer-interface">
<h4>Link layer interface<a class="headerlink" href="#link-layer-interface" title="Permalink to this heading">#</a></h4>
<p>The link layer interface description can be found in the
<a class="reference internal" href="../axi_jesd204_tx/index.html#axi-jesd204-tx-user-data"><span class="std std-ref">User Data Interface</span></a> section of the
<a class="reference internal" href="../axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Link Transmit Peripheral</span></a> IP.</p>
</section>
<section id="clock-monitor">
<h4>Clock Monitor<a class="headerlink" href="#clock-monitor" title="Permalink to this heading">#</a></h4>
<p>The <code class="docutils literal notranslate"><span class="pre">STATUS</span></code> (<code class="docutils literal notranslate"><span class="pre">0x054</span></code>) register <code class="docutils literal notranslate"><span class="pre">CLK_FREQ</span></code> field allows to determine
the clock rate of the device clock (<code class="docutils literal notranslate"><span class="pre">link_clk</span></code>) relative to the AXI interface
clock (<code class="docutils literal notranslate"><span class="pre">s_axi_aclk</span></code>). This can be used to verify that the device clock is
running at the expected rate.</p>
<p>The number is represented as unsigned 16.16 format. Assuming a 100MHz processor
clock, this corresponds to a resolution of 1.523kHz per LSB. A raw value of 0
indicates that the link clock is currently not active.</p>
</section>
<section id="external-synchronization">
<h4>External synchronization<a class="headerlink" href="#external-synchronization" title="Permalink to this heading">#</a></h4>
<p>By setting the <code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span></code> parameter of the IP to 1, an external
synchronization signal <code class="docutils literal notranslate"><span class="pre">dac_sync_in</span></code> can be used to trigger data movement
from user application layer to the link layer, reset internal DDS cores or PRBS
generators. If the <code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span></code> parameter is set to zero, the external signal
is ignored and only a software controlled reset happens inside the DDS,
PRBS logic.</p>
<p>The external synchronization signal should be synchronous with the DAC clock.
Synchronization will be done on the rising edge of the signal.</p>
<p>The self clearing <code class="docutils literal notranslate"><span class="pre">SYNC</span></code> control bit from the <code class="docutils literal notranslate"><span class="pre">CNTRL_1</span></code> (<code class="docutils literal notranslate"><span class="pre">0x44</span></code>)
register will arm the trigger logic to wait for the external sync signal. The
<code class="docutils literal notranslate"><span class="pre">DAC_SYNC_STATUS</span></code> status bit from the <code class="docutils literal notranslate"><span class="pre">SYNC_STATUS</span></code> (<code class="docutils literal notranslate"><span class="pre">0x68</span></code>) register
will show that the synchronization is armed but the synchronization signal has
not yet been received.</p>
<p>Once the sync signal is received, the data will start to flow and the
<code class="docutils literal notranslate"><span class="pre">DAC_SYNC_STATUS</span></code> status bit will reflect that with a deassertion.</p>
<p>While the synchronization mechanism is armed, the <code class="docutils literal notranslate"><span class="pre">dac_valid</span></code> output signal
is gated until the trigger signal is received. The gating happens only during
this period, meaning that <code class="docutils literal notranslate"><span class="pre">dac_valid</span></code> will stay high in all other
cases (normal operation).</p>
</section>
</section>
</section>
<section id="restrictions">
<h2>Restrictions<a class="headerlink" href="#restrictions" title="Permalink to this heading">#</a></h2>
<p>Reduced number of octets-per-frame (<code class="docutils literal notranslate"><span class="pre">F</span></code>) settings. The following values are
supported by the peripheral: 1, 2, 4</p>
<ul class="simple">
<li><p>Starting from
<a class="reference external" href="https://github.com/analogdevicesinc/hdl/commit/454b900f90081fb95be857114e768f662178c8bd">this</a>
commit this restriction no longer applies</p></li>
</ul>
</section>
<section id="software-support">
<h2>Software Support<a class="headerlink" href="#software-support" title="Permalink to this heading">#</a></h2>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>To ensure correct operation it is highly recommended to use the Analog
Devices provided JESD204B/C software packages for interfacing the peripheral.
Analog Devices is not able to provide support in case issues arise from using
custom low-level software for interfacing the peripheral.</p>
</div>
</section>
<section id="supported-devices">
<span id="ad-ip-jesd204-tpl-dac-supported-devices"></span><h2>Supported Devices<a class="headerlink" href="#supported-devices" title="Permalink to this heading">#</a></h2>
<section id="jesd204b-digital-to-analog-converters">
<h3>JESD204B Digital-to-Analog Converters<a class="headerlink" href="#jesd204b-digital-to-analog-converters" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9135">AD9135</a>: Dual, 11-Bit, high dynamic, 2.8 GSPS,
TxDAC+ Digital-to-Analog Converter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9136">AD9136</a>: Dual, 16-Bit, 2.8 GSPS, TxDAC+
Digital-to-Analog Converter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9144">AD9144</a>: Quad, 16-Bit, 2.8 GSPS, TxDAC+
Digital-to-Analog Converter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9152">AD9152</a>: Dual, 16-Bit, 2.25 GSPS, TxDAC+
Digital-to-Analog Converter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9154">AD9154</a>: Quad, 16-Bit, 2.4 GSPS, TxDAC+
Digital-to-Analog Converter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9161">AD9161</a>: 11-Bit, 12 GSPS, RF Digital-to-Analog
Converter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9162">AD9162</a>: 16-Bit, 12 GSPS, RF Digital-to-Analog
Converter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9163">AD9163</a>: 16-Bit, 12 GSPS, RF DAC and Digital
Upconverter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9164">AD9164</a>: 16-Bit, 12 GSPS, RF DAC and Direct Digital
Synthesizer</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9172">AD9172</a>: Dual, 16-Bit, 12.6 GSPS RF DAC with
Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9173">AD9173</a>: Dual, 16-Bit, 12.6 GSPS RF DAC with
Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9174">AD9174</a>: Dual, 16-Bit, 12.6 GSPS RF DAC and Direct
Digital Synthesizer</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9175">AD9175</a>: Dual, 11-Bit/16-Bit, 12.6 GSPS RF DAC with
Wideband Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9176">AD9176</a>: Dual, 16-Bit, 12.6 GSPS RF DAC with
Wideband Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9177">AD9177</a>: Quad, 16-Bit, 12 GSPS RF DAC with
Wideband Channelizers</p></li>
</ul>
</section>
<section id="jesd204b-rf-transceivers">
<h3>JESD204B RF Transceivers<a class="headerlink" href="#jesd204b-rf-transceivers" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9371">AD9371</a>: SDR Integrated, Dual RF Transceiver with
Observation Path</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9375">AD9375</a>: SDR Integrated, Dual RF Transceiver with
Observation Path and DPD</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/ADRV9009">ADRV9009</a>: SDR Integrated, Dual RF Transceiver
with Observation Path</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/ADRV9008-1">ADRV9008-1</a>: SDR Integrated, Dual RF Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/ADRV9008-2">ADRV9008-2</a>: SDR Integrated, Dual RF
Transmitter with Observation Path</p></li>
</ul>
</section>
<section id="jesd204b-c-mixed-signal-front-ends">
<h3>JESD204B/C Mixed-Signal Front Ends<a class="headerlink" href="#jesd204b-c-mixed-signal-front-ends" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9081">AD9081</a>: MxFE Quad, 16-Bit, 12GSPS RFDAC and
Quad, 12-Bit, 4GSPS RFADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9082">AD9082</a>: MxFE QUAD, 16-Bit, 12GSPS RFDAC and
DUAL, 12-Bit, 6GSPS RFADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9986">AD9986</a>: 4T2R Direct RF Transmitter and
Observation Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/products/AD9988">AD9988</a>: 4T4R Direct RF Receiver and Transmitter</p></li>
</ul>
</section>
</section>
<section id="more-information">
<h2>More Information<a class="headerlink" href="#more-information" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../index.html#jesd204"><span class="std std-ref">JESD204 Interface Framework</span></a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/jesd204_glossary">Glossary of terms</a></p></li>
<li><p><a class="reference internal" href="../../../user_guide/index.html#user-guide"><span class="std std-ref">HDL User Guide</span></a></p></li>
</ul>
</section>
<section id="technical-support">
<h2>Technical Support<a class="headerlink" href="#technical-support" title="Permalink to this heading">#</a></h2>
<p>Analog Devices will provide limited online support for anyone using the core
with Analog Devices components (ADC, DAC, Video, Audio, etc) via the
<a class="icon ez reference external" href="https://ez.analog.com/fpga">EngineerZone</a>.</p>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

          </div>
              <div class="related">
                &nbsp;
    <a href="../ad_ip_jesd204_tpl_adc/index.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">ADC JESD204B/C Transport Peripheral</a>
    <a href="../../spi_engine/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">SPI Engine</a>
              </div>
          
        </div>
      </div>
  </div>

  <div id="vertical-border"></div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>