Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/KGP_RISC_tb_isim_beh.exe -prj /home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/KGP_RISC_tb_beh.prj work.KGP_RISC_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/LookaheadCarryUnit.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/CLA_4bit_augmented.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/ipcore_dir/instructions.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/ipcore_dir/datastore.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/CLA_16bit_withLCU.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/write_data_selector.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/register_file.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/program_counter.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/main_control.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/instruction_fetcher.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/data_memory.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/branching_mechanism.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/alu_control.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/alu.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/KGP-RISC.v" into library work
Analyzing Verilog file "/home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/KGP-RISC_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85180 KB
Fuse CPU Usage: 780 ms
Compiling module mem_reg_pc_selector
Compiling module main_control
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module datastore
Compiling module data_memory
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module instructions
Compiling module instruction_fetcher
Compiling module program_counter
Compiling module alu_control
Compiling module CLA_4bit_augmented
Compiling module LookaheadCarryUnit
Compiling module CLA_16bit_withLCU
Compiling module alu
Compiling module branching_mechanism
Compiling module register_file
Compiling module KGP_RISC
Compiling module KGP_RISC_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 24 Verilog Units
Built simulation executable /home/nikhil/Desktop/COA_Lab_Grp_60/COA_lab_Grp_60/KGP_RISC_tb_isim_beh.exe
Fuse Memory Usage: 1172972 KB
Fuse CPU Usage: 850 ms
GCC CPU Usage: 2080 ms
