# RISC-V AI Accelerator Chip

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](LICENSE)
[![Chisel](https://img.shields.io/badge/Chisel-3.x-red.svg)](https://www.chisel-lang.org/)
[![RISC-V](https://img.shields.io/badge/RISC--V-RV32I-green.svg)](https://riscv.org/)

> ðŸš€ An innovative edge AI SoC integrating RISC-V processor with BitNet multiplier-free accelerators

## ðŸ“‹ Project Overview

**SimpleEdgeAiSoC** is a System-on-Chip designed for edge AI inference, featuring:

- **ðŸ”¥ BitNet Architecture**: Multiplier-free design using 2-bit weights {-1, 0, +1}
- **âš¡ High Performance**: 6.4 GOPS @ 100MHz (measured up to 178.569 MHz)
- **ðŸ’¡ Low Power**: < 100mW target (static: 627.4 uW)
- **ðŸŽ¯ Compact Design**: 73,829 instances, ~0.3 mmÂ² core area
- **ðŸ‡¨ðŸ‡³ Open Source**: Supports iEDA (Chinese) and OpenROAD (International) toolchains

### ðŸŽ‰ v0.2 Release (2025-11-16)

Complete debugging and interaction capabilities:
- âœ… **RealUART**: Full UART controller (115200 bps, FIFO, interrupts)
- âœ… **TFTLCD**: ST7735 SPI controller (128x128 RGB565 color display)
- âœ… **Bootloader**: Program upload and management system
- âœ… **Graphics Library**: Complete 2D graphics and text rendering
- âœ… **Python Tools**: Program upload and LCD image display
- âœ… **Example Programs**: 5 demo applications (Hello World, AI inference, etc.)
- âœ… **Build System**: Complete software development environment
- âœ… **Testing**: 97% test coverage (34/35 tests passing)

**Development Time**: 1 day (~12 hours)  
**Total Code**: ~2,500 lines (Chisel + C + Python)  
**Binary Size**: 24.1 KB (5 programs)

## ðŸ—ï¸ Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      SimpleEdgeAiSoC (v0.2)                      â”‚
â”‚                                                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚  PicoRV32    â”‚â—„â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚    Address Decoder         â”‚        â”‚
â”‚  â”‚   (RV32I)    â”‚         â”‚    (Memory Map)            â”‚        â”‚
â”‚  â”‚  @ 50MHz     â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚                            â”‚
â”‚                                    â”‚                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  AI Accelerators                â”‚                        â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚  CompactAccel    â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚  BitNetAccel     â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  8x8 Matrix      â”‚           â”‚  â”‚  16x16 BitNet    â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  1.6 GOPS        â”‚           â”‚  â”‚  4.8 GOPS        â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                    â”‚                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  Peripherals (v0.2)             â”‚                        â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚  RealUART        â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚  TFTLCD          â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  115200 bps      â”‚           â”‚  â”‚  ST7735 SPI      â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  16B FIFO        â”‚           â”‚  â”‚  128x128 RGB565  â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  TX/RX + IRQ     â”‚           â”‚  â”‚  32KB Framebuf   â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚           â”‚                     â”‚           â”‚            â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚  GPIO (32-bit)   â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  Memory (RAM)    â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  Bidirectional   â”‚              â”‚  + Bootloader    â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                 â”‚
â”‚  External I/O:                                                  â”‚
â”‚  â€¢ UART TX/RX  â€¢ LCD SPI (CLK/MOSI/CS/DC/RST)  â€¢ GPIO pins     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Components

| Component | Description | Performance | Status |
|-----------|-------------|-------------|--------|
| **PicoRV32** | RISC-V RV32I CPU | 50-100 MHz | âœ… Verified |
| **CompactAccel** | 8x8 matrix accelerator | 1.6 GOPS @ 100MHz | âœ… Verified |
| **BitNetAccel** | 16x16 multiplier-free accelerator | 4.8 GOPS @ 100MHz | âœ… Verified |
| **RealUART** | Serial communication with FIFO | 115200 bps, 16B FIFO | âœ… v0.2 |
| **TFTLCD** | ST7735 SPI LCD controller | 128x128 RGB565, 32KB FB | âœ… v0.2 |
| **GPIO** | 32-bit general I/O | Bidirectional | âœ… Verified |
| **Memory** | RAM + Bootloader | Configurable | âœ… Verified |

### Memory Map

| Address Range | Component | Size | Description |
|---------------|-----------|------|-------------|
| `0x00000000 - 0x0000FFFF` | RAM | 64 KB | Program memory |
| `0x00010000 - 0x000101FF` | CompactAccel | 512 B | Matrix A/B/C buffers |
| `0x00010200 - 0x000103FF` | BitNetAccel | 512 B | Activation/Weight/Result |
| `0x00010400 - 0x0001041F` | UART | 32 B | TX/RX FIFO, Control, Status |
| `0x00010420 - 0x0001941F` | LCD | 32 KB | Framebuffer + Control |
| `0x00019420 - 0x0001943F` | GPIO | 32 B | Input/Output registers |

## ðŸŽ¯ Key Innovation: BitNet Multiplier-Free Architecture

Traditional matrix multiplication requires expensive multipliers. BitNet uses 2-bit weight encoding:

- `00` = 0 â†’ Skip computation (sparsity optimization)
- `01` = +1 â†’ Addition only
- `10` = -1 â†’ Subtraction only

**Benefits**:
- âœ… 50% area reduction (no multipliers)
- âœ… 60% power reduction
- âœ… 10x memory savings (2-bit vs 32-bit weights)
- âœ… 26% sparsity in real workloads

## ðŸš€ Quick Start

### Prerequisites

```bash
# Hardware Development Tools
brew install sbt verilator  # macOS
# or apt-get install sbt verilator  # Linux

# Software Development Tools (v0.2)
brew tap riscv/riscv
brew install riscv-tools  # RISC-V GCC toolchain
pip install pyserial Pillow  # Python tools
```

### Hardware Development

```bash
# Clone repository
git clone https://github.com/redoop/riscv-ai-accelerator.git
cd riscv-ai-accelerator/chisel

# Run all tests
sbt test
# or use convenience script
./test.sh all

# Generate Verilog
sbt "runMain riscv.ai.SimpleEdgeAiSoCMain"

# Run synthesis and post-synthesis simulation
cd synthesis
./run_ics55_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ics55
```

### Software Development (v0.2)

```bash
cd chisel/software

# Build all programs
make all

# Test upload (simulator - no hardware needed)
./tools/test_upload.sh hello_lcd
./tools/test_upload.sh ai_demo
./tools/test_upload.sh benchmark

# Upload to real hardware (when available)
make run PROG=hello_lcd PORT=/dev/ttyUSB0
```

### FPGA Verification (AWS F1)

```bash
# Step 1: Generate Verilog
cd chisel
./run.sh generate

# Step 2: FPGA verification
cd synthesis/fpga
./run_fpga_flow.sh status      # Check status
./run_fpga_flow.sh full local  # Local verification (free)
./run_fpga_flow.sh aws         # AWS F1 verification (requires AWS account)
```

See [FPGA Guide](chisel/synthesis/fpga/README.md) for details.

## ðŸ“Š Performance Metrics

### Hardware Performance

| Metric | Value | Status |
|--------|-------|--------|
| **Design Scale** | 73,829 instances | âœ… < 100K limit |
| **Core Area** | 300,138 umÂ² (~0.3 mmÂ²) | âœ… Compact |
| **Operating Frequency** | 178.569 MHz (measured) | âœ… Exceeds 100MHz target |
| **Peak Performance** | 6.4 GOPS @ 100MHz | âœ… Target met |
| **Static Power** | 627.4 uW | âœ… Ultra-low |
| **Timing** | WNS: 14.4ns, TNS: 0ns | âœ… No violations |
| **Test Coverage** | 97% (34/35 tests) | âœ… Comprehensive |

### Software Metrics (v0.2)

| Component | Lines of Code | Binary Size |
|-----------|---------------|-------------|
| **Chisel Hardware** | 605 lines | - |
| **C Software (HAL + Graphics)** | 659 lines | - |
| **Applications** | 641 lines | - |
| **Generated Verilog** | 4,435 lines | 134 KB |
| **hello_lcd** | - | 3.6 KB |
| **ai_demo** | - | 4.7 KB |
| **benchmark** | - | 5.2 KB |
| **system_monitor** | - | 4.9 KB |
| **bootloader** | - | 5.7 KB |
| **Total** | ~2,500 lines | 24.1 KB |

## ðŸ› ï¸ Toolchain Support

### Option 1: iEDA (Chinese Open-Source) â­ Recommended

Complete domestically developed EDA toolchain:
- ðŸ‡¨ðŸ‡³ Autonomous and controllable
- ðŸ“š Chinese documentation
- ðŸš€ Optimized for Chinese PDKs
- ðŸ”§ Continuous updates

### Option 2: OpenROAD (International)

Mature international open-source toolchain:
- ðŸŒ Globally mainstream
- ðŸ“– Comprehensive documentation
- ðŸ”„ Active community

## ðŸ“š Documentation

### Core Documentation

| Document | Description | Link |
|----------|-------------|------|
| **ðŸ“˜ Tape-out Report** | Complete design documentation | [docs/README.md](docs/README.md) |
| **ðŸ“— Chinese Report** | ä¸­æ–‡æµç‰‡è¯´æ˜ŽæŠ¥å‘Š | [docs/RISC-V_AIåŠ é€Ÿå™¨èŠ¯ç‰‡æµç‰‡è¯´æ˜ŽæŠ¥å‘Š.md](docs/RISC-V_AIåŠ é€Ÿå™¨èŠ¯ç‰‡æµç‰‡è¯´æ˜ŽæŠ¥å‘Š.md) |
| **ðŸ“™ Chisel Design** | RTL design guide | [chisel/README.md](chisel/README.md) |
| **ðŸ“• Quick Start** | Quick start guide | [chisel/QUICKSTART.md](chisel/QUICKSTART.md) |
| **ðŸ“— Testing Guide** | Complete testing documentation | [chisel/TESTING.md](chisel/TESTING.md) |
| **ðŸ“˜ Hardware Test** | Hardware test results | [chisel/HARDWARE_TEST.md](chisel/HARDWARE_TEST.md) |

### Software Documentation (v0.2)

| Document | Description | Link |
|----------|-------------|------|
| **ðŸ“— Software Guide** | Software development guide | [chisel/software/README.md](chisel/software/README.md) |
| **ðŸ“˜ Installation** | Software installation guide | [chisel/software/INSTALL.md](chisel/software/INSTALL.md) |
| **ðŸ“™ Tools Guide** | Upload tools documentation | [chisel/software/tools/README.md](chisel/software/tools/README.md) |
| **ðŸ“• Dev Plan v0.2** | v0.2 development plan | [chisel/docs/DEV_PLAN_V0.2.md](chisel/docs/DEV_PLAN_V0.2.md) |

### Synthesis & Simulation

| Document | Description | Link |
|----------|-------------|------|
| **ðŸ”§ Synthesis Guide** | Post-synthesis simulation | [chisel/synthesis/README.md](chisel/synthesis/README.md) |
| **âš¡ Quick Start** | 5-minute getting started | [chisel/synthesis/QUICK_START.md](chisel/synthesis/QUICK_START.md) |
| **ðŸ”¬ ICS55 PDK Guide** | 55nm PDK detailed guide | [chisel/synthesis/ICS55_PDK_GUIDE.md](chisel/synthesis/ICS55_PDK_GUIDE.md) |
| **ðŸ”¬ IHP PDK Guide** | 130nm PDK detailed guide | [chisel/synthesis/IHP_PDK_GUIDE.md](chisel/synthesis/IHP_PDK_GUIDE.md) |

### Waveform Viewing

| Document | Description | Link |
|----------|-------------|------|
| **ðŸŒŠ Wave Viewer** | Web-based waveform viewer | [chisel/synthesis/waves/README.md](chisel/synthesis/waves/README.md) |
| **ðŸ“Š Wave Quick Start** | Waveform viewing guide | [chisel/synthesis/waves/WAVE_QUICK_START.md](chisel/synthesis/waves/WAVE_QUICK_START.md) |
| **ðŸŽ¨ Wave Viewer Usage** | Detailed usage manual | [chisel/synthesis/waves/WAVE_VIEWER_USAGE.md](chisel/synthesis/waves/WAVE_VIEWER_USAGE.md) |

### FPGA Verification

| Document | Description | Link |
|----------|-------------|------|
| **ðŸ”Œ FPGA Guide** | AWS F1 FPGA verification | [chisel/synthesis/fpga/README.md](chisel/synthesis/fpga/README.md) |
| **â˜ï¸ AWS Setup** | AWS environment setup | [chisel/synthesis/fpga/docs/SETUP_GUIDE.md](chisel/synthesis/fpga/docs/SETUP_GUIDE.md) |
| **ðŸ“‹ AWS Plan** | Complete AWS verification plan | [chisel/synthesis/fpga/AWS_FPGA_PLAN.md](chisel/synthesis/fpga/AWS_FPGA_PLAN.md) |

**Quick Commands:**
```bash
cd chisel/synthesis/fpga
./run_fpga_flow.sh help    # View all options
./run_fpga_flow.sh status  # Check current status
```

## ðŸŽ“ Project Structure

```
riscv-ai-accelerator/
â”œâ”€â”€ README.md                          # This file (project overview)
â”œâ”€â”€ LICENSE                            # Apache 2.0 License
â”œâ”€â”€ docs/                              # Documentation
â”‚   â”œâ”€â”€ README.md                      # Tape-out report (English)
â”‚   â”œâ”€â”€ RISC-V_AIåŠ é€Ÿå™¨èŠ¯ç‰‡æµç‰‡è¯´æ˜ŽæŠ¥å‘Š.md  # Chinese report
â”‚   â””â”€â”€ image/                         # Images and diagrams
â””â”€â”€ chisel/                            # Chisel RTL design
    â”œâ”€â”€ README.md                      # Chisel design guide
    â”œâ”€â”€ QUICKSTART.md                  # Quick start guide
    â”œâ”€â”€ TESTING.md                     # Testing guide (v0.2)
    â”œâ”€â”€ HARDWARE_TEST.md               # Hardware test results (v0.2)
    â”œâ”€â”€ build.sbt                      # SBT build configuration
    â”œâ”€â”€ test.sh                        # Test convenience script (v0.2)
    â”œâ”€â”€ run.sh                         # Run script
    â”œâ”€â”€ Makefile                       # Build automation
    â”‚
    â”œâ”€â”€ src/                           # Source code
    â”‚   â”œâ”€â”€ main/scala/                # Main design modules
    â”‚   â”‚   â”œâ”€â”€ EdgeAiSoCSimple.scala  # SimpleEdgeAiSoC implementation
    â”‚   â”‚   â”œâ”€â”€ SimpleEdgeAiSoCMain.scala  # Verilog generator
    â”‚   â”‚   â”œâ”€â”€ peripherals/           # Peripheral modules (v0.2)
    â”‚   â”‚   â”‚   â”œâ”€â”€ RealUART.scala     # UART controller
    â”‚   â”‚   â”‚   â””â”€â”€ TFTLCD.scala       # TFT LCD SPI controller
    â”‚   â”‚   â””â”€â”€ resources/rtl/         # RTL resources
    â”‚   â”‚       â””â”€â”€ picorv32.v         # PicoRV32 core
    â”‚   â””â”€â”€ test/scala/                # Test benches
    â”‚       â”œâ”€â”€ SimpleEdgeAiSoCTest.scala      # SoC tests
    â”‚       â”œâ”€â”€ PicoRV32CoreTest.scala         # CPU tests
    â”‚       â”œâ”€â”€ RealUARTTest.scala             # UART tests (v0.2)
    â”‚       â”œâ”€â”€ TFTLCDTest.scala               # LCD tests (v0.2)
    â”‚       â”œâ”€â”€ BitNetAccelDebugTest.scala     # BitNet tests
    â”‚       â””â”€â”€ SimpleCompactAccelDebugTest.scala  # Compact tests
    â”‚
    â”œâ”€â”€ software/                      # Software stack (v0.2)
    â”‚   â”œâ”€â”€ README.md                  # Software guide
    â”‚   â”œâ”€â”€ INSTALL.md                 # Installation guide
    â”‚   â”œâ”€â”€ Makefile                   # Software build system
    â”‚   â”œâ”€â”€ linker.ld                  # Linker script
    â”‚   â”‚
    â”‚   â”œâ”€â”€ lib/                       # Software libraries
    â”‚   â”‚   â”œâ”€â”€ hal.h / hal.c          # Hardware abstraction layer
    â”‚   â”‚   â”œâ”€â”€ graphics.h / graphics.c  # 2D graphics library
    â”‚   â”‚   â””â”€â”€ font_8x8.c             # 8x8 ASCII font
    â”‚   â”‚
    â”‚   â”œâ”€â”€ bootloader/                # Bootloader system
    â”‚   â”‚   â””â”€â”€ bootloader.c           # Program upload & management
    â”‚   â”‚
    â”‚   â”œâ”€â”€ examples/                  # Example programs
    â”‚   â”‚   â”œâ”€â”€ hello_lcd.c            # Hello World demo
    â”‚   â”‚   â”œâ”€â”€ ai_demo.c              # AI inference demo
    â”‚   â”‚   â”œâ”€â”€ benchmark.c            # Performance benchmark
    â”‚   â”‚   â””â”€â”€ system_monitor.c       # System monitor
    â”‚   â”‚
    â”‚   â”œâ”€â”€ tools/                     # PC-side tools
    â”‚   â”‚   â”œâ”€â”€ README.md              # Tools documentation
    â”‚   â”‚   â”œâ”€â”€ upload.py              # Program upload tool (Python)
    â”‚   â”‚   â””â”€â”€ test_upload.sh         # Upload simulator
    â”‚   â”‚
    â”‚   â””â”€â”€ build/                     # Build output directory
    â”‚       â”œâ”€â”€ *.bin                  # Binary files
    â”‚       â”œâ”€â”€ *.elf                  # ELF files
    â”‚       â””â”€â”€ *.map                  # Memory maps
    â”‚
    â”œâ”€â”€ docs/                          # Additional documentation
    â”‚   â””â”€â”€ DEV_PLAN_V0.2.md           # v0.2 development plan
    â”‚
    â”œâ”€â”€ generated/                     # Generated Verilog files
    â”‚   â””â”€â”€ simple_edgeaisoc/          # Generated SoC Verilog
    â”‚
    â”œâ”€â”€ synthesis/                     # Synthesis and simulation
    â”‚   â”œâ”€â”€ README.md                  # Synthesis guide
    â”‚   â”œâ”€â”€ run_ics55_synthesis.sh     # ICS55 synthesis
    â”‚   â”œâ”€â”€ run_ihp_synthesis.sh       # IHP synthesis
    â”‚   â”œâ”€â”€ run_post_syn_sim.py        # Post-synthesis simulation
    â”‚   â”‚
    â”‚   â”œâ”€â”€ waves/                     # Waveform tools
    â”‚   â”‚   â”œâ”€â”€ README.md              # Wave viewer guide
    â”‚   â”‚   â”œâ”€â”€ wave_viewer.py         # Web-based viewer
    â”‚   â”‚   â””â”€â”€ view_wave.sh           # Quick view script
    â”‚   â”‚
    â”‚   â””â”€â”€ fpga/                      # FPGA verification
    â”‚       â”œâ”€â”€ README.md              # FPGA guide
    â”‚       â””â”€â”€ docs/                  # FPGA documentation
    â”‚
    â””â”€â”€ test_run_dir/                  # Test output directory
        â””â”€â”€ */                         # Individual test results
```

## ðŸ§ª Testing

### Hardware Testing

```bash
cd chisel

# Run all tests
sbt test

# Run specific tests using convenience script
./test.sh all          # All tests
./test.sh uart         # UART controller tests
./test.sh lcd          # TFT LCD controller tests
./test.sh ai           # AI accelerator tests
./test.sh soc          # Complete SoC tests
./test.sh quick        # Quick tests

# Or use sbt directly
sbt "testOnly riscv.ai.peripherals.RealUARTTest"
sbt "testOnly riscv.ai.peripherals.TFTLCDTest"
sbt "testOnly riscv.ai.SimpleEdgeAiSoCTest"
```

### Software Testing (v0.2)

```bash
cd chisel/software

# Test upload simulator (no hardware needed)
./tools/test_upload.sh hello_lcd
./tools/test_upload.sh ai_demo
./tools/test_upload.sh benchmark
./tools/test_upload.sh system_monitor
./tools/test_upload.sh bootloader
```

### Post-Synthesis Simulation

```bash
cd chisel/synthesis

# ICS55 PDK (55nm)
./run_ics55_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ics55

# IHP PDK (130nm)
./run_ihp_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ihp

# View waveforms
cd waves
./view_wave.sh
```

## ðŸŒŠ Waveform Viewing

### Method 1: Web Viewer (Recommended)

```bash
cd chisel/synthesis/waves
./start_wave_viewer.sh
# Open browser: http://localhost:5000
```

### Method 2: Static HTML

```bash
cd chisel/synthesis/waves
./view_wave.sh -f post_syn.vcd
# Opens waveform_post_syn.html in browser
```

### Method 3: GTKWave

```bash
gtkwave chisel/synthesis/waves/post_syn.vcd
```

## ðŸ”¬ Supported PDKs

| PDK | Process | Source | Status |
|-----|---------|--------|--------|
| **ICS55** | 55nm | IDE Platform | âœ… Verified |
| **IHP SG13G2** | 130nm | IHP GmbH | âœ… Verified |
| **Generic** | - | Yosys | âœ… Verified |

## ðŸ“ˆ Roadmap

### âœ… Completed (v0.2)

**Hardware:**
- [x] RTL design (Chisel)
- [x] Functional verification (97% coverage)
- [x] Logic synthesis (Yosys)
- [x] Post-synthesis simulation
- [x] Waveform viewing tools
- [x] UART controller with FIFO
- [x] TFT LCD SPI controller
- [x] Complete documentation

**Software:**
- [x] Hardware abstraction layer (HAL)
- [x] Graphics library (2D + text)
- [x] 8x8 ASCII font (128 characters)
- [x] Bootloader system
- [x] 5 example programs
- [x] Upload tools (Python)
- [x] Build system (Makefile)
- [x] Upload simulator

### ðŸš§ In Progress

- [ ] Static timing analysis (OpenSTA/iSTA)
- [ ] Floorplanning (OpenROAD/iFP)
- [ ] Place & route (OpenROAD/iPL/iRT)
- [ ] Physical verification (DRC/LVS)

### ðŸ“… Planned

**Hardware:**
- [ ] GDSII generation
- [ ] Tape-out manufacturing
- [ ] Chip testing
- [ ] Development board

**Software (Future):**
- [ ] DMA support
- [ ] SD card interface
- [ ] Audio output
- [ ] Network connectivity
- [ ] More example programs

## ðŸ¤ Contributing

Contributions are welcome! Please feel free to submit issues and pull requests.

## ðŸ“„ License

This project is licensed under the Apache License 2.0 - see the [LICENSE](LICENSE) file for details.

## ðŸ‘¥ Team

**Project Lead**: tongxiaojun  
**Organization**: redoop (çº¢è±¡äº‘è…¾)  
**Contact**: tongxiaojun@redoop.com

## ðŸ”— Links

- **GitHub**: https://github.com/redoop/riscv-ai-accelerator
- **iEDA**: https://ieda.oscc.cc/
- **OpenROAD**: https://theopenroadproject.org/
- **Chisel**: https://www.chisel-lang.org/
- **RISC-V**: https://riscv.org/

## ðŸŒŸ Acknowledgments

- **PicoRV32**: Clifford Wolf (YosysHQ)
- **Chisel**: UC Berkeley
- **iEDA**: Chinese Academy of Sciences, Peking University, Peng Cheng Laboratory
- **OpenROAD**: UCSD
- **IHP PDK**: IHP GmbH
- **ICS55 PDK**: IDE Platform

---

**â­ Star this project if you find it useful!**

*For detailed information, please refer to the [complete tape-out report](docs/README.md).*
