Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 30 10:07:33 2023
| Host         : cad105.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu19eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2709 |
|    Minimum number of control sets                        |  2709 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2241 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2709 |
| >= 0 to < 4        |   135 |
| >= 4 to < 6        |   124 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    81 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     6 |
| >= 16              |  2297 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1580 |          377 |
| No           | No                    | Yes                    |           11640 |         5872 |
| No           | Yes                   | No                     |             243 |          164 |
| Yes          | No                    | No                     |            6906 |         1097 |
| Yes          | No                    | Yes                    |          118859 |        33306 |
| Yes          | Yes                   | No                     |            3311 |          693 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                Enable Signal                                                                                                |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                           |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a[1]_i_1_n_0                                                                        |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                         |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_1[0]                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/MB_out                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                  |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd[1]_i_1_n_0                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_csel[1]_i_1_n_0                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs9_out                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/MB_out                                                                                                                                                      | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/MB_out                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                   |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a[1]_i_1_n_0                                                                        |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                   |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs9_out                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/proc_sys_reset_1/U0/SEQ/MB_out                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/proc_sys_reset_0/U0/SEQ/MB_out                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_AB_reg_slice.payld_o_reg[0]              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_30[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_18[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_12[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_27[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_15[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/E[0]                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_24[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_21[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_3[0]                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                       |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_2                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[0][0]                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      |                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_11[0]                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_13[0]                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_5[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_7[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_9[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_chip[3]_i_1_n_0                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      |                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                       |                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_2                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[0][0]                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_33[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_17[0]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_9[0]                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_6[0]                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_42[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_39[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_36[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_pipe[1].pipe_reg[1][0][0]                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/scon_count[4]_i_1__6_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/ea1d[4]_i_1__14_n_0                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/scon_count[4]_i_1__5_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_pipe[1].pipe_reg[1][0][0]                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/ea1d[4]_i_1__12_n_0                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/scon_count[4]_i_1__4_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/ea1d[4]_i_1__10_n_0                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/scon_count[4]_i_1__3_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipe[1].pipe_reg[1][0][0]                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/ea1d[4]_i_1__8_n_0                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/scon_count[4]_i_1__14_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/scon_count[4]_i_1__8_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/scon_count[4]_i_1__9_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/ea1d[4]_i_1__20_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/ea1d[4]_i_1__18_n_0                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/scon_count[4]_i_1__7_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/ea1d[4]_i_1__16_n_0                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/ea1d[4]_i_1__4_n_0                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/scon_count[4]_i_1__11_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/scon_count[4]_i_1__10_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/ea1d[4]_i_1__22_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_1                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/scon_count[4]_i_1__1_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/scon_count[4]_i_1__0_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/ea1d[4]_i_1__2_n_0                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/scon_count[4]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/qn                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/ea1d[4]_i_1__0_n_0                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/ea1d[4]_i_1__30_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/scon_count[4]_i_1__2_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/ea1d[4]_i_1__24_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/ea1d[4]_i_1__6_n_0                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/scon_count[4]_i_1__13_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/ea1d[4]_i_1__28_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1[0]                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/scon_count[4]_i_1__12_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/ea1d[4]_i_1__26_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/FSM_onehot_cmd_reg[0]_2[0]                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                               | design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                          |                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                          |                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/unit1_forstat_fold2[0]_i_1__6_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/unit1_forstat_fold2[0]_i_1__13_n_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit1_forstat_fold2[0]_i_1_n_0                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit1_forstat_fold2[0]_i_1__3_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/unit1_forstat_fold2[0]_i_1__10_n_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/unit1_forstat_fold2[0]_i_1__11_n_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/unit1_forstat_fold2[0]_i_1__2_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/unit1_forstat_fold2[0]_i_1__7_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/unit1_forstat_fold2[0]_i_1__14_n_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/unit1_forstat_fold2[0]_i_1__9_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/unit1_forstat_fold2[0]_i_1__12_n_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/unit1_forstat_fold2[0]_i_1__8_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit1_forstat_fold2[0]_i_1__0_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/unit1_forstat_fold2[0]_i_1__4_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit1_forstat_fold2[0]_i_1__1_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/unit1_forstat_fold2[0]_i_1__5_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_14                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_38                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_0                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_11                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_16                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_17                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_20                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_23                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_26                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_29                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_32                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_35                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_41                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_5                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_8                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |              9 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                              |                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                               |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                              |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                               |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                              |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                              |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                               |                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                              |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                               |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                               |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[4]                                                                                 |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                               |                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                               |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                               |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[3]                                                                                 |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                               |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                               |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[14]                                                                                |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[13]                                                                                |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[12]                                                                                |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[11]                                                                                |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[10]                                                                                |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                 |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[8]                                                                                 |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                                 |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[7]                                                                                 |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[9]                                                                                 |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[6]                                                                                 |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                                 |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[5]                                                                                 |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/qn                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             10 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/qn                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i]_0[0]                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i]_0[0]                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             10 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/qn                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/qn                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                            |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                            |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                         |                9 |             14 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_dmrplen[16]_i_1_n_0                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             15 |         1.15 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/axiif_srw_reg_rep[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             16 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_srw_reg_rep[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/E[0]                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                 |                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_bufq                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             17 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_2[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_2[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_2[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_2[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             17 |         1.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                             |                                                                                                                                                         |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_2[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_2[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/M00_ARESETN[0]                                                                                             |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             18 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_alen                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_2[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_2[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                    |                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             18 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_2[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_2[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                    |                                                                                                                                                         |                8 |             18 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             19 |         1.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             19 |         1.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             19 |         1.27 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             19 |         1.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                      |                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                         |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                      |                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                         |                9 |             20 |         2.22 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             21 |         1.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_7                                                                                       |               20 |             22 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_3                                                                                       |               19 |             22 |         1.16 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_14                                                                                      |               22 |             22 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                         |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                   |                                                                                                                                                         |                3 |             23 |         7.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                         |                8 |             23 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                   |                                                                                                                                                         |                3 |             23 |         7.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                             |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                              |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_adtr[30]_i_1_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                              |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/reg_ctrl_dmrptop[31]_i_1_n_0                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_2[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_2[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                9 |             29 |         3.22 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             29 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             29 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             29 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             29 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_2[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_2[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             29 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             29 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             29 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             29 |         2.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  |                                                                                                                                                         |               11 |             31 |         2.82 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  |                                                                                                                                                         |               14 |             31 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[7]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[6]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[5]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[4]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[3]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[2]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[1]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/E[0]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[31]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[63]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[415]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[671]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[639]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[607]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[575]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[543]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[511]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[479]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[447]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[383]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[351]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[287]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[255]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[319]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[223]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[191]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[159]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[127]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[95]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[82]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[28]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[767]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[735]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[703]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[799]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[1023]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[991]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[959]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[927]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[895]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[863]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[831]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               31 |             32 |         1.03 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[28]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[1]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[2]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[3]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[4]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[5]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[6]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[0]_0[7]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[28]_1[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[28]_1[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[7]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[6]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[5]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[4]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[3]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[2]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[1]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[0]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[7]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[6]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[5]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[4]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[3]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[2]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[1]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[0]_0[0]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[7]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[0][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/cycle_reg[0][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/cycle_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[3]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[7]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[6]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[5]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[4]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[2]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[1]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/E[0]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[639]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[223]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[319]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[255]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[287]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[351]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[383]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[415]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[447]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[479]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[511]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[543]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[575]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[607]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[191]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[671]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[703]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[735]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[767]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[799]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[831]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[863]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[895]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[927]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[959]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[991]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[1023]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[31]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[63]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[95]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[127]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[159]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/cycle_reg[0][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[28]_0[3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[223]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[191]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[159]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[127]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[95]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[63]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[31]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[319]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[28]_1[7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[287]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[255]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[383]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[351]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[287]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[255]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[319]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[223]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[191]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[159]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[127]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[95]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[63]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[31]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[415]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[831]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[1]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[0]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[639]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[671]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[703]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[735]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[1023]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[991]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[959]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[927]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[895]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[863]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[799]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[767]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[735]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[703]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[671]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[639]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[607]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[575]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[543]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[511]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[479]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[447]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[767]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[799]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[831]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[863]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[2]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[991]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[799]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[831]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[863]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[895]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[927]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[959]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[1023]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[287]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[511]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[543]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[479]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[575]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[447]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[607]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[639]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[671]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[415]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[383]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[703]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[351]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[735]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[255]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[319]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[767]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[223]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[191]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[159]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[127]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[95]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[63]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[31]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/cycle_reg[0][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[0][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[7]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[6]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[5]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[4]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[0]_0[3]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[415]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[447]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[479]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[383]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[511]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[543]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[575]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[607]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[351]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[6]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[63]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[31]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[5]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[95]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[1023]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[991]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[959]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[927]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[895]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[863]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[831]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[799]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[767]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[735]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[703]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[671]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[511]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[895]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[863]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[831]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[895]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[767]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[735]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[703]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[671]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[639]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[607]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[575]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[543]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[639]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[479]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[447]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[415]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[383]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[351]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[287]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[255]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[319]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[223]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[191]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[159]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[127]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[223]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[607]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[575]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[543]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[511]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[479]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[447]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[415]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[383]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[351]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[287]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[255]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[319]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[799]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[191]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[159]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[127]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[95]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[63]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[31]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[5]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[4]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[3]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[2]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[1]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[0]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[959]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[991]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[1023]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[6]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[927]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[959]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[0][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/cycle_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[0]_0[7]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[2]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[28]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[3]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[4]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[1023]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[991]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[927]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/cycle_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[28]_0[1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/E[1]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_dmrp_stat_reg[1][0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |                6 |             40 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                         |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                    |                                                                                                                                                         |               13 |             43 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                         |               13 |             43 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1132]_i_1__0_n_0                                                                                                                 |                                                                                                                                                         |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_keep_addr[31]_i_1_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               25 |             48 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               14 |             59 |         4.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/swbd_aresetn[0]                                                                                             |               21 |             63 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               48 |             64 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               54 |             64 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               52 |             64 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               52 |             64 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               63 |             64 |         1.02 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               61 |             64 |         1.05 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               56 |             64 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               45 |             64 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               53 |             64 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               49 |             64 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               57 |             64 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               48 |             64 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               59 |             64 |         1.08 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               52 |             64 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_1[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               59 |             64 |         1.08 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/axiif_srw_reg_rep[0]                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               53 |             64 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               20 |             66 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                                         |               30 |             80 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                          |                                                                                                                                                         |               35 |             80 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                                         |               33 |             80 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                          |                                                                                                                                                         |               30 |             80 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                         |               40 |             83 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                         |               31 |             83 |         2.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_0                                                                                                                |                                                                                                                                                         |               31 |             83 |         2.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_0                                                                                                                |                                                                                                                                                         |               41 |             83 |         2.02 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13                                                                                      |               41 |             86 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                                      |               40 |             86 |         2.15 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4                                                                                       |               39 |             86 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                         |               40 |             87 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                             |                                                                                                                                                         |               35 |             87 |         2.49 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                         |               35 |             87 |         2.49 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                             |                                                                                                                                                         |               40 |             87 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                         |               37 |             88 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_0                                                                                                                |                                                                                                                                                         |               37 |             88 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                         |               30 |             88 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_0                                                                                                                |                                                                                                                                                         |               30 |             88 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                9 |             89 |         9.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               10 |             89 |         8.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_0                                                                                                           |                                                                                                                                                         |               47 |             94 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_0                                                                                                           |                                                                                                                                                         |               45 |             94 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                         |               45 |             94 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                         |               46 |             94 |         2.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                         |                6 |             96 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                         |                6 |             96 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                         |                6 |             96 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                         |               43 |            101 |         2.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_0                                                                                                              |                                                                                                                                                         |               38 |            101 |         2.66 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                         |               38 |            101 |         2.66 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_0                                                                                                              |                                                                                                                                                         |               43 |            101 |         2.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               12 |            103 |         8.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               10 |            103 |        10.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                         |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                         |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                         |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                      |                                                                                                                                                         |               21 |            130 |         6.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                         |               58 |            130 |         2.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/state_reg[s_ready_i][0]                                                |                                                                                                                                                         |               21 |            130 |         6.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                         |               62 |            130 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/state_reg[s_ready_i][0]                                                |                                                                                                                                                         |               19 |            130 |         6.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                      |                                                                                                                                                         |               19 |            130 |         6.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                                         |               60 |            135 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                                         |               57 |            135 |         2.37 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                         |                                                                                                                                                         |               24 |            144 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                         |                                                                                                                                                         |               22 |            144 |         6.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                   |                                                                                                                                                         |               60 |            144 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_0                                                                                        |                                                                                                                                                         |               53 |            144 |         2.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                   |                                                                                                                                                         |               66 |            144 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_0                                                                                        |                                                                                                                                                         |               53 |            144 |         2.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                         |               71 |            145 |         2.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                    |                                                                                                                                                         |               63 |            145 |         2.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                    |                                                                                                                                                         |               71 |            145 |         2.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_0[0] |                                                                                                                                                         |               25 |            145 |         5.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                         |               61 |            145 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                         |               23 |            145 |         6.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                    |                                                                                                                                                         |               71 |            147 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                    |                                                                                                                                                         |               58 |            147 |         2.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                         |               72 |            147 |         2.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                         |               58 |            147 |         2.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_18                                                                                      |               79 |            156 |         1.97 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_21                                                                                      |              104 |            156 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_17                                                                                      |               81 |            156 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_22                                                                                      |               82 |            156 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_16                                                                                      |               88 |            156 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_28                                                                                      |               78 |            156 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_24                                                                                      |               82 |            156 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_15                                                                                      |               73 |            156 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_27                                                                                      |               74 |            156 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_25                                                                                      |               79 |            156 |         1.97 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             |                                                                                                                                                         |               71 |            238 |         3.35 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[2][255]_i_1__15_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              116 |            256 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[0][255]_i_1__17_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              116 |            256 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[1][255]_i_1__16_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              115 |            256 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              160 |            257 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[1][341]_i_1__8_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              117 |            257 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              145 |            257 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              163 |            257 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              163 |            257 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[2][341]_i_1__14_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              136 |            257 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              163 |            257 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[1][341]_i_1__14_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              136 |            257 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[0][341]_i_1__14_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              144 |            257 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              162 |            257 |         1.59 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              146 |            257 |         1.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[2][341]_i_1__8_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              120 |            257 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              159 |            257 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1314]_i_1_n_0                                                                                                                     |                                                                                                                                                         |               57 |            257 |         4.51 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[0][341]_i_1__10_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              112 |            257 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              185 |            257 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[1][341]_i_1__10_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              105 |            257 |         2.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[2][341]_i_1__10_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              108 |            257 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[2][341]_i_1__12_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              142 |            257 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                         |               57 |            257 |         4.51 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[1][341]_i_1__12_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              140 |            257 |         1.84 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[0][341]_i_1__12_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            257 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              145 |            257 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              142 |            257 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              122 |            257 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[0][341]_i_1__8_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              136 |            257 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[2][341]_i_1__4_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              125 |            257 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              149 |            257 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[1][341]_i_1__4_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              125 |            257 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[0][341]_i_1__4_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              135 |            257 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              167 |            257 |         1.54 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              148 |            257 |         1.74 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              139 |            257 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            257 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               87 |            257 |         2.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              160 |            257 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               86 |            257 |         2.99 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              154 |            257 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][341]_i_1__6_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               96 |            257 |         2.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__15_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            269 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__15_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              140 |            269 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__15_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              179 |            269 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               98 |            270 |         2.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               96 |            270 |         2.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               96 |            270 |         2.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr_1                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               25 |            271 |        10.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr_1                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               24 |            271 |        11.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               86 |            276 |         3.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              144 |            286 |         1.99 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              195 |            286 |         1.47 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              181 |            286 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              195 |            286 |         1.47 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              194 |            286 |         1.47 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              170 |            286 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              164 |            286 |         1.74 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axiif_wdata                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              139 |            288 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2080]_i_1_n_0                                                                                                                     |                                                                                                                                                         |               73 |            288 |         3.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                         |               76 |            288 |         3.79 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              216 |            292 |         1.35 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |              110 |            299 |         2.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               27 |            303 |        11.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               25 |            303 |        12.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/queue[1][341]_i_1__17_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              173 |            320 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue[1][341]_i_1__19_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              152 |            320 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue[1][341]_i_1__21_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               39 |            320 |         8.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |               20 |            320 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              131 |            320 |         2.44 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue[1][341]_i_1__20_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               49 |            320 |         6.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/queue[1][341]_i_1__16_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              110 |            320 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue[1][341]_i_1__22_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              121 |            320 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              121 |            320 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[1][341]_i_1__24_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              127 |            320 |         2.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              123 |            320 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/queue[1][341]_i_1__18_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |            320 |        13.91 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue[0][341]_i_1__17_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              127 |            320 |         2.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/p_0_in__0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |               23 |            320 |        13.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |               20 |            320 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_6[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              152 |            320 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              173 |            320 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              122 |            320 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |               20 |            320 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_5[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              148 |            320 |         2.16 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_4[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              124 |            320 |         2.58 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[1][341]_i_1__13_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            321 |         2.24 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              150 |            321 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[2][341]_i_1__13_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              146 |            321 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[2][341]_i_1__3_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              139 |            321 |         2.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[1][341]_i_1__3_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              142 |            321 |         2.26 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[0][341]_i_1__3_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              146 |            321 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[0][341]_i_1__7_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              169 |            321 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              164 |            321 |         1.96 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              128 |            321 |         2.51 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              131 |            321 |         2.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              164 |            321 |         1.96 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[0][341]_i_1__13_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              157 |            321 |         2.04 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[0][341]_i_1__11_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              165 |            321 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[1][341]_i_1__11_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              154 |            321 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              156 |            321 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][341]_i_1__9_n_0                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              153 |            321 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            321 |         2.24 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              124 |            321 |         2.59 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              123 |            321 |         2.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[1][341]_i_1__9_n_0                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            321 |         2.24 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[2][341]_i_1__9_n_0                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              145 |            321 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[0][341]_i_1__5_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              168 |            321 |         1.91 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[2][341]_i_1__5_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              165 |            321 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[1][341]_i_1__5_n_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              162 |            321 |         1.98 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i___187_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              146 |            326 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              167 |            326 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              166 |            326 |         1.96 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              173 |            326 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              151 |            326 |         2.16 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___187_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              156 |            326 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              159 |            326 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              142 |            326 |         2.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/i___187_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              164 |            326 |         1.99 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              179 |            326 |         1.82 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              153 |            326 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            326 |         2.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/i___187_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              162 |            326 |         2.01 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              197 |            326 |         1.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/i___187_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              160 |            326 |         2.04 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              178 |            326 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              171 |            326 |         1.91 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              156 |            326 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              183 |            326 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              184 |            326 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              180 |            326 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              172 |            326 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/i___187_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              158 |            326 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              187 |            326 |         1.74 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              170 |            326 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              193 |            326 |         1.69 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              159 |            326 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              179 |            326 |         1.82 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              135 |            326 |         2.41 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              143 |            326 |         2.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              168 |            326 |         1.94 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___187_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              170 |            326 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/lmring_ful10                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              220 |            329 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              209 |            329 |         1.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/lmring_ful10                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              225 |            329 |         1.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/lmring_ful10                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              197 |            329 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              202 |            329 |         1.63 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/E[0]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              188 |            329 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/E[0]                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              181 |            329 |         1.82 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/lmring_ful10                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              211 |            329 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                                       |              157 |            330 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2                                                                                       |              153 |            330 |         2.16 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12                                                                                      |              166 |            330 |         1.99 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11                                                                                      |              163 |            330 |         2.02 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1                                                                                       |              174 |            330 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5                                                                                       |              167 |            330 |         1.98 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6                                                                                       |              166 |            330 |         1.99 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                                       |              160 |            330 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                                       |              156 |            330 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                         |              156 |            330 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                         |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_20                                                                                      |              205 |            400 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_26                                                                                      |              193 |            400 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_29                                                                                      |              207 |            400 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_19                                                                                      |              226 |            464 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_30                                                                                      |              206 |            464 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23                                                                                      |              209 |            464 |         2.22 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                                       |              112 |            512 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_19                                                                                      |              110 |            512 |         4.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5                                                                                       |              111 |            512 |         4.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2                                                                                       |              109 |            512 |         4.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1                                                                                       |              110 |            512 |         4.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23                                                                                      |              119 |            512 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/cxd1                                                                                                                                                | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_30                                                                                      |              111 |            512 |         4.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/cxd1                                                                                                                                                | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                                       |              115 |            512 |         4.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/cxd1                                                                                                                                                | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                                      |              115 |            512 |         4.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6                                                                                       |              126 |            512 |         4.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                                       |              110 |            512 |         4.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/cxd1                                                                                                                                                | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13                                                                                      |              110 |            512 |         4.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cxd1                                                                                                                                                | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11                                                                                      |              114 |            512 |         4.49 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4                                                                                       |              114 |            512 |         4.49 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/cxd1                                                                                                                                                | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12                                                                                      |              126 |            512 |         4.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/cxd1                                                                                                                                                 | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                         |              114 |            512 |         4.49 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              460 |            618 |         1.34 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              476 |            618 |         1.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              440 |            618 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              472 |            618 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              474 |            618 |         1.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              457 |            618 |         1.35 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              461 |            618 |         1.34 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              467 |            618 |         1.32 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              446 |            618 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              442 |            618 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              474 |            618 |         1.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              487 |            618 |         1.27 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              481 |            618 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              451 |            618 |         1.37 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              447 |            618 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2        | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |              446 |            618 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                             |                                                                                                                                                         |              337 |           1330 |         3.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn_BUFG[0]                                                                                               |             2100 |           3783 |         1.80 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


