

library ieee;
use ieee.std_logic_1164.all;

entity notGateTB is
end notGateTB;

architecture testbench of notGateTB is
   -- Declare signals for testbench
   signal  y_tb, z_tb : std_logic := '0';
   
  
   component notGate
      port( y : in std_logic;
            z : out std_logic);
   end component;

begin
   -- Instantiate the AND gate
   dut: notGate port map ( y_tb, z_tb);

   -- Stimulus process
   stimulus_process: process
   begin
      -- Test case 1: x='0', y='0'
    
      y_tb <= '0';
      wait for 10 ns;

      -- Test case 2: x='0', y='1'
     
      y_tb <= '1';
      wait for 10 ns;

     

      -- Add more test cases as needed

      -- End simulation
      
   end process stimulus_process;

end testbench;
