23:10:58 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07c/temp_xsdb_launch_script.tcl
23:11:00 INFO  : Registering command handlers for Vitis TCF services
23:11:01 INFO  : XSCT server has started successfully.
23:11:01 INFO  : Successfully done setting XSCT server connection channel  
23:11:01 INFO  : plnx-install-location is set to ''
23:11:01 INFO  : Successfully done setting workspace for the tool. 
23:11:01 INFO  : Successfully done query RDI_DATADIR 
23:12:02 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07c/Lab07cHW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
23:12:02 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07c/Lab07cHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
03:16:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07c/temp_xsdb_launch_script.tcl
03:16:01 INFO  : Registering command handlers for Vitis TCF services
03:16:03 INFO  : XSCT server has started successfully.
03:16:03 INFO  : Successfully done setting XSCT server connection channel  
03:16:03 INFO  : plnx-install-location is set to ''
03:16:03 INFO  : Successfully done query RDI_DATADIR 
03:16:03 INFO  : Successfully done setting workspace for the tool. 
03:34:35 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
03:36:08 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
03:37:19 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
03:40:24 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
03:42:45 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
03:42:58 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
03:43:18 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:19:26 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:19:56 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:20:35 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:21:03 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/wrapper/system_wrapper.bit"
04:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:21:33 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:21:33 INFO  : 'jtag frequency' command is executed.
04:21:33 INFO  : Context for 'APU' is selected.
04:21:34 INFO  : System reset is completed.
04:21:37 INFO  : 'after 3000' command is executed.
04:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:21:38 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:21:38 INFO  : Context for 'APU' is selected.
04:21:38 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
04:21:38 INFO  : Context for 'APU' is selected.
04:21:38 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:21:38 INFO  : 'ps7_init' command is executed.
04:21:38 INFO  : 'ps7_post_config' command is executed.
04:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:38 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
04:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:21:38 INFO  : Memory regions updated for context APU
04:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:21:38 INFO  : 'con' command is executed.
04:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:21:38 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:23:48 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:24:41 INFO  : Disconnected from the channel tcfchan#1.
04:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:24:43 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:24:43 INFO  : 'jtag frequency' command is executed.
04:24:43 INFO  : Context for 'APU' is selected.
04:24:43 INFO  : System reset is completed.
04:24:46 INFO  : 'after 3000' command is executed.
04:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:24:47 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:24:47 INFO  : Context for 'APU' is selected.
04:24:48 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:24:48 INFO  : 'configparams force-mem-access 1' command is executed.
04:24:48 INFO  : Context for 'APU' is selected.
04:24:48 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:24:48 INFO  : 'ps7_init' command is executed.
04:24:48 INFO  : 'ps7_post_config' command is executed.
04:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:48 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
04:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:24:48 INFO  : Memory regions updated for context APU
04:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:48 INFO  : 'con' command is executed.
04:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:24:48 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:28:45 INFO  : Disconnected from the channel tcfchan#2.
04:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:28:47 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:28:47 INFO  : 'jtag frequency' command is executed.
04:28:47 INFO  : Context for 'APU' is selected.
04:28:47 INFO  : System reset is completed.
04:28:50 INFO  : 'after 3000' command is executed.
04:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:28:51 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:28:51 INFO  : Context for 'APU' is selected.
04:28:52 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:28:52 INFO  : Context for 'APU' is selected.
04:28:52 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:28:52 INFO  : 'ps7_init' command is executed.
04:28:52 INFO  : 'ps7_post_config' command is executed.
04:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:28:52 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:28:52 INFO  : 'configparams force-mem-access 0' command is executed.
04:28:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:28:52 INFO  : Memory regions updated for context APU
04:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:28:53 INFO  : 'con' command is executed.
04:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:28:53 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:29:12 INFO  : Disconnected from the channel tcfchan#3.
04:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:29:13 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:29:13 INFO  : 'jtag frequency' command is executed.
04:29:13 INFO  : Context for 'APU' is selected.
04:29:13 INFO  : System reset is completed.
04:29:16 INFO  : 'after 3000' command is executed.
04:29:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:29:18 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:29:18 INFO  : Context for 'APU' is selected.
04:29:19 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:29:19 INFO  : 'configparams force-mem-access 1' command is executed.
04:29:19 INFO  : Context for 'APU' is selected.
04:29:19 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:29:19 INFO  : 'ps7_init' command is executed.
04:29:19 INFO  : 'ps7_post_config' command is executed.
04:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:19 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
04:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:29:19 INFO  : Memory regions updated for context APU
04:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:19 INFO  : 'con' command is executed.
04:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:29:19 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:32:21 INFO  : Disconnected from the channel tcfchan#4.
04:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:32:22 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:32:22 INFO  : 'jtag frequency' command is executed.
04:32:22 INFO  : Context for 'APU' is selected.
04:32:22 INFO  : System reset is completed.
04:32:25 INFO  : 'after 3000' command is executed.
04:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:32:26 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:32:26 INFO  : Context for 'APU' is selected.
04:32:27 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
04:32:27 INFO  : Context for 'APU' is selected.
04:32:27 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:32:28 INFO  : 'ps7_init' command is executed.
04:32:28 INFO  : 'ps7_post_config' command is executed.
04:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:32:28 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
04:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:32:28 INFO  : Memory regions updated for context APU
04:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:32:28 INFO  : 'con' command is executed.
04:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:32:28 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:33:40 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:33:50 INFO  : Disconnected from the channel tcfchan#5.
04:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:33:51 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:33:51 INFO  : 'jtag frequency' command is executed.
04:33:51 INFO  : Context for 'APU' is selected.
04:33:51 INFO  : System reset is completed.
04:33:54 INFO  : 'after 3000' command is executed.
04:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:33:56 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:33:56 INFO  : Context for 'APU' is selected.
04:33:57 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
04:33:57 INFO  : Context for 'APU' is selected.
04:33:57 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:33:57 INFO  : 'ps7_init' command is executed.
04:33:57 INFO  : 'ps7_post_config' command is executed.
04:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:57 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
04:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:33:57 INFO  : Memory regions updated for context APU
04:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:57 INFO  : 'con' command is executed.
04:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:33:57 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:46:41 INFO  : Disconnected from the channel tcfchan#6.
04:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:46:42 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:46:42 INFO  : 'jtag frequency' command is executed.
04:46:42 INFO  : Context for 'APU' is selected.
04:46:42 INFO  : System reset is completed.
04:46:45 INFO  : 'after 3000' command is executed.
04:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:46:46 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:46:46 INFO  : Context for 'APU' is selected.
04:46:47 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
04:46:47 INFO  : Context for 'APU' is selected.
04:46:47 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:46:47 INFO  : 'ps7_init' command is executed.
04:46:47 INFO  : 'ps7_post_config' command is executed.
04:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:47 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
04:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:46:48 INFO  : Memory regions updated for context APU
04:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:48 INFO  : 'con' command is executed.
04:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:46:48 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:47:52 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:49:21 INFO  : Disconnected from the channel tcfchan#7.
04:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:22 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:49:22 INFO  : 'jtag frequency' command is executed.
04:49:22 INFO  : Context for 'APU' is selected.
04:49:22 INFO  : System reset is completed.
04:49:25 INFO  : 'after 3000' command is executed.
04:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:49:27 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:49:27 INFO  : Context for 'APU' is selected.
04:49:28 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
04:49:28 INFO  : Context for 'APU' is selected.
04:49:28 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:49:28 INFO  : 'ps7_init' command is executed.
04:49:28 INFO  : 'ps7_post_config' command is executed.
04:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:28 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:49:28 INFO  : 'configparams force-mem-access 0' command is executed.
04:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:49:28 INFO  : Memory regions updated for context APU
04:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:28 INFO  : 'con' command is executed.
04:49:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:49:28 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:52:16 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:52:23 INFO  : Disconnected from the channel tcfchan#8.
04:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:52:24 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:52:24 INFO  : 'jtag frequency' command is executed.
04:52:24 INFO  : Context for 'APU' is selected.
04:52:24 INFO  : System reset is completed.
04:52:27 INFO  : 'after 3000' command is executed.
04:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:52:28 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:52:28 INFO  : Context for 'APU' is selected.
04:52:29 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
04:52:29 INFO  : Context for 'APU' is selected.
04:52:29 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:52:29 INFO  : 'ps7_init' command is executed.
04:52:29 INFO  : 'ps7_post_config' command is executed.
04:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:29 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
04:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:52:29 INFO  : Memory regions updated for context APU
04:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:29 INFO  : 'con' command is executed.
04:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:52:29 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:52:57 INFO  : Disconnected from the channel tcfchan#9.
04:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:52:59 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:52:59 INFO  : 'jtag frequency' command is executed.
04:52:59 INFO  : Context for 'APU' is selected.
04:52:59 INFO  : System reset is completed.
04:53:02 INFO  : 'after 3000' command is executed.
04:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:53:03 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:53:03 INFO  : Context for 'APU' is selected.
04:53:04 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:53:04 INFO  : Context for 'APU' is selected.
04:53:04 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:53:04 INFO  : 'ps7_init' command is executed.
04:53:04 INFO  : 'ps7_post_config' command is executed.
04:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:53:04 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:53:04 INFO  : 'configparams force-mem-access 0' command is executed.
04:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:53:04 INFO  : Memory regions updated for context APU
04:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:53:04 INFO  : 'con' command is executed.
04:53:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:53:04 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
04:53:47 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
04:53:58 INFO  : Disconnected from the channel tcfchan#10.
04:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:54:00 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:54:00 INFO  : 'jtag frequency' command is executed.
04:54:00 INFO  : Context for 'APU' is selected.
04:54:00 INFO  : System reset is completed.
04:54:03 INFO  : 'after 3000' command is executed.
04:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:54:04 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
04:54:04 INFO  : Context for 'APU' is selected.
04:54:05 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
04:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
04:54:05 INFO  : Context for 'APU' is selected.
04:54:05 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
04:54:05 INFO  : 'ps7_init' command is executed.
04:54:05 INFO  : 'ps7_post_config' command is executed.
04:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:05 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

04:54:05 INFO  : Memory regions updated for context APU
04:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:05 INFO  : 'con' command is executed.
04:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:54:05 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:00:57 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
05:02:26 INFO  : Disconnected from the channel tcfchan#11.
05:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:02:27 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:02:27 INFO  : 'jtag frequency' command is executed.
05:02:27 INFO  : Context for 'APU' is selected.
05:02:27 INFO  : System reset is completed.
05:02:30 INFO  : 'after 3000' command is executed.
05:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:02:32 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:02:32 INFO  : Context for 'APU' is selected.
05:02:33 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:02:33 INFO  : 'configparams force-mem-access 1' command is executed.
05:02:33 INFO  : Context for 'APU' is selected.
05:02:33 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:02:33 INFO  : 'ps7_init' command is executed.
05:02:33 INFO  : 'ps7_post_config' command is executed.
05:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:02:33 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
05:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:02:33 INFO  : Memory regions updated for context APU
05:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:02:33 INFO  : 'con' command is executed.
05:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:02:33 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:03:28 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
05:03:38 INFO  : Disconnected from the channel tcfchan#12.
05:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:03:39 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:03:39 INFO  : 'jtag frequency' command is executed.
05:03:39 INFO  : Context for 'APU' is selected.
05:03:39 INFO  : System reset is completed.
05:03:42 INFO  : 'after 3000' command is executed.
05:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:03:44 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:03:44 INFO  : Context for 'APU' is selected.
05:03:45 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
05:03:45 INFO  : Context for 'APU' is selected.
05:03:45 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:03:45 INFO  : 'ps7_init' command is executed.
05:03:45 INFO  : 'ps7_post_config' command is executed.
05:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:45 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
05:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:03:45 INFO  : Memory regions updated for context APU
05:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:45 INFO  : 'con' command is executed.
05:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:03:45 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:06:16 INFO  : Disconnected from the channel tcfchan#13.
05:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:06:17 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:06:17 INFO  : 'jtag frequency' command is executed.
05:06:17 INFO  : Context for 'APU' is selected.
05:06:17 INFO  : System reset is completed.
05:06:20 INFO  : 'after 3000' command is executed.
05:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:06:22 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:06:22 INFO  : Context for 'APU' is selected.
05:06:23 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
05:06:23 INFO  : Context for 'APU' is selected.
05:06:23 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:06:23 INFO  : 'ps7_init' command is executed.
05:06:23 INFO  : 'ps7_post_config' command is executed.
05:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:23 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
05:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:06:23 INFO  : Memory regions updated for context APU
05:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:23 INFO  : 'con' command is executed.
05:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:06:23 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:09:56 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
05:10:05 INFO  : Disconnected from the channel tcfchan#14.
05:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:10:07 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:10:07 INFO  : 'jtag frequency' command is executed.
05:10:07 INFO  : Context for 'APU' is selected.
05:10:07 INFO  : System reset is completed.
05:10:10 INFO  : 'after 3000' command is executed.
05:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:10:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:10:11 INFO  : Context for 'APU' is selected.
05:10:12 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:10:12 INFO  : 'configparams force-mem-access 1' command is executed.
05:10:12 INFO  : Context for 'APU' is selected.
05:10:12 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:10:12 INFO  : 'ps7_init' command is executed.
05:10:12 INFO  : 'ps7_post_config' command is executed.
05:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:12 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
05:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:10:12 INFO  : Memory regions updated for context APU
05:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:12 INFO  : 'con' command is executed.
05:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:10:12 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:10:36 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
05:10:47 INFO  : Disconnected from the channel tcfchan#15.
05:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:10:48 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:10:48 INFO  : 'jtag frequency' command is executed.
05:10:48 INFO  : Context for 'APU' is selected.
05:10:48 INFO  : System reset is completed.
05:10:51 INFO  : 'after 3000' command is executed.
05:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:10:52 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:10:52 INFO  : Context for 'APU' is selected.
05:10:54 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
05:10:54 INFO  : Context for 'APU' is selected.
05:10:54 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:10:54 INFO  : 'ps7_init' command is executed.
05:10:54 INFO  : 'ps7_post_config' command is executed.
05:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:54 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:10:54 INFO  : 'configparams force-mem-access 0' command is executed.
05:10:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:10:54 INFO  : Memory regions updated for context APU
05:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:54 INFO  : 'con' command is executed.
05:10:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:10:54 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:11:23 INFO  : Disconnected from the channel tcfchan#16.
05:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:11:24 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:11:24 INFO  : 'jtag frequency' command is executed.
05:11:24 INFO  : Context for 'APU' is selected.
05:11:24 INFO  : System reset is completed.
05:11:27 INFO  : 'after 3000' command is executed.
05:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:11:28 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:11:28 INFO  : Context for 'APU' is selected.
05:11:29 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
05:11:29 INFO  : Context for 'APU' is selected.
05:11:29 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:11:29 INFO  : 'ps7_init' command is executed.
05:11:29 INFO  : 'ps7_post_config' command is executed.
05:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:11:29 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
05:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:11:29 INFO  : Memory regions updated for context APU
05:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:11:29 INFO  : 'con' command is executed.
05:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:11:29 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:25:58 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07c/Lab07cHW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
05:25:58 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07c/Lab07cHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
05:26:06 INFO  : Disconnected from the channel tcfchan#17.
05:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:07 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:26:07 INFO  : 'jtag frequency' command is executed.
05:26:07 INFO  : Context for 'APU' is selected.
05:26:07 INFO  : System reset is completed.
05:26:10 INFO  : 'after 3000' command is executed.
05:26:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:26:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:26:11 INFO  : Context for 'APU' is selected.
05:26:12 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
05:26:12 INFO  : Context for 'APU' is selected.
05:26:12 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:26:12 INFO  : 'ps7_init' command is executed.
05:26:12 INFO  : 'ps7_post_config' command is executed.
05:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:12 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
05:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:26:12 INFO  : Memory regions updated for context APU
05:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:26:12 INFO  : 'con' command is executed.
05:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:26:12 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:27:46 INFO  : Disconnected from the channel tcfchan#18.
05:29:03 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
05:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:29:12 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:29:12 INFO  : 'jtag frequency' command is executed.
05:29:12 INFO  : Context for 'APU' is selected.
05:29:12 INFO  : System reset is completed.
05:29:15 INFO  : 'after 3000' command is executed.
05:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:29:17 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:29:17 INFO  : Context for 'APU' is selected.
05:29:17 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
05:29:17 INFO  : Context for 'APU' is selected.
05:29:17 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:29:17 INFO  : 'ps7_init' command is executed.
05:29:17 INFO  : 'ps7_post_config' command is executed.
05:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:17 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
05:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:29:17 INFO  : Memory regions updated for context APU
05:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:17 INFO  : 'con' command is executed.
05:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:29:17 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:30:47 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
05:30:56 INFO  : Disconnected from the channel tcfchan#20.
05:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:30:57 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:30:57 INFO  : 'jtag frequency' command is executed.
05:30:57 INFO  : Context for 'APU' is selected.
05:30:57 INFO  : System reset is completed.
05:31:00 INFO  : 'after 3000' command is executed.
05:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:31:01 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:31:01 INFO  : Context for 'APU' is selected.
05:31:01 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:01 INFO  : Context for 'APU' is selected.
05:31:01 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:31:01 INFO  : 'ps7_init' command is executed.
05:31:01 INFO  : 'ps7_post_config' command is executed.
05:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:02 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:02 INFO  : Memory regions updated for context APU
05:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:02 INFO  : 'con' command is executed.
05:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:31:02 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
05:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:32:35 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/wrapper/system_wrapper.bit"
05:32:44 INFO  : Disconnected from the channel tcfchan#21.
05:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:32:45 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:32:45 INFO  : 'jtag frequency' command is executed.
05:32:45 INFO  : Context for 'APU' is selected.
05:32:45 INFO  : System reset is completed.
05:32:48 INFO  : 'after 3000' command is executed.
05:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:32:49 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
05:32:49 INFO  : Context for 'APU' is selected.
05:32:49 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
05:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
05:32:49 INFO  : Context for 'APU' is selected.
05:32:49 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
05:32:49 INFO  : 'ps7_init' command is executed.
05:32:49 INFO  : 'ps7_post_config' command is executed.
05:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:32:50 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
05:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

05:32:50 INFO  : Memory regions updated for context APU
05:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:32:50 INFO  : 'con' command is executed.
05:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:32:50 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:10:54 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:11:01 INFO  : Disconnected from the channel tcfchan#22.
06:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:11:02 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:11:02 INFO  : 'jtag frequency' command is executed.
06:11:02 INFO  : Context for 'APU' is selected.
06:11:02 INFO  : System reset is completed.
06:11:05 INFO  : 'after 3000' command is executed.
06:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:11:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:11:06 INFO  : Context for 'APU' is selected.
06:11:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
06:11:06 INFO  : Context for 'APU' is selected.
06:11:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:11:07 INFO  : 'ps7_init' command is executed.
06:11:07 INFO  : 'ps7_post_config' command is executed.
06:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:11:07 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
06:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:11:07 INFO  : Memory regions updated for context APU
06:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:11:07 INFO  : 'con' command is executed.
06:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:11:07 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:14:00 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:14:09 INFO  : Disconnected from the channel tcfchan#23.
06:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:14:10 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:14:10 INFO  : 'jtag frequency' command is executed.
06:14:10 INFO  : Context for 'APU' is selected.
06:14:10 INFO  : System reset is completed.
06:14:13 INFO  : 'after 3000' command is executed.
06:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:14:14 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:14:15 INFO  : Context for 'APU' is selected.
06:14:15 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
06:14:15 INFO  : Context for 'APU' is selected.
06:14:15 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:14:15 INFO  : 'ps7_init' command is executed.
06:14:15 INFO  : 'ps7_post_config' command is executed.
06:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:14:15 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:14:15 INFO  : 'configparams force-mem-access 0' command is executed.
06:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:14:15 INFO  : Memory regions updated for context APU
06:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:14:15 INFO  : 'con' command is executed.
06:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:14:15 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:16:35 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:16:48 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:16:55 INFO  : Disconnected from the channel tcfchan#24.
06:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:16:56 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:16:56 INFO  : 'jtag frequency' command is executed.
06:16:56 INFO  : Context for 'APU' is selected.
06:16:56 INFO  : System reset is completed.
06:16:59 INFO  : 'after 3000' command is executed.
06:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:17:00 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:17:00 INFO  : Context for 'APU' is selected.
06:17:00 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
06:17:00 INFO  : Context for 'APU' is selected.
06:17:00 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:17:00 INFO  : 'ps7_init' command is executed.
06:17:00 INFO  : 'ps7_post_config' command is executed.
06:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:17:00 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
06:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:17:00 INFO  : Memory regions updated for context APU
06:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:17:00 INFO  : 'con' command is executed.
06:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:17:00 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:18:02 INFO  : Disconnected from the channel tcfchan#25.
06:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:18:03 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:18:03 INFO  : 'jtag frequency' command is executed.
06:18:03 INFO  : Context for 'APU' is selected.
06:18:03 INFO  : System reset is completed.
06:18:06 INFO  : 'after 3000' command is executed.
06:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:18:08 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:18:08 INFO  : Context for 'APU' is selected.
06:18:08 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
06:18:08 INFO  : Context for 'APU' is selected.
06:18:08 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:18:08 INFO  : 'ps7_init' command is executed.
06:18:08 INFO  : 'ps7_post_config' command is executed.
06:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:08 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
06:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:18:08 INFO  : Memory regions updated for context APU
06:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:08 INFO  : 'con' command is executed.
06:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:18:08 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:18:24 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:18:33 INFO  : Disconnected from the channel tcfchan#26.
06:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:18:34 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:18:34 INFO  : 'jtag frequency' command is executed.
06:18:34 INFO  : Context for 'APU' is selected.
06:18:34 INFO  : System reset is completed.
06:18:37 INFO  : 'after 3000' command is executed.
06:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:18:38 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:18:38 INFO  : Context for 'APU' is selected.
06:18:38 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
06:18:38 INFO  : Context for 'APU' is selected.
06:18:38 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:18:38 INFO  : 'ps7_init' command is executed.
06:18:38 INFO  : 'ps7_post_config' command is executed.
06:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:39 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:18:39 INFO  : 'configparams force-mem-access 0' command is executed.
06:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:18:39 INFO  : Memory regions updated for context APU
06:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:39 INFO  : 'con' command is executed.
06:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:18:39 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:19:41 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:19:49 INFO  : Disconnected from the channel tcfchan#27.
06:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:19:50 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:19:50 INFO  : 'jtag frequency' command is executed.
06:19:50 INFO  : Context for 'APU' is selected.
06:19:50 INFO  : System reset is completed.
06:19:53 INFO  : 'after 3000' command is executed.
06:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:19:54 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:19:54 INFO  : Context for 'APU' is selected.
06:19:54 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:19:54 INFO  : 'configparams force-mem-access 1' command is executed.
06:19:54 INFO  : Context for 'APU' is selected.
06:19:54 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:19:54 INFO  : 'ps7_init' command is executed.
06:19:54 INFO  : 'ps7_post_config' command is executed.
06:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:54 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
06:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:19:54 INFO  : Memory regions updated for context APU
06:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:54 INFO  : 'con' command is executed.
06:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:19:54 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:20:36 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:20:41 INFO  : Disconnected from the channel tcfchan#28.
06:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:20:42 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:20:42 INFO  : 'jtag frequency' command is executed.
06:20:42 INFO  : Context for 'APU' is selected.
06:20:42 INFO  : System reset is completed.
06:20:45 INFO  : 'after 3000' command is executed.
06:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:20:46 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:20:46 INFO  : Context for 'APU' is selected.
06:20:46 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:20:46 INFO  : 'configparams force-mem-access 1' command is executed.
06:20:46 INFO  : Context for 'APU' is selected.
06:20:46 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:20:47 INFO  : 'ps7_init' command is executed.
06:20:47 INFO  : 'ps7_post_config' command is executed.
06:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:20:47 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
06:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:20:47 INFO  : Memory regions updated for context APU
06:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:20:47 INFO  : 'con' command is executed.
06:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:20:47 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:20:59 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:21:05 INFO  : Disconnected from the channel tcfchan#29.
06:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:21:06 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:21:06 INFO  : 'jtag frequency' command is executed.
06:21:06 INFO  : Context for 'APU' is selected.
06:21:06 INFO  : System reset is completed.
06:21:09 INFO  : 'after 3000' command is executed.
06:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:21:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:21:11 INFO  : Context for 'APU' is selected.
06:21:11 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:21:11 INFO  : 'configparams force-mem-access 1' command is executed.
06:21:11 INFO  : Context for 'APU' is selected.
06:21:11 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:21:11 INFO  : 'ps7_init' command is executed.
06:21:11 INFO  : 'ps7_post_config' command is executed.
06:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:11 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
06:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:21:11 INFO  : Memory regions updated for context APU
06:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:11 INFO  : 'con' command is executed.
06:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:21:11 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:21:53 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:22:04 INFO  : Disconnected from the channel tcfchan#30.
06:22:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:22:05 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:22:05 INFO  : 'jtag frequency' command is executed.
06:22:05 INFO  : Context for 'APU' is selected.
06:22:05 INFO  : System reset is completed.
06:22:08 INFO  : 'after 3000' command is executed.
06:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:22:09 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:22:09 INFO  : Context for 'APU' is selected.
06:22:09 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
06:22:09 INFO  : Context for 'APU' is selected.
06:22:09 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:22:10 INFO  : 'ps7_init' command is executed.
06:22:10 INFO  : 'ps7_post_config' command is executed.
06:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:22:10 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
06:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:22:10 INFO  : Memory regions updated for context APU
06:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:22:10 INFO  : 'con' command is executed.
06:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:22:10 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:22:34 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:22:41 INFO  : Disconnected from the channel tcfchan#31.
06:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:22:42 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:22:42 INFO  : 'jtag frequency' command is executed.
06:22:42 INFO  : Context for 'APU' is selected.
06:22:42 INFO  : System reset is completed.
06:22:45 INFO  : 'after 3000' command is executed.
06:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:22:46 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:22:46 INFO  : Context for 'APU' is selected.
06:22:46 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:22:46 INFO  : 'configparams force-mem-access 1' command is executed.
06:22:46 INFO  : Context for 'APU' is selected.
06:22:46 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:22:46 INFO  : 'ps7_init' command is executed.
06:22:46 INFO  : 'ps7_post_config' command is executed.
06:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:22:46 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
06:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:22:46 INFO  : Memory regions updated for context APU
06:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:22:47 INFO  : 'con' command is executed.
06:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:22:47 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:23:12 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:23:18 INFO  : Disconnected from the channel tcfchan#32.
06:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:23:19 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:23:19 INFO  : 'jtag frequency' command is executed.
06:23:19 INFO  : Context for 'APU' is selected.
06:23:19 INFO  : System reset is completed.
06:23:22 INFO  : 'after 3000' command is executed.
06:23:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:23:24 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:23:24 INFO  : Context for 'APU' is selected.
06:23:24 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
06:23:24 INFO  : Context for 'APU' is selected.
06:23:24 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:23:24 INFO  : 'ps7_init' command is executed.
06:23:24 INFO  : 'ps7_post_config' command is executed.
06:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:23:24 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:23:24 INFO  : 'configparams force-mem-access 0' command is executed.
06:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:23:24 INFO  : Memory regions updated for context APU
06:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:23:24 INFO  : 'con' command is executed.
06:23:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:23:24 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
06:51:27 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:52:17 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
06:52:40 INFO  : Disconnected from the channel tcfchan#33.
06:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:52:41 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:52:41 INFO  : 'jtag frequency' command is executed.
06:52:41 INFO  : Context for 'APU' is selected.
06:52:42 INFO  : System reset is completed.
06:52:45 INFO  : 'after 3000' command is executed.
06:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:52:46 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
06:52:46 INFO  : Context for 'APU' is selected.
06:52:46 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
06:52:46 INFO  : 'configparams force-mem-access 1' command is executed.
06:52:46 INFO  : Context for 'APU' is selected.
06:52:46 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
06:52:46 INFO  : 'ps7_init' command is executed.
06:52:46 INFO  : 'ps7_post_config' command is executed.
06:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:52:46 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:52:46 INFO  : 'configparams force-mem-access 0' command is executed.
06:52:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:52:46 INFO  : Memory regions updated for context APU
06:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:52:46 INFO  : 'con' command is executed.
06:52:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:52:46 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
07:24:57 INFO  : Disconnected from the channel tcfchan#34.
11:01:24 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07c/temp_xsdb_launch_script.tcl
11:01:26 INFO  : Registering command handlers for Vitis TCF services
11:01:28 INFO  : XSCT server has started successfully.
11:01:28 INFO  : plnx-install-location is set to ''
11:01:28 INFO  : Successfully done setting XSCT server connection channel  
11:01:28 INFO  : Successfully done query RDI_DATADIR 
11:01:28 INFO  : Successfully done setting workspace for the tool. 
11:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:01:56 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/wrapper/system_wrapper.bit"
11:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:10 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:02:10 INFO  : 'jtag frequency' command is executed.
11:02:10 INFO  : Context for 'APU' is selected.
11:02:10 INFO  : System reset is completed.
11:02:13 INFO  : 'after 3000' command is executed.
11:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:02:14 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
11:02:14 INFO  : Context for 'APU' is selected.
11:02:14 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
11:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:14 INFO  : Context for 'APU' is selected.
11:02:14 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
11:02:15 INFO  : 'ps7_init' command is executed.
11:02:15 INFO  : 'ps7_post_config' command is executed.
11:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:15 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:15 INFO  : Memory regions updated for context APU
11:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:15 INFO  : 'con' command is executed.
11:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:15 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
11:08:04 INFO  : Checking for BSP changes to sync application flags for project 'Lab07cSW'...
11:08:13 INFO  : Disconnected from the channel tcfchan#1.
11:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:14 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:08:14 INFO  : 'jtag frequency' command is executed.
11:08:14 INFO  : Context for 'APU' is selected.
11:08:14 INFO  : System reset is completed.
11:08:17 INFO  : 'after 3000' command is executed.
11:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:08:19 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
11:08:19 INFO  : Context for 'APU' is selected.
11:08:20 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
11:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:20 INFO  : Context for 'APU' is selected.
11:08:20 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
11:08:20 INFO  : 'ps7_init' command is executed.
11:08:20 INFO  : 'ps7_post_config' command is executed.
11:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:21 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:21 INFO  : Memory regions updated for context APU
11:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:21 INFO  : 'con' command is executed.
11:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:08:21 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
11:27:34 INFO  : Saving repository preferences.
11:28:01 INFO  : Disconnected from the channel tcfchan#2.
11:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:02 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
11:28:02 INFO  : 'jtag frequency' command is executed.
11:28:02 INFO  : Context for 'APU' is selected.
11:28:02 INFO  : System reset is completed.
11:28:05 INFO  : 'after 3000' command is executed.
11:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
11:28:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit"
11:28:06 INFO  : Context for 'APU' is selected.
11:28:08 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa'.
11:28:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:08 INFO  : Context for 'APU' is selected.
11:28:08 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl' is done.
11:28:08 INFO  : 'ps7_init' command is executed.
11:28:08 INFO  : 'ps7_post_config' command is executed.
11:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:08 INFO  : The application '/home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07c/Lab07cHW/export/Lab07cHW/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07c/Lab07cSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07c/Lab07cSW/Debug/Lab07cSW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:08 INFO  : Memory regions updated for context APU
11:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:08 INFO  : 'con' command is executed.
11:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:08 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07c/.sdk/launch_scripts/single_application_debug/debugger_lab07csw-default.tcl'
16:38:30 INFO  : Disconnected from the channel tcfchan#3.
02:51:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07c/temp_xsdb_launch_script.tcl
02:51:11 INFO  : Registering command handlers for Vitis TCF services
02:51:12 INFO  : XSCT server has started successfully.
02:51:12 INFO  : plnx-install-location is set to ''
02:51:12 INFO  : Successfully done setting XSCT server connection channel  
02:51:12 INFO  : Successfully done setting workspace for the tool. 
02:51:12 INFO  : Successfully done query RDI_DATADIR 
