$date
	Wed Mar 21 23:36:40 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0057 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0057 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0057 $end
$scope module clk $end
$var reg 1 # clk $end
$upscope $end
$scope module pls1 $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$scope module clock1 $end
$var wire 1 % clk $end
$scope module CLK1 $end
$var reg 1 & clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
x$
0#
x"
0!
$end
#12
1&
1%
1#
1!
#24
1$
1"
0&
0%
0#
0!
#29
0$
0"
#34
1$
1"
#36
1&
1%
1#
1!
#48
0&
0%
0#
0!
#53
0$
0"
#58
1$
1"
#60
1&
1%
1#
1!
#72
0&
0%
0#
0!
#77
0$
0"
#82
1$
1"
#84
1&
1%
1#
1!
#96
0&
0%
0#
0!
#101
0$
0"
#106
1$
1"
#108
1&
1%
1#
1!
#120
0&
0%
0#
0!
