var g_data = {"57":{"st":"inst","pa":0,"n":"/top/dut_if","l":"SystemVerilog","sn":128,"du":{"n":"work.BFM_if","s":1,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"dut_if","s":57,"z":1}],"loc":{"cp":93.02,"data":{"t":[172,160,1]}}},"58":{"st":"inst","pa":0,"n":"/top/internals_if","l":"SystemVerilog","sn":128,"du":{"n":"work.INTERNALS_if","s":2,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"internals_if","s":58,"z":1}],"loc":{"cp":71.87,"data":{"t":[32,23,1]}}},"61":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U/PLL_frquency_mult","l":"Verilog","sn":139,"du":{"n":"work.PLL","s":21,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"Common_Block_U","s":60,"b":1},{"n":"PLL_frquency_mult","s":61,"z":1}],"loc":{"cp":51.51,"data":{"s":[11,11,1],"t":[132,4,1]}}},"62":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U/clock_divider","l":"Verilog","sn":139,"du":{"n":"work.Clock_Div","s":22,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"Common_Block_U","s":60,"b":1},{"n":"clock_divider","s":62,"z":1}],"loc":{"cp":81.00,"data":{"s":[7,7,1],"b":[3,3,1],"fc":[1,1,1],"t":[50,12,1]}}},"63":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U/clock_divider1","l":"Verilog","sn":139,"du":{"n":"work.Clock_Div","s":22,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"Common_Block_U","s":60,"b":1},{"n":"clock_divider1","s":63,"z":1}],"loc":{"cp":91.00,"data":{"s":[7,7,1],"b":[3,3,1],"fc":[1,1,1],"t":[50,32,1]}}},"60":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U","l":"Verilog","sn":138,"du":{"n":"work.Common_Block","s":20,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"Common_Block_U","s":60,"z":1}],"children":[{"n":"clock_divider1","id":63,"zf":1,"tc":91.00,"s":100.00,"b":100.00,"fc":100.00,"t":64.00},{"n":"clock_divider","id":62,"zf":1,"tc":81.00,"s":100.00,"b":100.00,"fc":100.00,"t":24.00},{"n":"PLL_frquency_mult","id":61,"zf":1,"tc":51.51,"s":100.00,"t":3.03}],"rec":{"cp":77.74,"data":{"s":[37,36],"b":[10,9],"fc":[2,2],"t":[262,62]}},"loc":{"cp":75.55,"data":{"s":[12,11,1],"b":[4,3,1],"t":[40,24,1]}}},"66":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U/GasKet_U","l":"Verilog","sn":143,"du":{"n":"work.GasKet","s":25,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_TX_U","s":65,"b":1},{"n":"GasKet_U","s":66,"z":1}],"loc":{"cp":93.62,"data":{"s":[49,44,1],"b":[21,19,1],"fc":[5,5,1],"t":[208,196,1]}}},"68":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U/Encoding_U/line_coding_8_10_U","l":"Verilog","sn":145,"du":{"n":"work.line_coding_8_10","s":27,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_TX_U","s":65,"b":1},{"n":"Encoding_U","s":67,"b":1},{"n":"line_coding_8_10_U","s":68,"z":1}],"loc":{"cp":78.20,"data":{"s":[539,517,1],"b":[273,260,1],"fc":[4,1,1],"t":[60,58,1]}}},"69":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U/Encoding_U/FSM_RD_U","l":"Verilog","sn":145,"du":{"n":"work.FSM_RD","s":28,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_TX_U","s":65,"b":1},{"n":"Encoding_U","s":67,"b":1},{"n":"FSM_RD_U","s":69,"z":1}],"loc":{"cp":77.94,"data":{"s":[16,12,1],"b":[13,8,1],"t":[74,72,1]}}},"67":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U/Encoding_U","l":"Verilog","sn":143,"du":{"n":"work.Encoding","s":26,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_TX_U","s":65,"b":1},{"n":"Encoding_U","s":67,"z":1}],"children":[{"n":"FSM_RD_U","id":69,"zf":1,"tc":77.94,"s":75.00,"b":61.53,"t":97.29},{"n":"line_coding_8_10_U","id":68,"zf":1,"tc":78.20,"s":95.91,"b":95.23,"fc":25.00,"t":96.66}],"rec":{"cp":78.17,"data":{"s":[555,529],"b":[286,268],"fc":[4,1],"t":[150,148]}},"loc":{"cp":97.61,"data":{"t":[84,82,1]}}},"65":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U","l":"Verilog","sn":142,"du":{"n":"work.PCS_TX","s":24,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_TX_U","s":65,"z":1}],"children":[{"n":"Encoding_U","id":67,"zf":1,"tc":78.17,"s":95.31,"b":93.70,"fc":25.00,"t":98.66},{"n":"GasKet_U","id":66,"zf":1,"tc":93.62,"s":89.79,"b":90.47,"fc":100.00,"t":94.23}],"rec":{"cp":87.90,"data":{"s":[604,573],"b":[307,287],"fc":[9,6],"t":[352,340]}},"loc":{"cp":92.30,"data":{"t":[130,120,1]}}},"71":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/Comma_Detection_U","l":"Verilog","sn":148,"du":{"n":"work.Comma_Detection","s":30,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"Comma_Detection_U","s":71,"z":1}],"loc":{"cp":87.02,"data":{"s":[50,46,1],"b":[46,42,1],"fc":[17,10,1],"fs":[3,3,1],"ft":[5,5,1],"t":[80,64,1]}}},"74":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/write_inst/bin_gray_write","l":"Verilog","sn":151,"du":{"n":"work.binToGray","s":33,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"write_inst","s":73,"b":1},{"n":"bin_gray_write","s":74,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"fe":[8,8,1],"t":[20,20,1]}}},"73":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/write_inst","l":"Verilog","sn":150,"du":{"n":"work.write_pointer_control","s":32,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"write_inst","s":73,"z":1}],"children":[{"n":"bin_gray_write","id":74,"zf":1,"tc":100.00,"s":100.00,"fe":100.00,"t":100.00}],"rec":{"cp":60.69,"data":{"s":[27,21],"b":[8,5],"fc":[2,0],"fe":[11,8],"t":[84,76]}},"loc":{"cp":42.94,"data":{"s":[17,11,1],"b":[8,5,1],"fc":[2,0,1],"fe":[3,0,1],"t":[64,56,1]}}},"76":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/read_inst/bin_gray_read","l":"Verilog","sn":153,"du":{"n":"work.binToGray","s":33,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"read_inst","s":75,"b":1},{"n":"bin_gray_read","s":76,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"fe":[8,8,1],"t":[20,20,1]}}},"75":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/read_inst","l":"Verilog","sn":150,"du":{"n":"work.read_pointer_control","s":34,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"read_inst","s":75,"z":1}],"children":[{"n":"bin_gray_read","id":76,"zf":1,"tc":100.00,"s":100.00,"fe":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[18,18],"b":[5,5],"fc":[2,2],"fe":[10,10],"t":[80,80]}},"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1],"fc":[2,2,1],"fe":[2,2,1],"t":[60,60,1]}}},"77":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/elastic_mem_inst","l":"Verilog","sn":150,"du":{"n":"work.elastic_memory","s":35,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"elastic_mem_inst","s":77,"z":1}],"loc":{"cp":92.99,"data":{"s":[5,5,1],"b":[4,3,1],"fc":[2,2,1],"t":[66,64,1]}}},"78":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/sync_unit_inst","l":"Verilog","sn":150,"du":{"n":"work.synchronous_unit","s":36,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"sync_unit_inst","s":78,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"t":[66,66,1]}}},"80":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/Threshold_Monitor_Inst/gray_to_bin_write","l":"Verilog","sn":156,"du":{"n":"work.GrayToBinary","s":38,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"Threshold_Monitor_Inst","s":79,"b":1},{"n":"gray_to_bin_write","s":80,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4,1],"t":[20,20,1]}}},"81":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/Threshold_Monitor_Inst/gray_to_bin_read","l":"Verilog","sn":156,"du":{"n":"work.GrayToBinary","s":38,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"Threshold_Monitor_Inst","s":79,"b":1},{"n":"gray_to_bin_read","s":81,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4,1],"t":[20,20,1]}}},"79":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/Threshold_Monitor_Inst","l":"Verilog","sn":150,"du":{"n":"work.thresholdMonitor","s":37,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"b":1},{"n":"Threshold_Monitor_Inst","s":79,"z":1}],"children":[{"n":"gray_to_bin_read","id":81,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"gray_to_bin_write","id":80,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":67.72,"data":{"s":[13,12],"b":[2,1],"fc":[1,0],"fe":[1,1],"t":[54,52]}},"loc":{"cp":65.25,"data":{"s":[5,4,1],"b":[2,1,1],"fc":[1,0,1],"fe":[1,1,1],"t":[54,52,1]}}},"72":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer","l":"Verilog","sn":148,"du":{"n":"work.elasticBuffer","s":31,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"buffer","s":72,"z":1}],"children":[{"n":"Threshold_Monitor_Inst","id":79,"zf":1,"tc":67.72,"s":92.30,"b":50.00,"fc":0.00,"fe":100.00,"t":96.29},{"n":"sync_unit_inst","id":78,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"elastic_mem_inst","id":77,"zf":1,"tc":92.99,"s":100.00,"b":75.00,"fc":100.00,"t":96.96},{"n":"read_inst","id":75,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00,"t":100.00},{"n":"write_inst","id":73,"zf":1,"tc":60.69,"s":77.77,"b":62.50,"fc":0.00,"fe":72.72,"t":90.47}],"rec":{"cp":81.30,"data":{"s":[73,66],"b":[23,18],"fc":[7,4],"fe":[22,19],"t":[284,268]}},"loc":{"cp":94.91,"data":{"t":[118,112,1]}}},"82":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/decode","l":"Verilog","sn":148,"du":{"n":"work.decoder","s":39,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"decode","s":82,"z":1}],"loc":{"cp":98.12,"data":{"s":[1131,1068,1],"b":[551,530,1],"fc":[3,3,1],"fe":[8,8,1],"t":[112,112,1]}}},"83":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/rx_status","l":"Verilog","sn":148,"du":{"n":"work.Reeceiver_Status","s":40,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"rx_status","s":83,"z":1}],"loc":{"cp":57.40,"data":{"s":[9,5,1],"b":[8,4,1],"t":[18,12,1]}}},"84":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/rx_gasket","l":"Verilog","sn":148,"du":{"n":"work.GasKet_RX","s":41,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"b":1},{"n":"rx_gasket","s":84,"z":1}],"loc":{"cp":89.13,"data":{"s":[27,25,1],"b":[25,22,1],"fc":[21,17,1],"t":[240,228,1]}}},"70":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U","l":"Verilog","sn":142,"du":{"n":"work.PCS_RX","s":29,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"b":1},{"n":"PCS_RX_U","s":70,"z":1}],"children":[{"n":"rx_gasket","id":84,"zf":1,"tc":89.13,"s":92.59,"b":88.00,"fc":80.95,"t":95.00},{"n":"rx_status","id":83,"zf":1,"tc":57.40,"s":55.55,"b":50.00,"t":66.66},{"n":"decode","id":82,"zf":1,"tc":98.12,"s":94.42,"b":96.18,"fc":100.00,"fe":100.00,"t":100.00},{"n":"buffer","id":72,"zf":1,"tc":81.30,"s":90.41,"b":78.26,"fc":57.14,"fe":86.36,"t":94.36},{"n":"Comma_Detection_U","id":71,"zf":1,"tc":87.02,"s":92.00,"b":91.30,"fc":58.82,"fs":100.00,"ft":100.00,"t":80.00}],"rec":{"cp":91.86,"data":{"s":[1290,1210],"b":[653,616],"fc":[48,34],"fe":[30,27],"fs":[3,3],"ft":[5,5],"t":[748,704]}},"loc":{"cp":91.46,"data":{"t":[164,150,1]}}},"64":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U","l":"Verilog","sn":138,"du":{"n":"work.PCS","s":23,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PCS_U","s":64,"z":1}],"children":[{"n":"PCS_RX_U","id":70,"zf":1,"tc":91.86,"s":93.79,"b":94.33,"fc":70.83,"fe":90.00,"fs":100.00,"ft":100.00,"t":94.11},{"n":"PCS_TX_U","id":65,"zf":1,"tc":87.90,"s":94.86,"b":93.48,"fc":66.66,"t":96.59}],"rec":{"cp":91.99,"data":{"s":[1894,1783],"b":[960,903],"fc":[57,40],"fe":[30,27],"fs":[3,3],"ft":[5,5],"t":[1084,1036]}},"loc":{"cp":95.23,"data":{"t":[210,200,1]}}},"86":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PMA_TX_U","l":"Verilog","sn":161,"du":{"n":"work.PMA_TX","s":43,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PMA_TX_U","s":86,"z":1}],"loc":{"cp":89.39,"data":{"s":[18,18,1],"b":[11,11,1],"fc":[5,3,1],"t":[82,80,1]}}},"87":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/channelInst","l":"Verilog","sn":161,"du":{"n":"work.Channel","s":44,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"channelInst","s":87,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16,1],"t":[4,4,1]}}},"88":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/dataSample","l":"Verilog","sn":161,"du":{"n":"work.Data_sampling","s":45,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"dataSample","s":88,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[1,1,1],"t":[2,2,1]}}},"91":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/phaseDetector","l":"Verilog","sn":166,"du":{"n":"work.BBPD","s":48,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"b":1},{"n":"CDRLoopInst","s":90,"b":1},{"n":"phaseDetector","s":91,"z":1}],"loc":{"cp":100.00,"data":{"s":[11,11,1],"b":[6,6,1],"fe":[4,4,1],"t":[22,22,1]}}},"92":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/Voting_U","l":"Verilog","sn":166,"du":{"n":"work.Box_Car_Voting","s":49,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"b":1},{"n":"CDRLoopInst","s":90,"b":1},{"n":"Voting_U","s":92,"z":1}],"loc":{"cp":73.33,"data":{"s":[13,13,1],"fe":[2,2,1],"t":[150,30,1]}}},"93":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/DLF_U","l":"Verilog","sn":166,"du":{"n":"work.Digital_Loop_Filter","s":50,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"b":1},{"n":"CDRLoopInst","s":90,"b":1},{"n":"DLF_U","s":93,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1],"t":[98,98,1]}}},"95":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/phase_interpolator/Clk_gen_U","l":"Verilog","sn":170,"du":{"n":"work.Clk_Gen","s":52,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"b":1},{"n":"CDRLoopInst","s":90,"b":1},{"n":"phase_interpolator","s":94,"b":1},{"n":"Clk_gen_U","s":95,"z":1}],"loc":{"cp":100.00,"data":{"s":[1084,1084,1],"b":[720,720,1],"t":[10,10,1]}}},"94":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/phase_interpolator","l":"Verilog","sn":166,"du":{"n":"work.PMIX","s":51,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"b":1},{"n":"CDRLoopInst","s":90,"b":1},{"n":"phase_interpolator","s":94,"z":1}],"children":[{"n":"Clk_gen_U","id":95,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00}],"rec":{"cp":81.26,"data":{"s":[1529,1525],"b":[749,744],"fc":[10,10],"t":[412,107]}},"loc":{"cp":76.77,"data":{"s":[445,441,1],"b":[29,24,1],"fc":[10,10,1],"t":[408,103,1]}}},"90":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst","l":"Verilog","sn":165,"du":{"n":"work.CDR_Loop","s":47,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"b":1},{"n":"CDRLoopInst","s":90,"z":1}],"children":[{"n":"phase_interpolator","id":94,"zf":1,"tc":81.26,"s":99.73,"b":99.33,"fc":100.00,"t":25.97},{"n":"DLF_U","id":93,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"Voting_U","id":92,"zf":1,"tc":73.33,"s":100.00,"fe":100.00,"t":20.00},{"n":"phaseDetector","id":91,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00,"t":100.00}],"rec":{"cp":86.59,"data":{"s":[1565,1561],"b":[760,755],"fc":[10,10],"fe":[6,6],"t":[646,219]}},"loc":{"cp":97.91,"data":{"s":[4,4,1],"t":[48,46,1]}}},"96":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/serialToparallel","l":"Verilog","sn":165,"du":{"n":"work.Serial_to_Parallel","s":53,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"b":1},{"n":"serialToparallel","s":96,"z":1}],"loc":{"cp":79.58,"data":{"s":[4,4,1],"b":[4,3,1],"fe":[2,1,1],"t":[30,28,1]}}},"89":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U","l":"Verilog","sn":161,"du":{"n":"work.PMA_RX","s":46,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"b":1},{"n":"PM_RX_U","s":89,"z":1}],"children":[{"n":"serialToparallel","id":96,"zf":1,"tc":79.58,"s":100.00,"b":75.00,"fe":50.00,"t":93.33},{"n":"CDRLoopInst","id":90,"zf":1,"tc":86.59,"s":99.74,"b":99.34,"fc":100.00,"fe":100.00,"t":33.90}],"rec":{"cp":84.92,"data":{"s":[1569,1565],"b":[764,758],"fc":[10,10],"fe":[8,7],"t":[694,265]}},"loc":{"cp":94.44,"data":{"t":[36,34,1]}}},"85":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U","l":"Verilog","sn":138,"du":{"n":"work.PMA","s":42,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"b":1},{"n":"PMA_U","s":85,"z":1}],"children":[{"n":"PM_RX_U","id":89,"zf":1,"tc":84.92,"s":99.74,"b":99.21,"fc":100.00,"fe":87.50,"t":38.18},{"n":"dataSample","id":88,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"channelInst","id":87,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"PMA_TX_U","id":86,"zf":1,"tc":89.39,"s":100.00,"b":100.00,"fc":60.00,"t":97.56}],"rec":{"cp":83.80,"data":{"s":[1610,1606],"b":[777,771],"fc":[16,14],"fe":[8,7],"t":[784,353]}},"loc":{"cp":96.96,"data":{"s":[4,4,1],"t":[66,62,1]}}},"59":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":128,"du":{"n":"work.PHY","s":19,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUT","s":59,"z":1}],"children":[{"n":"PMA_U","id":85,"zf":1,"tc":83.80,"s":99.75,"b":99.22,"fc":87.50,"fe":87.50,"t":45.02},{"n":"PCS_U","id":64,"zf":1,"tc":91.99,"s":94.13,"b":94.06,"fc":70.17,"fe":90.00,"fs":100.00,"ft":100.00,"t":95.57},{"n":"Common_Block_U","id":60,"zf":1,"tc":77.74,"s":97.29,"b":90.00,"fc":100.00,"t":23.66}],"rec":{"cp":89.25,"data":{"s":[3541,3425],"b":[1747,1683],"fc":[75,56],"fe":[38,34],"fs":[3,3],"ft":[5,5],"t":[2064,1395]}},"loc":{"cp":94.64,"data":{"t":[224,212,1]}}},"97":{"st":"inst","pa":0,"n":"/top/PPM_checker_PI_clk_U","l":"Verilog","sn":128,"du":{"n":"work.PPM_checker","s":54,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"PPM_checker_PI_clk_U","s":97,"z":1}],"loc":{"cp":77.61,"data":{"s":[12,12,1],"b":[4,4,1],"t":[134,118,1],"d":[4,4,1],"a":[4,0,1]}}},"98":{"st":"inst","pa":0,"n":"/top/DUTA","l":"Verilog","sn":128,"du":{"n":"work.my_assertion","s":55,"b":1},"bc":[{"n":"top","s":56,"b":1},{"n":"DUTA","s":98,"z":1}],"loc":{"cp":60.00,"data":{"t":[20,12,1]}}},"56":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":128,"du":{"n":"work.top","s":18,"b":1},"bc":[{"n":"top","s":56,"z":1}],"children":[{"n":"DUTA","id":98,"zf":1,"tc":60.00,"t":60.00},{"n":"PPM_checker_PI_clk_U","id":97,"zf":1,"tc":77.61,"s":100.00,"b":100.00,"t":88.05,"d":100.00,"a":0.00},{"n":"DUT","id":59,"zf":1,"tc":89.25,"s":96.72,"b":96.33,"fc":74.66,"fe":89.47,"fs":100.00,"ft":100.00,"t":67.58},{"n":"internals_if","id":58,"zf":1,"tc":71.87,"t":71.87},{"n":"dut_if","id":57,"zf":1,"tc":93.02,"t":93.02}],"rec":{"cp":80.04,"data":{"s":[3586,3470],"b":[1751,1687],"fc":[75,56],"fe":[38,34],"fs":[3,3],"ft":[5,5],"t":[2786,1760],"d":[4,4],"a":[4,0]}},"loc":{"cp":58.76,"data":{"s":[33,33,1],"t":[388,68,1]}}},"100":{"st":"inst","pa":0,"n":"/my_sequence_item_pkg","l":"SystemVerilog","sn":116,"du":{"n":"work.my_sequence_item_pkg","s":4,"b":1},"bc":[{"n":"my_sequence_item_pkg","s":100,"z":1}],"loc":{"cp":15.68,"data":{"s":[17,8,1],"b":[10,0,1],"fc":[2,0,1]}}},"101":{"st":"inst","pa":0,"n":"/my_sequence_pkg","l":"SystemVerilog","sn":117,"du":{"n":"work.my_sequence_pkg","s":5,"b":1},"bc":[{"n":"my_sequence_pkg","s":101,"z":1}],"loc":{"cp":53.61,"data":{"s":[90,60,1],"b":[54,15,1],"fc":[15,3,1],"a":[6,6,1]}}},"102":{"st":"inst","pa":0,"n":"/my_coverage_pkg","l":"SystemVerilog","sn":118,"du":{"n":"work.my_coverage_pkg","s":6,"b":1},"bc":[{"n":"my_coverage_pkg","s":102,"z":1}],"loc":{"cp":61.76,"data":{"s":[22,17,1],"b":[8,2,1],"gb":[107,100,1],"cvpc":[12,1],"g":[3,83.03,1]}}},"134":{"st":"inst","pa":0,"n":"/my_scoreboard_pkg","l":"SystemVerilog","sn":120,"du":{"n":"work.my_scoreboard_pkg","s":8,"b":1},"bc":[{"n":"my_scoreboard_pkg","s":134,"z":1}],"loc":{"cp":82.44,"data":{"s":[51,46,1],"b":[28,16,1],"fc":[8,8,1]}}},"135":{"st":"inst","pa":0,"n":"/my_sequencer_pkg","l":"SystemVerilog","sn":121,"du":{"n":"work.my_sequencer_pkg","s":9,"b":1},"bc":[{"n":"my_sequencer_pkg","s":135,"z":1}],"loc":{"cp":40.00,"data":{"s":[5,2,1]}}},"136":{"st":"inst","pa":0,"n":"/my_config_db_pkg","l":"SystemVerilog","sn":122,"du":{"n":"work.my_config_db_pkg","s":10,"b":1},"bc":[{"n":"my_config_db_pkg","s":136,"z":1}],"loc":{"cp":3.03,"data":{"s":[11,1,1],"b":[10,0,1],"fc":[2,0,1]}}},"137":{"st":"inst","pa":0,"n":"/my_monitor_pkg","l":"SystemVerilog","sn":123,"du":{"n":"work.my_monitor_pkg","s":11,"b":1},"bc":[{"n":"my_monitor_pkg","s":137,"z":1}],"loc":{"cp":63.63,"data":{"s":[22,17,1],"b":[4,2,1]}}},"138":{"st":"inst","pa":0,"n":"/my_driver_pkg","l":"SystemVerilog","sn":124,"du":{"n":"work.my_driver_pkg","s":12,"b":1},"bc":[{"n":"my_driver_pkg","s":138,"z":1}],"loc":{"cp":61.84,"data":{"s":[19,14,1],"b":[4,2,1]}}},"139":{"st":"inst","pa":0,"n":"/my_agent_pkg","l":"SystemVerilog","sn":125,"du":{"n":"work.my_agent_pkg","s":13,"b":1},"bc":[{"n":"my_agent_pkg","s":139,"z":1}],"loc":{"cp":58.75,"data":{"s":[20,16,1],"b":[8,3,1]}}},"140":{"st":"inst","pa":0,"n":"/my_env_pkg","l":"SystemVerilog","sn":126,"du":{"n":"work.my_env_pkg","s":14,"b":1},"bc":[{"n":"my_env_pkg","s":140,"z":1}],"loc":{"cp":58.33,"data":{"s":[12,8,1],"b":[2,1,1]}}},"141":{"st":"inst","pa":0,"n":"/my_test_pkg","l":"SystemVerilog","sn":127,"du":{"n":"work.my_test_pkg","s":15,"b":1},"bc":[{"n":"my_test_pkg","s":141,"z":1}],"loc":{"cp":65.45,"data":{"s":[40,36,1],"b":[22,9,1]}}},"48":{"st":"du","pa":0,"n":"work.BBPD","l":"Verilog","sn":167,"one_inst":91,"loc":{"cp":100.00,"data":{"s":[11,11,1],"b":[6,6,1],"fe":[4,4,1],"t":[22,22,1]}}},"1":{"st":"du","pa":0,"n":"work.BFM_if","l":"SystemVerilog","sn":1,"loc":{"cp":93.02,"data":{"t":[172,160,1]}}},"49":{"st":"du","pa":0,"n":"work.Box_Car_Voting","l":"Verilog","sn":168,"one_inst":92,"loc":{"cp":73.33,"data":{"s":[13,13,1],"fe":[2,2,1],"t":[150,30,1]}}},"47":{"st":"du","pa":0,"n":"work.CDR_Loop","l":"Verilog","sn":166,"one_inst":90,"loc":{"cp":97.91,"data":{"s":[4,4,1],"t":[48,46,1]}}},"44":{"st":"du","pa":0,"n":"work.Channel","l":"Verilog","sn":163,"one_inst":87,"loc":{"cp":100.00,"data":{"s":[16,16,1],"t":[4,4,1]}}},"52":{"st":"du","pa":0,"n":"work.Clk_Gen","l":"Verilog","sn":171,"one_inst":95,"loc":{"cp":100.00,"data":{"s":[1084,1084,1],"b":[720,720,1],"t":[10,10,1]}}},"22":{"st":"du","pa":0,"n":"work.Clock_Div","l":"Verilog","sn":141,"loc":{"cp":91.00,"data":{"s":[7,7,1],"b":[3,3,1],"fc":[1,1,1],"t":[50,32,1]}}},"30":{"st":"du","pa":0,"n":"work.Comma_Detection","l":"Verilog","sn":149,"one_inst":71,"loc":{"cp":87.02,"data":{"s":[50,46,1],"b":[46,42,1],"fc":[17,10,1],"fs":[3,3,1],"ft":[5,5,1],"t":[80,64,1]}}},"20":{"st":"du","pa":0,"n":"work.Common_Block","l":"Verilog","sn":139,"one_inst":60,"loc":{"cp":75.55,"data":{"s":[12,11,1],"b":[4,3,1],"t":[40,24,1]}}},"45":{"st":"du","pa":0,"n":"work.Data_sampling","l":"Verilog","sn":164,"one_inst":88,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[1,1,1],"t":[2,2,1]}}},"50":{"st":"du","pa":0,"n":"work.Digital_Loop_Filter","l":"Verilog","sn":169,"one_inst":93,"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1],"t":[98,98,1]}}},"26":{"st":"du","pa":0,"n":"work.Encoding","l":"Verilog","sn":145,"one_inst":67,"loc":{"cp":97.61,"data":{"t":[84,82,1]}}},"28":{"st":"du","pa":0,"n":"work.FSM_RD","l":"Verilog","sn":147,"one_inst":69,"loc":{"cp":77.94,"data":{"s":[16,12,1],"b":[13,8,1],"t":[74,72,1]}}},"25":{"st":"du","pa":0,"n":"work.GasKet","l":"Verilog","sn":144,"one_inst":66,"loc":{"cp":93.62,"data":{"s":[49,44,1],"b":[21,19,1],"fc":[5,5,1],"t":[208,196,1]}}},"41":{"st":"du","pa":0,"n":"work.GasKet_RX","l":"Verilog","sn":160,"one_inst":84,"loc":{"cp":89.13,"data":{"s":[27,25,1],"b":[25,22,1],"fc":[21,17,1],"t":[240,228,1]}}},"38":{"st":"du","pa":0,"n":"work.GrayToBinary","l":"Verilog","sn":157,"loc":{"cp":100.00,"data":{"s":[4,4,1],"t":[20,20,1]}}},"2":{"st":"du","pa":0,"n":"work.INTERNALS_if","l":"SystemVerilog","sn":1,"loc":{"cp":71.87,"data":{"t":[32,23,1]}}},"23":{"st":"du","pa":0,"n":"work.PCS","l":"Verilog","sn":142,"one_inst":64,"loc":{"cp":95.23,"data":{"t":[210,200,1]}}},"29":{"st":"du","pa":0,"n":"work.PCS_RX","l":"Verilog","sn":148,"one_inst":70,"loc":{"cp":91.46,"data":{"t":[164,150,1]}}},"24":{"st":"du","pa":0,"n":"work.PCS_TX","l":"Verilog","sn":143,"one_inst":65,"loc":{"cp":92.30,"data":{"t":[130,120,1]}}},"19":{"st":"du","pa":0,"n":"work.PHY","l":"Verilog","sn":138,"one_inst":59,"loc":{"cp":94.64,"data":{"t":[224,212,1]}}},"21":{"st":"du","pa":0,"n":"work.PLL","l":"Verilog","sn":140,"one_inst":61,"loc":{"cp":51.51,"data":{"s":[11,11,1],"t":[132,4,1]}}},"42":{"st":"du","pa":0,"n":"work.PMA","l":"Verilog","sn":161,"one_inst":85,"loc":{"cp":96.96,"data":{"s":[4,4,1],"t":[66,62,1]}}},"46":{"st":"du","pa":0,"n":"work.PMA_RX","l":"Verilog","sn":165,"one_inst":89,"loc":{"cp":94.44,"data":{"t":[36,34,1]}}},"43":{"st":"du","pa":0,"n":"work.PMA_TX","l":"Verilog","sn":162,"one_inst":86,"loc":{"cp":89.39,"data":{"s":[18,18,1],"b":[11,11,1],"fc":[5,3,1],"t":[82,80,1]}}},"51":{"st":"du","pa":0,"n":"work.PMIX","l":"Verilog","sn":170,"one_inst":94,"loc":{"cp":76.77,"data":{"s":[445,441,1],"b":[29,24,1],"fc":[10,10,1],"t":[408,103,1]}}},"54":{"st":"du","pa":0,"n":"work.PPM_checker","l":"Verilog","sn":173,"one_inst":97,"loc":{"cp":77.61,"data":{"s":[12,12,1],"b":[4,4,1],"t":[134,118,1],"d":[4,4,1],"a":[4,0,1]}}},"40":{"st":"du","pa":0,"n":"work.Reeceiver_Status","l":"Verilog","sn":159,"one_inst":83,"loc":{"cp":57.40,"data":{"s":[9,5,1],"b":[8,4,1],"t":[18,12,1]}}},"53":{"st":"du","pa":0,"n":"work.Serial_to_Parallel","l":"Verilog","sn":172,"one_inst":96,"loc":{"cp":79.58,"data":{"s":[4,4,1],"b":[4,3,1],"fe":[2,1,1],"t":[30,28,1]}}},"33":{"st":"du","pa":0,"n":"work.binToGray","l":"Verilog","sn":152,"loc":{"cp":100.00,"data":{"s":[10,10,1],"fe":[8,8,1],"t":[20,20,1]}}},"39":{"st":"du","pa":0,"n":"work.decoder","l":"Verilog","sn":158,"one_inst":82,"loc":{"cp":98.12,"data":{"s":[1131,1068,1],"b":[551,530,1],"fc":[3,3,1],"fe":[8,8,1],"t":[112,112,1]}}},"31":{"st":"du","pa":0,"n":"work.elasticBuffer","l":"Verilog","sn":150,"one_inst":72,"loc":{"cp":94.91,"data":{"t":[118,112,1]}}},"35":{"st":"du","pa":0,"n":"work.elastic_memory","l":"Verilog","sn":154,"one_inst":77,"loc":{"cp":92.99,"data":{"s":[5,5,1],"b":[4,3,1],"fc":[2,2,1],"t":[66,64,1]}}},"27":{"st":"du","pa":0,"n":"work.line_coding_8_10","l":"Verilog","sn":146,"one_inst":68,"loc":{"cp":78.20,"data":{"s":[539,517,1],"b":[273,260,1],"fc":[4,1,1],"t":[60,58,1]}}},"13":{"st":"du","pa":0,"n":"work.my_agent_pkg","l":"SystemVerilog","sn":125,"one_inst":139,"loc":{"cp":58.75,"data":{"s":[20,16,1],"b":[8,3,1]}}},"55":{"st":"du","pa":0,"n":"work.my_assertion","l":"Verilog","sn":174,"one_inst":98,"loc":{"cp":60.00,"data":{"t":[20,12,1]}}},"10":{"st":"du","pa":0,"n":"work.my_config_db_pkg","l":"SystemVerilog","sn":122,"one_inst":136,"loc":{"cp":3.03,"data":{"s":[11,1,1],"b":[10,0,1],"fc":[2,0,1]}}},"6":{"st":"du","pa":0,"n":"work.my_coverage_pkg","l":"SystemVerilog","sn":118,"one_inst":102,"loc":{"cp":61.76,"data":{"s":[22,17,1],"b":[8,2,1],"gb":[107,100,1],"cvpc":[12,1],"g":[3,83.03,1]}}},"12":{"st":"du","pa":0,"n":"work.my_driver_pkg","l":"SystemVerilog","sn":124,"one_inst":138,"loc":{"cp":61.84,"data":{"s":[19,14,1],"b":[4,2,1]}}},"14":{"st":"du","pa":0,"n":"work.my_env_pkg","l":"SystemVerilog","sn":126,"one_inst":140,"loc":{"cp":58.33,"data":{"s":[12,8,1],"b":[2,1,1]}}},"11":{"st":"du","pa":0,"n":"work.my_monitor_pkg","l":"SystemVerilog","sn":123,"one_inst":137,"loc":{"cp":63.63,"data":{"s":[22,17,1],"b":[4,2,1]}}},"8":{"st":"du","pa":0,"n":"work.my_scoreboard_pkg","l":"SystemVerilog","sn":120,"one_inst":134,"loc":{"cp":82.44,"data":{"s":[51,46,1],"b":[28,16,1],"fc":[8,8,1]}}},"4":{"st":"du","pa":0,"n":"work.my_sequence_item_pkg","l":"SystemVerilog","sn":116,"one_inst":100,"loc":{"cp":15.68,"data":{"s":[17,8,1],"b":[10,0,1],"fc":[2,0,1]}}},"5":{"st":"du","pa":0,"n":"work.my_sequence_pkg","l":"SystemVerilog","sn":117,"one_inst":101,"loc":{"cp":53.61,"data":{"s":[90,60,1],"b":[54,15,1],"fc":[15,3,1],"a":[6,6,1]}}},"9":{"st":"du","pa":0,"n":"work.my_sequencer_pkg","l":"SystemVerilog","sn":121,"one_inst":135,"loc":{"cp":40.00,"data":{"s":[5,2,1]}}},"15":{"st":"du","pa":0,"n":"work.my_test_pkg","l":"SystemVerilog","sn":127,"one_inst":141,"loc":{"cp":65.45,"data":{"s":[40,36,1],"b":[22,9,1]}}},"34":{"st":"du","pa":0,"n":"work.read_pointer_control","l":"Verilog","sn":153,"one_inst":75,"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1],"fc":[2,2,1],"fe":[2,2,1],"t":[60,60,1]}}},"36":{"st":"du","pa":0,"n":"work.synchronous_unit","l":"Verilog","sn":155,"one_inst":78,"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"t":[66,66,1]}}},"37":{"st":"du","pa":0,"n":"work.thresholdMonitor","l":"Verilog","sn":156,"one_inst":79,"loc":{"cp":65.25,"data":{"s":[5,4,1],"b":[2,1,1],"fc":[1,0,1],"fe":[1,1,1],"t":[54,52,1]}}},"18":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":128,"one_inst":56,"loc":{"cp":58.76,"data":{"s":[33,33,1],"t":[388,68,1]}}},"32":{"st":"du","pa":0,"n":"work.write_pointer_control","l":"Verilog","sn":151,"one_inst":73,"loc":{"cp":42.94,"data":{"s":[17,11,1],"b":[8,5,1],"fc":[2,0,1],"fe":[3,0,1],"t":[64,56,1]}}}};
processSummaryData(g_data);