
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -268.78

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.38

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.85    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.56    1.27    1.71 ^ gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.71   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.13    2.13   library removal time
                                  2.13   data required time
-----------------------------------------------------------------------------
                                  2.13   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.22    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.60    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.28    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.85    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.56    1.27    1.71 ^ gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.71   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.14    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.67    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.27    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   44.78    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   37.72    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   52.37    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.00    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18271_/A (BUF_X2)
    10   34.43    0.04    0.06    0.45 ^ _18271_/Z (BUF_X2)
                                         _12388_ (net)
                  0.04    0.00    0.46 ^ _18325_/A (BUF_X1)
    10   30.86    0.07    0.10    0.55 ^ _18325_/Z (BUF_X1)
                                         _12440_ (net)
                  0.07    0.01    0.56 ^ _18355_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    3.48    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   35.99    0.17    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.02    0.95 ^ _20581_/A1 (AND2_X1)
     1    1.78    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    9.88    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20583_/A (BUF_X1)
    10   22.95    0.03    0.07    1.10 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.03    0.00    1.10 v _20659_/A2 (NOR2_X1)
     1    2.93    0.03    0.04    1.14 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.14 ^ _30198_/CI (FA_X1)
     1    1.70    0.01    0.09    1.23 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.23 v _21174_/A (INV_X1)
     1    3.27    0.01    0.02    1.25 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.25 ^ _30199_/CI (FA_X1)
     1    3.50    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    4.67    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    3.84    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.56    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.77    0.01    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.78 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.78    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    3.93    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.45    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   10.23    0.04    0.05    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23966_/A1 (NOR2_X1)
     1    3.27    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    4.77    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    4.72    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    8.48    0.02    0.06    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    8.67    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   12.29    0.08    0.10    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.46 ^ _24666_/A (BUF_X2)
    10   18.52    0.02    0.05    2.52 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.02    0.00    2.52 ^ _24773_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.54 v _24773_/ZN (OAI21_X1)
                                         _01700_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.85    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.56    1.27    1.71 ^ gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.71   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[824]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.14    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.67    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.27    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   44.78    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   37.72    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   52.37    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.00    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18271_/A (BUF_X2)
    10   34.43    0.04    0.06    0.45 ^ _18271_/Z (BUF_X2)
                                         _12388_ (net)
                  0.04    0.00    0.46 ^ _18325_/A (BUF_X1)
    10   30.86    0.07    0.10    0.55 ^ _18325_/Z (BUF_X1)
                                         _12440_ (net)
                  0.07    0.01    0.56 ^ _18355_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    3.48    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   35.99    0.17    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.02    0.95 ^ _20581_/A1 (AND2_X1)
     1    1.78    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    9.88    0.03    0.02    1.03 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.03 v _20583_/A (BUF_X1)
    10   22.95    0.03    0.07    1.10 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.03    0.00    1.10 v _20659_/A2 (NOR2_X1)
     1    2.93    0.03    0.04    1.14 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.14 ^ _30198_/CI (FA_X1)
     1    1.70    0.01    0.09    1.23 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.23 v _21174_/A (INV_X1)
     1    3.27    0.01    0.02    1.25 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.25 ^ _30199_/CI (FA_X1)
     1    3.50    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    4.67    0.02    0.13    1.48 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.48 ^ _30207_/A (FA_X1)
     1    3.84    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.56    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.77    0.01    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.78 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.78    0.02    0.04    1.89 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.89 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    3.93    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.45    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   10.23    0.04    0.05    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23966_/A1 (NOR2_X1)
     1    3.27    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    4.77    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    4.72    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    8.48    0.02    0.06    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    8.67    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   12.29    0.08    0.10    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.46 ^ _24666_/A (BUF_X2)
    10   18.52    0.02    0.05    2.52 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.02    0.00    2.52 ^ _24773_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.54 v _24773_/ZN (OAI21_X1)
                                         _01700_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.06 (VIOLATED)
_17048_/Z                               0.20    0.23   -0.03 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20147_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   49.24  -23.91 (VIOLATED)
_27512_/ZN                             23.23   38.77  -15.54 (VIOLATED)
_19370_/ZN                             26.02   41.25  -15.24 (VIOLATED)
_22344_/ZN                             23.23   38.42  -15.18 (VIOLATED)
_27504_/ZN                             23.23   37.81  -14.58 (VIOLATED)
_20440_/ZN                             10.47   25.03  -14.55 (VIOLATED)
_27522_/ZN                             23.23   35.54  -12.31 (VIOLATED)
_18429_/ZN                             26.02   38.00  -11.98 (VIOLATED)
_20328_/ZN                             16.02   27.93  -11.91 (VIOLATED)
_19183_/ZN                             26.70   38.14  -11.43 (VIOLATED)
_22217_/ZN                             23.23   34.59  -11.36 (VIOLATED)
_22073_/ZN                             23.23   34.37  -11.14 (VIOLATED)
_24776_/ZN                             16.02   27.08  -11.06 (VIOLATED)
_18977_/ZN                             26.02   37.01  -10.99 (VIOLATED)
_20890_/ZN                             16.02   26.84  -10.82 (VIOLATED)
_18225_/ZN                             26.02   36.73  -10.71 (VIOLATED)
_18358_/ZN                             25.33   35.99  -10.66 (VIOLATED)
_22284_/ZN                             23.23   33.65  -10.42 (VIOLATED)
_22089_/ZN                             23.23   33.48  -10.25 (VIOLATED)
_22176_/ZN                             23.23   33.31  -10.08 (VIOLATED)
_22911_/ZN                             10.47   20.05   -9.58 (VIOLATED)
_20319_/Z                              25.33   34.88   -9.55 (VIOLATED)
_18055_/ZN                             28.99   38.40   -9.41 (VIOLATED)
_20147_/ZN                             10.47   19.80   -9.33 (VIOLATED)
_20318_/Z                              25.33   33.95   -8.62 (VIOLATED)
_19731_/ZN                             26.02   34.54   -8.52 (VIOLATED)
_19924_/ZN                             25.33   33.66   -8.33 (VIOLATED)
_18471_/ZN                             25.33   33.63   -8.30 (VIOLATED)
_18215_/ZN                             26.02   34.15   -8.14 (VIOLATED)
_17534_/ZN                             13.81   21.94   -8.13 (VIOLATED)
_19553_/ZN                             26.02   33.96   -7.95 (VIOLATED)
_22052_/ZN                             23.23   31.06   -7.83 (VIOLATED)
_18417_/ZN                             26.02   33.67   -7.66 (VIOLATED)
_22868_/ZN                             10.47   18.07   -7.60 (VIOLATED)
_18028_/ZN                             26.02   33.49   -7.47 (VIOLATED)
_25831_/ZN                             10.47   17.16   -6.69 (VIOLATED)
_22363_/ZN                             26.05   31.64   -5.58 (VIOLATED)
_22133_/ZN                             23.23   28.53   -5.30 (VIOLATED)
_20352_/ZN                             16.02   21.15   -5.13 (VIOLATED)
_18615_/ZN                             28.99   32.73   -3.74 (VIOLATED)
_18603_/ZN                             26.02   29.51   -3.50 (VIOLATED)
_23513_/ZN                             13.81   17.28   -3.47 (VIOLATED)
_23367_/ZN                             16.02   18.99   -2.97 (VIOLATED)
_18303_/ZN                             25.33   28.26   -2.93 (VIOLATED)
_17917_/ZN                             25.33   27.96   -2.63 (VIOLATED)
_23147_/ZN                             25.33   27.78   -2.45 (VIOLATED)
_27230_/ZN                             25.33   27.67   -2.34 (VIOLATED)
_26289_/ZN                             13.81   15.96   -2.15 (VIOLATED)
_28321_/ZN                             16.02   18.04   -2.02 (VIOLATED)
_19384_/ZN                             26.70   28.71   -2.01 (VIOLATED)
_21836_/ZN                             10.47   12.22   -1.75 (VIOLATED)
_20148_/ZN                             10.47   12.09   -1.62 (VIOLATED)
_17229_/ZN                             16.02   17.44   -1.42 (VIOLATED)
_17872_/ZN                             25.33   26.33   -1.00 (VIOLATED)
_27740_/ZN                             10.47   11.46   -0.99 (VIOLATED)
_20612_/ZN                             25.33   25.99   -0.66 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05509570613503456

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2775

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-23.91302490234375

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9441

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 56

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1215

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1657

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.08    0.24 ^ _16526_/Z (BUF_X2)
   0.10    0.34 ^ _16527_/Z (BUF_X2)
   0.05    0.39 ^ _18242_/Z (BUF_X2)
   0.06    0.45 ^ _18271_/Z (BUF_X2)
   0.10    0.55 ^ _18325_/Z (BUF_X1)
   0.07    0.62 v _18355_/Z (MUX2_X1)
   0.06    0.68 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.19    0.93 ^ _18358_/ZN (AOI21_X1)
   0.07    1.00 ^ _20581_/ZN (AND2_X1)
   0.02    1.03 v _20582_/ZN (AOI21_X1)
   0.07    1.10 v _20583_/Z (BUF_X1)
   0.04    1.14 ^ _20659_/ZN (NOR2_X1)
   0.09    1.23 v _30198_/S (FA_X1)
   0.02    1.25 ^ _21174_/ZN (INV_X1)
   0.09    1.35 v _30199_/S (FA_X1)
   0.13    1.48 ^ _30202_/S (FA_X1)
   0.09    1.57 v _30207_/S (FA_X1)
   0.12    1.69 ^ _30211_/S (FA_X1)
   0.09    1.78 v _30212_/S (FA_X1)
   0.02    1.80 ^ _21502_/ZN (INV_X1)
   0.04    1.84 ^ _30538_/S (HA_X1)
   0.04    1.89 ^ _23588_/Z (BUF_X1)
   0.02    1.91 v _23632_/ZN (NAND3_X1)
   0.07    1.98 ^ _23633_/ZN (NOR3_X1)
   0.02    2.00 v _23682_/ZN (NOR2_X1)
   0.05    2.05 ^ _23683_/ZN (AOI21_X2)
   0.07    2.12 ^ _23908_/ZN (AND4_X1)
   0.01    2.13 v _23966_/ZN (NOR2_X1)
   0.08    2.21 ^ _23969_/ZN (AOI221_X2)
   0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.33 ^ _23971_/Z (MUX2_X1)
   0.03    2.36 v _23972_/ZN (AOI221_X2)
   0.10    2.46 ^ _23981_/ZN (NOR4_X2)
   0.05    2.52 ^ _24666_/Z (BUF_X2)
   0.02    2.54 v _24773_/ZN (OAI21_X1)
   0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_/D (DFFR_X1)
           2.54   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[479]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.54   data arrival time
---------------------------------------------------------
          -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5353

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3768

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.862146

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.45e-03   1.56e-04   1.30e-02  16.4%
Combinational          2.99e-02   3.53e-02   4.29e-04   6.57e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.72e-02   5.85e-04   7.91e-02 100.0%
                          52.2%      47.0%       0.7%
