<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\synlog\project_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>upduino_top|clk_gen_derived_clock[1]</data>
<data>1.0 MHz</data>
<data>2.5 MHz</data>
<data>15.072</data>
</row>
<row>
<data>upduino_top|clk_o0_derived_clock</data>
<data>1.0 MHz</data>
<data>211.9 MHz</data>
<data>1993.249</data>
</row>
<row>
<data>upduino_top|clk_o1_derived_clock</data>
<data>1.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>upduino_top|int_osc_inferred_clock</data>
<data>48.0 MHz</data>
<data>117.9 MHz</data>
<data>12.350</data>
</row>
<row>
<data>System</data>
<data>1.0 MHz</data>
<data>235.2 MHz</data>
<data>995.747</data>
</row>
</report_table>
