{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 14:40:42 2016 " "Info: Processing started: Tue Oct 25 14:40:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MuxNextState -c Kmeans_MuxNextState --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MuxNextState -c Kmeans_MuxNextState --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "calcMapRead\[1\] next_State\[1\] 13.916 ns Longest " "Info: Longest tpd from source pin \"calcMapRead\[1\]\" to destination pin \"next_State\[1\]\" is 13.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns calcMapRead\[1\] 1 PIN PIN_B9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 1; PIN Node = 'calcMapRead\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { calcMapRead[1] } "NODE_NAME" } } { "Kmeans_MuxNextState.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxNextState/Kmeans_MuxNextState.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.337 ns) + CELL(0.420 ns) 6.607 ns Mux2~2 2 COMB LCCOMB_X27_Y35_N30 1 " "Info: 2: + IC(5.337 ns) + CELL(0.420 ns) = 6.607 ns; Loc. = LCCOMB_X27_Y35_N30; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { calcMapRead[1] Mux2~2 } "NODE_NAME" } } { "Kmeans_MuxNextState.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxNextState/Kmeans_MuxNextState.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.416 ns) 7.267 ns Mux2~3 3 COMB LCCOMB_X27_Y35_N8 1 " "Info: 3: + IC(0.244 ns) + CELL(0.416 ns) = 7.267 ns; Loc. = LCCOMB_X27_Y35_N8; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "Kmeans_MuxNextState.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxNextState/Kmeans_MuxNextState.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 7.795 ns Mux2~4 4 COMB LCCOMB_X27_Y35_N26 1 " "Info: 4: + IC(0.253 ns) + CELL(0.275 ns) = 7.795 ns; Loc. = LCCOMB_X27_Y35_N26; Fanout = 1; COMB Node = 'Mux2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Mux2~3 Mux2~4 } "NODE_NAME" } } { "Kmeans_MuxNextState.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxNextState/Kmeans_MuxNextState.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.333 ns) + CELL(2.788 ns) 13.916 ns next_State\[1\] 5 PIN PIN_V11 0 " "Info: 5: + IC(3.333 ns) + CELL(2.788 ns) = 13.916 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'next_State\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { Mux2~4 next_State[1] } "NODE_NAME" } } { "Kmeans_MuxNextState.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxNextState/Kmeans_MuxNextState.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.749 ns ( 34.13 % ) " "Info: Total cell delay = 4.749 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.167 ns ( 65.87 % ) " "Info: Total interconnect delay = 9.167 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.916 ns" { calcMapRead[1] Mux2~2 Mux2~3 Mux2~4 next_State[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.916 ns" { calcMapRead[1] {} calcMapRead[1]~combout {} Mux2~2 {} Mux2~3 {} Mux2~4 {} next_State[1] {} } { 0.000ns 0.000ns 5.337ns 0.244ns 0.253ns 3.333ns } { 0.000ns 0.850ns 0.420ns 0.416ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 14:40:42 2016 " "Info: Processing ended: Tue Oct 25 14:40:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
