set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {shift_register_4bits_parallel.vo shift_register_4bits_parallel_v.sdo}}
}
