module deneme
	#(parameter DATA_WIDTH=8,
	  parameter ADDR_WIDTH = 20,
	  parameter DEPTH=307200) //38400
(
    input  [(ADDR_WIDTH-1):0] addr,
    input CLOCK_50,
	 input  [(DATA_WIDTH-1):0] data_in,
	 input write,
    output reg [(DATA_WIDTH-1):0] out_data
	 
);
    // Declare the ROM variable
    reg [DATA_WIDTH-1:0] rom [DEPTH-1:0];

    initial
    begin
        $readmemh("R.tv", rom);
    end

    always @ (posedge CLOCK_50)
		 begin
			if(write==1)
				begin
					rom[addr] <= data_in;
				end
			else
				begin
					out_data = rom[addr];
				end
		 end

endmodule


module single_port_rom_4_tb();
	reg [19:0] addr = 0;
	reg CLOCK_50 = 0;
	wire [7:0] out_data;
	
	single_port_rom ins13(addr, CLOCK_50, out_data);
	
	always 
		begin
			#10; CLOCK_50 <= !CLOCK_50;
		end
		
	always
		begin
			#20;
			addr <= addr +1;
		end


endmodule
