Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug  4 00:56:38 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.063        0.000                      0                 3523        0.106        0.000                      0                 3523        4.500        0.000                       0                  1746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           2.063        0.000                      0                 3522        0.106        0.000                      0                 3522        9.500        0.000                       0                  1744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        2.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 4.430ns (25.713%)  route 12.799ns (74.287%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.888    25.369    uart_instance/SR[0]
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[3]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.637    27.432    uart_instance/uart_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 4.430ns (25.713%)  route 12.799ns (74.287%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.888    25.369    uart_instance/SR[0]
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[4]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.637    27.432    uart_instance/uart_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 4.430ns (25.713%)  route 12.799ns (74.287%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.888    25.369    uart_instance/SR[0]
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[5]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.637    27.432    uart_instance/uart_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 4.430ns (25.713%)  route 12.799ns (74.287%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.888    25.369    uart_instance/SR[0]
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X18Y109        FDRE                                         r  uart_instance/uart_rdata_reg[6]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.637    27.432    uart_instance/uart_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.224ns  (logic 4.430ns (25.720%)  route 12.794ns (74.280%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.884    25.365    uart_instance/SR[0]
    SLICE_X19Y109        FDRE                                         r  uart_instance/uart_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X19Y109        FDRE                                         r  uart_instance/uart_rdata_reg[7]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X19Y109        FDRE (Setup_fdre_C_R)       -0.637    27.432    uart_instance/uart_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.365    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.242ns  (logic 4.435ns (25.722%)  route 12.807ns (74.278%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.035    23.500    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I0_O)        0.124    23.624 r  riscv_steel_core_instance/prev_port1_write_request_i_1/O
                         net (fo=4, routed)           0.473    24.097    riscv_steel_core_instance/prev_write_request_reg_2
    SLICE_X22Y111        LUT6 (Prop_lut6_I0_O)        0.124    24.221 r  riscv_steel_core_instance/ram_reg_1_i_9/O
                         net (fo=1, routed)           1.162    25.383    dual_port_ram_instance/p_0_in0_out[1]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.648    27.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.562    28.140    
                         clock uncertainty           -0.035    28.105    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.573    dual_port_ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.573    
                         arrival time                         -25.383    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.083ns  (logic 4.430ns (25.933%)  route 12.653ns (74.067%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.743    25.223    uart_instance/SR[0]
    SLICE_X18Y108        FDRE                                         r  uart_instance/uart_rdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X18Y108        FDRE                                         r  uart_instance/uart_rdata_reg[1]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X18Y108        FDRE (Setup_fdre_C_R)       -0.637    27.433    uart_instance/uart_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -25.223    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.083ns  (logic 4.430ns (25.933%)  route 12.653ns (74.067%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.743    25.223    uart_instance/SR[0]
    SLICE_X18Y108        FDRE                                         r  uart_instance/uart_rdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X18Y108        FDRE                                         r  uart_instance/uart_rdata_reg[2]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X18Y108        FDRE (Setup_fdre_C_R)       -0.637    27.433    uart_instance/uart_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -25.223    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.126ns  (logic 4.435ns (25.896%)  route 12.691ns (74.104%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.588ns = ( 27.588 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.035    23.500    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I0_O)        0.124    23.624 r  riscv_steel_core_instance/prev_port1_write_request_i_1/O
                         net (fo=4, routed)           0.445    24.069    riscv_steel_core_instance/prev_write_request_reg_2
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.124    24.193 r  riscv_steel_core_instance/ram_reg_0_i_21/O
                         net (fo=1, routed)           1.074    25.267    dual_port_ram_instance/p_0_in0_out[0]
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.658    27.588    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.562    28.150    
                         clock uncertainty           -0.035    28.115    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.583    dual_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.583    
                         arrival time                         -25.267    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 4.430ns (26.166%)  route 12.500ns (73.834%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=26, routed)          1.391    10.050    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.150    10.200 f  riscv_steel_core_instance/integer_file[30][30]_i_18/O
                         net (fo=2, routed)           1.011    11.211    riscv_steel_core_instance/integer_file[30][30]_i_18_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.328    11.539 r  riscv_steel_core_instance/integer_file[30][30]_i_10/O
                         net (fo=88, routed)          0.459    11.998    riscv_steel_core_instance/integer_file[30][30]_i_10_n_0
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    12.122 f  riscv_steel_core_instance/integer_file[30][29]_i_14/O
                         net (fo=35, routed)          1.094    13.216    riscv_steel_core_instance/integer_file[30][29]_i_14_n_0
    SLICE_X10Y119        LUT2 (Prop_lut2_I1_O)        0.152    13.368 r  riscv_steel_core_instance/integer_file[30][3]_i_15/O
                         net (fo=1, routed)           1.154    14.522    riscv_steel_core_instance/integer_file[30][3]_i_15_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I1_O)        0.348    14.870 r  riscv_steel_core_instance/integer_file[30][3]_i_7/O
                         net (fo=1, routed)           0.300    15.170    riscv_steel_core_instance/integer_file[30][3]_i_7_n_0
    SLICE_X16Y114        LUT4 (Prop_lut4_I2_O)        0.124    15.294 r  riscv_steel_core_instance/integer_file[30][3]_i_3/O
                         net (fo=3, routed)           0.779    16.073    riscv_steel_core_instance/integer_file[30][3]_i_3_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.197 r  riscv_steel_core_instance/integer_file[30][3]_i_1/O
                         net (fo=34, routed)          0.823    17.020    riscv_steel_core_instance/writeback_multiplexer_output[3]
    SLICE_X32Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  riscv_steel_core_instance/rs1_data_stage3[3]_i_1/O
                         net (fo=5, routed)           0.807    17.951    dual_port_ram_instance/rs1_data[3]
    SLICE_X21Y118        LUT4 (Prop_lut4_I1_O)        0.124    18.075 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_2/O
                         net (fo=1, routed)           0.000    18.075    dual_port_ram_instance/target_address_adder_stage3[3]_i_2_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.476 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.476    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.590    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.704 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.704    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.818 r  dual_port_ram_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    dual_port_ram_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.932 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.932    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.046    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X21Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.375 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.969    20.344    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y125         LUT4 (Prop_lut4_I2_O)        0.299    20.643 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.859    21.502    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.348    21.850 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.491    22.341    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    22.465 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.182    23.646    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.770 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.591    24.362    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X20Y112        LUT2 (Prop_lut2_I0_O)        0.119    24.481 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.590    25.071    uart_instance/SR[0]
    SLICE_X19Y107        FDRE                                         r  uart_instance/uart_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X19Y107        FDRE                                         r  uart_instance/uart_rdata_reg[0]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X19Y107        FDRE (Setup_fdre_C_R)       -0.637    27.433    uart_instance/uart_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -25.071    
  -------------------------------------------------------------------
                         slack                                  2.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/mepc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/program_counter_stage3_reg[9]/Q
                         net (fo=1, routed)           0.054     2.761    riscv_steel_core_instance/program_counter_stage3[9]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.806 r  riscv_steel_core_instance/mepc[9]_i_1/O
                         net (fo=1, routed)           0.000     2.806    riscv_steel_core_instance/mepc[9]
    SLICE_X10Y117        FDRE                                         r  riscv_steel_core_instance/mepc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.913     3.422    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y117        FDRE                                         r  riscv_steel_core_instance/mepc_reg[9]/C
                         clock pessimism             -0.844     2.579    
    SLICE_X10Y117        FDRE (Hold_fdre_C_D)         0.121     2.700    riscv_steel_core_instance/mepc_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.634     2.560    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y126        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.141     2.701 r  riscv_steel_core_instance/program_counter_reg[29]/Q
                         net (fo=3, routed)           0.069     2.770    riscv_steel_core_instance/program_counter_reg[31]_0[23]
    SLICE_X11Y126        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.906     3.415    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y126        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[29]/C
                         clock pessimism             -0.856     2.560    
    SLICE_X11Y126        FDRE (Hold_fdre_C_D)         0.075     2.635    riscv_steel_core_instance/program_counter_stage3_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.636     2.562    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y127        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141     2.703 r  riscv_steel_core_instance/program_counter_reg[18]/Q
                         net (fo=3, routed)           0.070     2.773    riscv_steel_core_instance/program_counter[18]
    SLICE_X13Y127        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.907     3.416    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y127        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[18]/C
                         clock pessimism             -0.855     2.562    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.075     2.637    riscv_steel_core_instance/program_counter_stage3_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/program_counter_reg[27]/Q
                         net (fo=3, routed)           0.068     2.768    riscv_steel_core_instance/program_counter_reg[31]_0[21]
    SLICE_X9Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[27]/C
                         clock pessimism             -0.856     2.559    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.071     2.630    riscv_steel_core_instance/program_counter_stage3_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/mepc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/program_counter_stage3_reg[26]/Q
                         net (fo=1, routed)           0.115     2.815    riscv_steel_core_instance/program_counter_stage3[26]
    SLICE_X10Y125        LUT6 (Prop_lut6_I0_O)        0.045     2.860 r  riscv_steel_core_instance/mepc[26]_i_1/O
                         net (fo=1, routed)           0.000     2.860    riscv_steel_core_instance/mepc[26]
    SLICE_X10Y125        FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y125        FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/C
                         clock pessimism             -0.822     2.593    
    SLICE_X10Y125        FDRE (Hold_fdre_C_D)         0.121     2.714    riscv_steel_core_instance/mepc_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.636     2.562    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y121        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.141     2.703 r  riscv_steel_core_instance/program_counter_reg[14]/Q
                         net (fo=3, routed)           0.080     2.783    riscv_steel_core_instance/program_counter[14]
    SLICE_X17Y121        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.907     3.416    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y121        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[14]/C
                         clock pessimism             -0.855     2.562    
    SLICE_X17Y121        FDRE (Hold_fdre_C_D)         0.075     2.637    riscv_steel_core_instance/program_counter_stage3_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.098%)  route 0.082ns (36.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.636     2.562    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X19Y121        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.141     2.703 r  riscv_steel_core_instance/program_counter_reg[16]/Q
                         net (fo=3, routed)           0.082     2.785    riscv_steel_core_instance/program_counter[16]
    SLICE_X19Y121        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.907     3.416    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X19Y121        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[16]/C
                         clock pessimism             -0.855     2.562    
    SLICE_X19Y121        FDRE (Hold_fdre_C_D)         0.075     2.637    riscv_steel_core_instance/program_counter_stage3_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/mtvec_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.636     2.562    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y122        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     2.703 r  riscv_steel_core_instance/mtvec_reg[17]/Q
                         net (fo=2, routed)           0.103     2.806    riscv_steel_core_instance/mtvec_reg_n_0_[17]
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.851 r  riscv_steel_core_instance/program_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.851    riscv_steel_core_instance/next_program_counter[17]
    SLICE_X10Y122        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.908     3.417    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y122        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[17]/C
                         clock pessimism             -0.843     2.575    
    SLICE_X10Y122        FDRE (Hold_fdre_C_D)         0.121     2.696    riscv_steel_core_instance/program_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/program_counter_reg[1]/Q
                         net (fo=3, routed)           0.109     2.816    riscv_steel_core_instance/program_counter_reg[31]_0[0]
    SLICE_X21Y115        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.913     3.422    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X21Y115        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[1]/C
                         clock pessimism             -0.842     2.581    
    SLICE_X21Y115        FDRE (Hold_fdre_C_D)         0.070     2.651    riscv_steel_core_instance/program_counter_stage3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_instance/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.645     2.571    uart_instance/internal_clock_BUFG
    SLICE_X18Y107        FDRE                                         r  uart_instance/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y107        FDRE (Prop_fdre_C_Q)         0.141     2.712 r  uart_instance/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.086     2.798    uart_instance/rx_data[0]
    SLICE_X19Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.843 r  uart_instance/uart_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.843    uart_instance/uart_rdata_0[0]
    SLICE_X19Y107        FDRE                                         r  uart_instance/uart_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.918     3.427    uart_instance/internal_clock_BUFG
    SLICE_X19Y107        FDRE                                         r  uart_instance/uart_rdata_reg[0]/C
                         clock pessimism             -0.844     2.584    
    SLICE_X19Y107        FDRE (Hold_fdre_C_D)         0.091     2.675    uart_instance/uart_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y108  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y108  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y108  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y103  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y103  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y116  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y116  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y115  dual_port_ram_instance/prev_port1_data_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y115  dual_port_ram_instance/prev_port1_data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y108  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y108  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y103  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y103  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y116  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y116  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y115  dual_port_ram_instance/prev_port1_data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y115  dual_port_ram_instance/prev_port1_data_in_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 3.977ns (62.887%)  route 2.347ns (37.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.740     8.146    uart_instance/internal_clock_BUFG
    SLICE_X18Y105        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y105        FDRE (Prop_fdre_C_Q)         0.456     8.602 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.347    10.949    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.470 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.470    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.363ns (67.072%)  route 0.669ns (32.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.646     2.572    uart_instance/internal_clock_BUFG
    SLICE_X18Y105        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y105        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.669     3.382    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.604 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.604    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1997 Endpoints
Min Delay          1997 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.626ns  (logic 2.199ns (18.914%)  route 9.427ns (81.086%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.567     7.034    riscv_steel_core_instance/reset_IBUF
    SLICE_X26Y108        LUT2 (Prop_lut2_I1_O)        0.124     7.158 r  riscv_steel_core_instance/prev_data_out[25]_i_7/O
                         net (fo=13, routed)          1.114     8.272    riscv_steel_core_instance/port0_data_out_valid_reg
    SLICE_X28Y112        LUT3 (Prop_lut3_I2_O)        0.152     8.424 f  riscv_steel_core_instance/prev_data_out[24]_i_4/O
                         net (fo=1, routed)           0.703     9.127    riscv_steel_core_instance/prev_data_out[24]_i_4_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I5_O)        0.332     9.459 r  riscv_steel_core_instance/prev_data_out[24]_i_1/O
                         net (fo=3, routed)           1.061    10.521    riscv_steel_core_instance/bus_data_wdata[24]
    SLICE_X22Y111        LUT6 (Prop_lut6_I5_O)        0.124    10.645 r  riscv_steel_core_instance/ram_reg_3_i_8/O
                         net (fo=1, routed)           0.981    11.626    dual_port_ram_instance/p_1_in[24]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.497ns  (logic 2.075ns (18.047%)  route 9.422ns (81.953%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.896     9.392    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I1_O)        0.332     9.724 f  riscv_steel_core_instance/ram_reg_2_i_11/O
                         net (fo=12, routed)          0.861    10.585    riscv_steel_core_instance/ram_reg_2_i_11_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.124    10.709 r  riscv_steel_core_instance/ram_reg_3_i_2/O
                         net (fo=1, routed)           0.788    11.497    dual_port_ram_instance/p_1_in[30]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.453ns  (logic 2.075ns (18.116%)  route 9.378ns (81.884%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.896     9.392    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I1_O)        0.332     9.724 f  riscv_steel_core_instance/ram_reg_2_i_11/O
                         net (fo=12, routed)          0.817    10.541    riscv_steel_core_instance/ram_reg_2_i_11_n_0
    SLICE_X19Y112        LUT6 (Prop_lut6_I1_O)        0.124    10.665 r  riscv_steel_core_instance/ram_reg_3_i_1/O
                         net (fo=1, routed)           0.788    11.453    dual_port_ram_instance/p_1_in[31]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 2.075ns (18.175%)  route 9.341ns (81.825%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.896     9.392    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I1_O)        0.332     9.724 f  riscv_steel_core_instance/ram_reg_2_i_11/O
                         net (fo=12, routed)          0.709    10.433    riscv_steel_core_instance/ram_reg_2_i_11_n_0
    SLICE_X19Y111        LUT6 (Prop_lut6_I1_O)        0.124    10.557 r  riscv_steel_core_instance/ram_reg_3_i_9/O
                         net (fo=1, routed)           0.859    11.416    dual_port_ram_instance/p_0_in0_out[3]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.388ns  (logic 2.075ns (18.219%)  route 9.313ns (81.781%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.896     9.392    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I1_O)        0.332     9.724 f  riscv_steel_core_instance/ram_reg_2_i_11/O
                         net (fo=12, routed)          0.861    10.585    riscv_steel_core_instance/ram_reg_2_i_11_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I1_O)        0.124    10.709 r  riscv_steel_core_instance/ram_reg_3_i_3/O
                         net (fo=1, routed)           0.679    11.388    dual_port_ram_instance/p_1_in[29]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.364ns  (logic 1.991ns (17.519%)  route 9.373ns (82.481%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        7.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.567     7.034    riscv_steel_core_instance/reset_IBUF
    SLICE_X26Y108        LUT2 (Prop_lut2_I1_O)        0.124     7.158 r  riscv_steel_core_instance/prev_data_out[25]_i_7/O
                         net (fo=13, routed)          1.114     8.272    riscv_steel_core_instance/port0_data_out_valid_reg
    SLICE_X28Y112        LUT3 (Prop_lut3_I2_O)        0.124     8.396 f  riscv_steel_core_instance/prev_data_out[22]_i_2/O
                         net (fo=1, routed)           0.798     9.194    riscv_steel_core_instance/prev_data_out[22]_i_2_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  riscv_steel_core_instance/prev_data_out[22]_i_1/O
                         net (fo=2, routed)           1.193    10.511    riscv_steel_core_instance/bus_data_wdata[22]
    SLICE_X17Y109        LUT2 (Prop_lut2_I1_O)        0.152    10.663 r  riscv_steel_core_instance/ram_reg_2_i_2/O
                         net (fo=2, routed)           0.701    11.364    dual_port_ram_instance/p_1_in[22]
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.657     7.587    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.340ns  (logic 2.075ns (18.297%)  route 9.265ns (81.703%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.896     9.392    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I1_O)        0.332     9.724 f  riscv_steel_core_instance/ram_reg_2_i_11/O
                         net (fo=12, routed)          0.704    10.428    riscv_steel_core_instance/ram_reg_2_i_11_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  riscv_steel_core_instance/ram_reg_3_i_4/O
                         net (fo=1, routed)           0.788    11.340    dual_port_ram_instance/p_1_in[28]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 2.075ns (18.378%)  route 9.215ns (81.622%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.896     9.392    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I1_O)        0.332     9.724 f  riscv_steel_core_instance/ram_reg_2_i_11/O
                         net (fo=12, routed)          0.761    10.485    riscv_steel_core_instance/ram_reg_2_i_11_n_0
    SLICE_X21Y112        LUT6 (Prop_lut6_I1_O)        0.124    10.609 r  riscv_steel_core_instance/ram_reg_3_i_5/O
                         net (fo=1, routed)           0.681    11.290    dual_port_ram_instance/p_1_in[27]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.281ns  (logic 2.075ns (18.392%)  route 9.207ns (81.608%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.687     9.183    dual_port_ram_instance/ram_reg_1_19
    SLICE_X23Y111        LUT6 (Prop_lut6_I2_O)        0.332     9.515 r  dual_port_ram_instance/ram_reg_1_i_20/O
                         net (fo=2, routed)           0.480     9.996    riscv_steel_core_instance/ram_reg_1_7
    SLICE_X22Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.120 r  riscv_steel_core_instance/ram_reg_1_i_9/O
                         net (fo=1, routed)           1.162    11.281    dual_port_ram_instance/p_0_in0_out[1]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.648     7.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.227ns  (logic 2.075ns (18.481%)  route 9.152ns (81.519%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.878     8.345    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.152     8.497 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.896     9.392    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I1_O)        0.332     9.724 f  riscv_steel_core_instance/ram_reg_2_i_11/O
                         net (fo=12, routed)          0.652    10.376    riscv_steel_core_instance/ram_reg_2_i_11_n_0
    SLICE_X21Y111        LUT6 (Prop_lut6_I1_O)        0.124    10.500 r  riscv_steel_core_instance/ram_reg_3_i_7/O
                         net (fo=1, routed)           0.727    11.227    dual_port_ram_instance/p_1_in[25]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.235ns (25.524%)  route 0.685ns (74.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.685     0.920    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y129        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y129        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.235ns (23.986%)  route 0.744ns (76.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.744     0.979    riscv_steel_core_instance/reset_IBUF
    SLICE_X9Y127         FDRE                                         r  riscv_steel_core_instance/mepc_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.908     3.417    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y127         FDRE                                         r  riscv_steel_core_instance/mepc_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.235ns (23.986%)  route 0.744ns (76.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.744     0.979    riscv_steel_core_instance/reset_IBUF
    SLICE_X9Y127         FDRE                                         r  riscv_steel_core_instance/mepc_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.908     3.417    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y127         FDRE                                         r  riscv_steel_core_instance/mepc_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.235ns (23.986%)  route 0.744ns (76.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.744     0.979    riscv_steel_core_instance/reset_IBUF
    SLICE_X9Y127         FDRE                                         r  riscv_steel_core_instance/mepc_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.908     3.417    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y127         FDRE                                         r  riscv_steel_core_instance/mepc_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.367%)  route 0.815ns (77.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.815     1.050    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y128        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y128        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.367%)  route 0.815ns (77.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.815     1.050    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y128        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y128        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mtvec_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.367%)  route 0.815ns (77.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.815     1.050    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mtvec_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.367%)  route 0.815ns (77.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.815     1.050    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mtvec_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.367%)  route 0.815ns (77.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.815     1.050    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mtvec_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.367%)  route 0.815ns (77.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.815     1.050    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y128        FDRE                                         r  riscv_steel_core_instance/mtvec_reg[28]/C





