{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678690173391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678690173393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 14:49:33 2023 " "Processing started: Mon Mar 13 14:49:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678690173393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678690173393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678690173393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678690174044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0to3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0to3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behave " "Found design unit 1: counter-behave" {  } { { "counter0to3.vhd" "" { Text "E:/FPGA_EXP4/counter0to3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174449 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter0to3.vhd" "" { Text "E:/FPGA_EXP4/counter0to3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678690174449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans-behave " "Found design unit 1: trans-behave" {  } { { "trans.vhd" "" { Text "E:/FPGA_EXP4/trans.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174474 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "trans.vhd" "" { Text "E:/FPGA_EXP4/trans.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678690174474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod4to7-behave " "Found design unit 1: decod4to7-behave" {  } { { "decoder4to7.vhd" "" { Text "E:/FPGA_EXP4/decoder4to7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174497 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod4to7 " "Found entity 1: decod4to7" {  } { { "decoder4to7.vhd" "" { Text "E:/FPGA_EXP4/decoder4to7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678690174497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans2-behave " "Found design unit 1: trans2-behave" {  } { { "trans2.vhd" "" { Text "E:/FPGA_EXP4/trans2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174522 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans2 " "Found entity 1: trans2" {  } { { "trans2.vhd" "" { Text "E:/FPGA_EXP4/trans2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678690174522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP4-behave " "Found design unit 1: FPGA_EXP4-behave" {  } { { "FPGA_EXP4.vhd" "" { Text "E:/FPGA_EXP4/FPGA_EXP4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174554 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP4 " "Found entity 1: FPGA_EXP4" {  } { { "FPGA_EXP4.vhd" "" { Text "E:/FPGA_EXP4/FPGA_EXP4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678690174554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feqdev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file feqdev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 feqdev-behave " "Found design unit 1: feqdev-behave" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP4/feqdev.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174581 ""} { "Info" "ISGN_ENTITY_NAME" "1 feqdev " "Found entity 1: feqdev" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP4/feqdev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678690174581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_EXP4_tb-arch " "Found design unit 1: fpga_EXP4_tb-arch" {  } { { "FPGA_EXP4_TB.vhd" "" { Text "E:/FPGA_EXP4/FPGA_EXP4_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174606 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_EXP4_tb " "Found entity 1: fpga_EXP4_tb" {  } { { "FPGA_EXP4_TB.vhd" "" { Text "E:/FPGA_EXP4/FPGA_EXP4_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678690174606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678690174606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP4 " "Elaborating entity \"FPGA_EXP4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678690174696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:t1 " "Elaborating entity \"trans\" for hierarchy \"trans:t1\"" {  } { { "FPGA_EXP4.vhd" "t1" { Text "E:/FPGA_EXP4/FPGA_EXP4.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678690174745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans2 trans2:t2 " "Elaborating entity \"trans2\" for hierarchy \"trans2:t2\"" {  } { { "FPGA_EXP4.vhd" "t2" { Text "E:/FPGA_EXP4/FPGA_EXP4.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678690174761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4to7 decod4to7:d " "Elaborating entity \"decod4to7\" for hierarchy \"decod4to7:d\"" {  } { { "FPGA_EXP4.vhd" "d" { Text "E:/FPGA_EXP4/FPGA_EXP4.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678690174777 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four decoder4to7.vhd(16) " "VHDL Process Statement warning at decoder4to7.vhd(16): signal \"four\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder4to7.vhd" "" { Text "E:/FPGA_EXP4/decoder4to7.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678690174777 "|FPGA_EXP4|decod4to7:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "FPGA_EXP4.vhd" "c" { Text "E:/FPGA_EXP4/FPGA_EXP4.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678690174826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_com VCC " "Pin \"led_com\" is stuck at VCC" {  } { { "FPGA_EXP4.vhd" "" { Text "E:/FPGA_EXP4/FPGA_EXP4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678690175626 "|FPGA_EXP4|led_com"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1678690175626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678690175706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678690176717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678690176717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678690177147 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678690177147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678690177147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678690177147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678690177291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 14:49:37 2023 " "Processing ended: Mon Mar 13 14:49:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678690177291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678690177291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678690177291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678690177291 ""}
