<stg><name>compute</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %result_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_V_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %gradient_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gradient_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16">
<![CDATA[
entry:6 %call_ln0 = call void @compute_Pipeline_DOT_DOT_INNER, i32 %result_V_loc, i32 %theta_local_V, i16 %training_instance_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16">
<![CDATA[
entry:6 %call_ln0 = call void @compute_Pipeline_DOT_DOT_INNER, i32 %result_V_loc, i32 %theta_local_V, i16 %training_instance_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:0 %trunc_ln280_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln280

]]></Node>
<StgValue><ssdm name="trunc_ln280_read"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="13">
<![CDATA[
entry:3 %zext_ln274 = zext i13 %trunc_ln280_read

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %label_local_V_addr = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="label_local_V_addr"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="13">
<![CDATA[
entry:5 %tmp_1 = load i13 %label_local_V_addr

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:7 %result_V_loc_load = load i32 %result_V_loc

]]></Node>
<StgValue><ssdm name="result_V_loc_load"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %icmp_ln1649 = icmp_sgt  i32 %result_V_loc_load, i32 2097152

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %icmp_ln1650 = icmp_slt  i32 %result_V_loc_load, i32 4292870144

]]></Node>
<StgValue><ssdm name="icmp_ln1650"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %result_V_loc_load, i32 11, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:11 %in_V = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %trunc_ln1, i11 0

]]></Node>
<StgValue><ssdm name="in_V"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_loc_load, i32 22

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:13 %in_V_1 = sub i22 0, i22 %in_V

]]></Node>
<StgValue><ssdm name="in_V_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i22.i32.i32, i22 %in_V_1, i32 11, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:15 %index_V = sub i11 0, i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:16 %index_V_1 = select i1 %tmp, i11 %index_V, i11 %trunc_ln1

]]></Node>
<StgValue><ssdm name="index_V_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="11">
<![CDATA[
entry:17 %zext_ln541 = zext i11 %index_V_1

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %lut_V_addr = getelementptr i10 %lut_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="lut_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="11">
<![CDATA[
entry:19 %lut_V_load = load i11 %lut_V_addr

]]></Node>
<StgValue><ssdm name="lut_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="13">
<![CDATA[
entry:5 %tmp_1 = load i13 %label_local_V_addr

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="11">
<![CDATA[
entry:19 %lut_V_load = load i11 %lut_V_addr

]]></Node>
<StgValue><ssdm name="lut_V_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
entry:20 %prob_V = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %lut_V_load, i9 0

]]></Node>
<StgValue><ssdm name="prob_V"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="19">
<![CDATA[
entry:21 %zext_ln234 = zext i19 %prob_V

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:22 %xor_ln1649 = xor i1 %icmp_ln1649, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1649"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:23 %and_ln1650 = and i1 %icmp_ln1650, i1 %xor_ln1649

]]></Node>
<StgValue><ssdm name="and_ln1650"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:24 %select_ln1650 = select i1 %and_ln1650, i20 0, i20 524288

]]></Node>
<StgValue><ssdm name="select_ln1650"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %or_ln1650 = or i1 %and_ln1650, i1 %icmp_ln1649

]]></Node>
<StgValue><ssdm name="or_ln1650"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:26 %prob_V_1 = select i1 %or_ln1650, i20 %select_ln1650, i20 %zext_ln234

]]></Node>
<StgValue><ssdm name="prob_V_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="20">
<![CDATA[
entry:27 %zext_ln234_1 = zext i20 %prob_V_1

]]></Node>
<StgValue><ssdm name="zext_ln234_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="27" op_0_bw="27" op_1_bw="8" op_2_bw="19">
<![CDATA[
entry:28 %shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i8.i19, i8 %tmp_1, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="27">
<![CDATA[
entry:29 %zext_ln813 = zext i27 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:30 %scale_V = sub i28 %zext_ln234_1, i28 %zext_ln813

]]></Node>
<StgValue><ssdm name="scale_V"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:31 %call_ln813 = call void @compute_Pipeline_GRAD_GRAD_INNER, i28 %scale_V, i32 %gradient_V, i16 %training_instance_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:31 %call_ln813 = call void @compute_Pipeline_GRAD_GRAD_INNER, i28 %scale_V, i32 %gradient_V, i16 %training_instance_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:32 %call_ln0 = call void @compute_Pipeline_UPDATE_UPDATE_INNER, i32 %gradient_V, i32 %theta_local_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:32 %call_ln0 = call void @compute_Pipeline_UPDATE_UPDATE_INNER, i32 %gradient_V, i32 %theta_local_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
entry:33 %ret_ln282 = ret

]]></Node>
<StgValue><ssdm name="ret_ln282"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
