# Report Summary 

__1. Introduction__

- 1.1. Formal Verifications of Processor Cores
- 1.2. Limits of model checking
- 1.3. riscv-formal
- 1.4. Contributions

__2. Formal AXI slave__

- 2.1. AXI-lite protocol
- 2.2. Implementation
- 2.3. Verification
- 2.4. Liveness conditions

__3. Implementation and verification of the RISC-V "B" extension__

- 3.1. Overview of the PAF Core
- 3.2. Initial modifications
- 3.3. Bugs and fixes in the PAF Core
- 3.4. Overview of the extension
- 3.5. Verification
- 3.6. Implementation


__4. Conclusions__

- 4.1. PAF rv32ib synthesis
- 4.2. further work



