-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ipshared/1cd4/src/clock_divider.vhd" \
  "../../../bd/design_1/ip/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd" \
  "../../../bd/design_1/ipshared/e147/xlconstant.vhd" \
  "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd" \
  "../../../bd/design_1/ipshared/dbd9/src/ramControl.vhd" \
  "../../../bd/design_1/ip/design_1_ramControl_0_0/sim/design_1_ramControl_0_0.vhd" \
-endlib
-makelib ies/xbip_utils_v3_0_7 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/6fc3/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/c_reg_fd_v12_0_3 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/e1e2/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/1e87/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/xbip_pipe_v3_0_3 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/xbip_dsp48_addsub_v3_0_3 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/c9c4/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/xbip_addsub_v3_0_3 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/2957/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/c_addsub_v12_0_10 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies/c_gate_bit_v12_0_3 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/b6ab/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies/xbip_counter_v3_0_3 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/de69/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/c_counter_binary_v12_0_10 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/d6cf/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
-endlib
-makelib ies/blk_mem_gen_v8_3_5 \
  "../../../../Ex4.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/ipshared/f967/src/segment_decoder.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/ipshared/f967/src/EightDisplayControl.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_EightDisplayControl_0_0/sim/design_1_EightDisplayControl_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/ipshared/c49f/xlslice.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/ipshared/ca55/src/AverageFSM.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/sim/design_1_AverageFSM_0_0.vhd" \
  "../../../bd/design_1/ipshared/6b66/src/wordToRegisto.vhd" \
  "../../../bd/design_1/ip/design_1_wordToRegisto_0_0/sim/design_1_wordToRegisto_0_0.vhd" \
  "../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.vhd" \
  "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd" \
  "../../../bd/design_1/hdl/design_1.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

