EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:cmos
LIBS:cypress-azonenberg
LIBS:hirose-azonenberg
LIBS:memory-azonenberg
LIBS:microchip-azonenberg
LIBS:osc-azonenberg
LIBS:passive-azonenberg
LIBS:power-azonenberg
LIBS:special-azonenberg
LIBS:xilinx-azonenberg
LIBS:analog-azonenberg
LIBS:cat5-tdr-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 11
Title "Top level schematic"
Date "Fri 16 Jan 2015"
Rev "$Rev: 1703 $"
Comp "Andrew Zonenberg"
Comment1 "Quad-Channel 1.25 GSa/s 12-bit Time-Domain Reflectometer"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2750 700  1750 1550
U 54A34098
F0 "Pulse Shaping" 60
F1 "pulsegen.sch" 60
F2 "2V5" I L 2750 850 60 
F3 "CH1_PULSE_P" I L 2750 1150 60 
F4 "CH1_PULSE_N" I L 2750 1250 60 
F5 "CH2_PULSE_P" I L 2750 1450 60 
F6 "CH2_PULSE_N" I L 2750 1550 60 
F7 "CH3_PULSE_P" I L 2750 1750 60 
F8 "CH3_PULSE_N" I L 2750 1850 60 
F9 "CH4_PULSE_P" I L 2750 2050 60 
F10 "CH4_PULSE_N" I L 2750 2150 60 
F11 "CAT5_CH1_P" O R 4500 1150 60 
F12 "CAT5_CH1_N" O R 4500 1250 60 
F13 "CAT5_CH2_P" O R 4500 1450 60 
F14 "CAT5_CH2_N" O R 4500 1550 60 
F15 "CAT5_CH3_P" O R 4500 1750 60 
F16 "CAT5_CH3_N" O R 4500 1850 60 
F17 "CAT5_CH4_P" O R 4500 2050 60 
F18 "CAT5_CH4_N" O R 4500 2150 60 
F19 "GND" I L 2750 950 60 
F20 "1V8" I L 2750 750 60 
$EndSheet
Text Label 6550 750  2    60   ~ 0
A5V0
Text Label 8600 800  0    60   ~ 0
GND
Text Label 2450 950  2    60   ~ 0
GND
Text Label 2450 850  2    60   ~ 0
2V5
Text Label 1600 850  0    60   ~ 0
2V5
Text Label 1600 1250 0    60   ~ 0
GND
Text Label 1850 750  0    60   ~ 0
A5V0
Text Label 1600 950  0    60   ~ 0
1V8
Text Label 1600 1050 0    60   ~ 0
1V2
Text Label 1600 1150 0    60   ~ 0
1V0
Text Label 1700 2850 0    60   ~ 0
GND
Text Label 1700 2750 0    60   ~ 0
1V0
Text Label 1700 2550 0    60   ~ 0
1V8
Text Label 6550 850  2    60   ~ 0
2V5
$Sheet
S 800  6850 700  700 
U 54A78EB5
F0 "GPIO header" 60
F1 "gpioheader.sch" 60
F2 "PTMP_BUF" I R 1500 6900 60 
F3 "FPGA_DONE" I R 1500 7000 60 
F4 "GTX_VTT" I R 1500 7200 60 
F5 "GND" I R 1500 7500 60 
F6 "2V5" I R 1500 7400 60 
F7 "5V0" I R 1500 7300 60 
$EndSheet
Text Label 8650 5300 2    60   ~ 0
CH1_PULSE_P
Text Label 8650 5400 2    60   ~ 0
CH1_PULSE_N
Text Label 8650 5600 2    60   ~ 0
CH2_PULSE_P
Text Label 8650 5700 2    60   ~ 0
CH2_PULSE_N
Text Label 8650 5900 2    60   ~ 0
CH3_PULSE_P
Text Label 8650 6000 2    60   ~ 0
CH3_PULSE_N
Text Label 8650 6200 2    60   ~ 0
CH4_PULSE_P
Text Label 8650 6300 2    60   ~ 0
CH4_PULSE_N
Text Label 2650 1150 2    60   ~ 0
CH1_PULSE_P
Text Label 2650 1250 2    60   ~ 0
CH1_PULSE_N
Text Label 2650 1450 2    60   ~ 0
CH2_PULSE_P
Text Label 2650 1550 2    60   ~ 0
CH2_PULSE_N
Text Label 2650 1750 2    60   ~ 0
CH3_PULSE_P
Text Label 2650 1850 2    60   ~ 0
CH3_PULSE_N
Text Label 2650 2050 2    60   ~ 0
CH4_PULSE_P
Text Label 2650 2150 2    60   ~ 0
CH4_PULSE_N
Text Label 1700 2650 0    60   ~ 0
1V2
$Sheet
S 800  5500 700  450 
U 54AE1590
F0 "Ethernet interface" 60
F1 "ethernet.sch" 60
F2 "GND" I R 1500 5850 60 
F3 "1V8" I R 1500 5650 60 
F4 "2V5" I R 1500 5550 60 
F5 "1V2" I R 1500 5750 60 
$EndSheet
$Sheet
S 800  4400 700  850 
U 54AD6FC4
F0 "FPGA decoupling" 60
F1 "fpgadecoupling.sch" 60
F2 "GND" I R 1500 4750 60 
F3 "1V0" I R 1500 4650 60 
F4 "1V8" I R 1500 4550 60 
F5 "GTX_VCC" I R 1500 4950 60 
F6 "GTX_VTT" I R 1500 5050 60 
F7 "GTX_VAUX" I R 1500 5150 60 
F8 "2V5" I R 1500 4450 60 
$EndSheet
Text Label 1700 3050 0    60   ~ 0
GTX_VCC
Text Label 1700 4950 0    60   ~ 0
GTX_VCC
Text Label 1700 4550 0    60   ~ 0
1V8
Text Label 1700 4750 0    60   ~ 0
GND
Text Label 1700 4650 0    60   ~ 0
1V0
Text Label 1700 3250 0    60   ~ 0
GTX_VTT
Text Label 1700 5050 0    60   ~ 0
GTX_VTT
Text Label 1700 3150 0    60   ~ 0
GTX_VAUX
Text Label 1700 5150 0    60   ~ 0
GTX_VAUX
Text Label 1700 3450 0    60   ~ 0
AVREF_1V25
Text Label 6550 3550 2    60   ~ 0
AVREF_1V25
Text Notes 3300 7550 0    60   ~ 0
 34 NW\n 33 W\n 13 SW\n 14 S\n 15 SE\n 16 E\n115 NE
Text Notes 3800 7550 0    60   ~ 0
TDR SPI buses\nTDR high-speed signals\nEthernet interface\nSPI flash\nGPIO header\nGPIO header\nGPIO header (GTX)
Text Notes 3300 6900 0    60   ~ 0
FPGA orientation: AB1 at northwest corner
Text Notes 6550 7350 1    60   ~ 0
GPIO
Text Notes 5400 7050 1    60   ~ 0
TDR
Text Notes 5400 7550 1    60   ~ 0
ETH
Text Notes 5700 7150 0    60   ~ 0
34
Text Notes 5950 7150 0    60   ~ 0
115
Text Notes 5700 7300 0    60   ~ 0
33
Text Notes 5700 7450 0    60   ~ 0
13
Text Notes 5850 7450 0    60   ~ 0
14
Text Notes 6000 7450 0    60   ~ 0
15
Text Notes 6000 7300 0    60   ~ 0
16
Text Label 1600 1500 0    60   ~ 0
PTMP
$Sheet
S 8850 700  1400 5650
U 54A7BA5F
F0 "FPGA pulse handling" 60
F1 "fpgapulser.sch" 60
F2 "CH1_PULSE_P" O L 8850 5300 60 
F3 "CH1_PULSE_N" O L 8850 5400 60 
F4 "CH2_PULSE_P" O L 8850 5600 60 
F5 "CH2_PULSE_N" O L 8850 5700 60 
F6 "CH3_PULSE_P" O L 8850 5900 60 
F7 "CH3_PULSE_N" O L 8850 6000 60 
F8 "CH4_PULSE_P" O L 8850 6200 60 
F9 "CH4_PULSE_N" O L 8850 6300 60 
F10 "CH1_SAMPLE_P" I L 8850 1150 60 
F11 "CH1_SAMPLE_N" I L 8850 1250 60 
F12 "CH2_SAMPLE_P" I L 8850 1450 60 
F13 "CH2_SAMPLE_N" I L 8850 1550 60 
F14 "CH3_SAMPLE_P" I L 8850 1750 60 
F15 "CH3_SAMPLE_N" I L 8850 1850 60 
F16 "CH4_SAMPLE_P" I L 8850 2050 60 
F17 "CH4_SAMPLE_N" I L 8850 2150 60 
F18 "CH1_SPI_MOSI" O L 8850 4000 60 
F19 "CH1_SPI_MISO" I L 8850 4100 60 
F20 "CH1_SPI_SCK" O L 8850 3900 60 
F21 "CH1_SPI_CS_N" O L 8850 3800 60 
F22 "CH2_SPI_MOSI" O L 8850 3500 60 
F23 "CH2_SPI_MISO" I L 8850 3600 60 
F24 "CH2_SPI_SCK" O L 8850 3400 60 
F25 "CH2_SPI_CS_N" O L 8850 3300 60 
F26 "CH3_SPI_MOSI" O L 8850 2450 60 
F27 "CH3_SPI_MISO" I L 8850 2350 60 
F28 "CH3_SPI_SCK" O L 8850 2550 60 
F29 "CH3_SPI_CS_N" O L 8850 2650 60 
F30 "CH4_SPI_MOSI" O L 8850 2950 60 
F31 "CH4_SPI_MISO" I L 8850 2850 60 
F32 "CH4_SPI_SCK" O L 8850 3050 60 
F33 "CH4_SPI_CS_N" O L 8850 3150 60 
F34 "DAC_SPI_MISO" I L 8850 4600 60 
F35 "DAC_SPI_MOSI" O L 8850 4500 60 
F36 "DAC_SPI_SCK" O L 8850 4400 60 
F37 "DAC_SPI_CS_N" O L 8850 4300 60 
F38 "TDR_LED1" O L 8850 4800 60 
F39 "TDR_LED2" O L 8850 4900 60 
F40 "1V8" I R 10250 4950 60 
F41 "GND" I R 10250 5050 60 
F42 "2V5" I R 10250 4850 60 
$EndSheet
Text Label 6550 2850 2    60   ~ 0
DAC_SPI_MISO
Text Label 6550 2950 2    60   ~ 0
DAC_SPI_MOSI
Text Label 6550 3050 2    60   ~ 0
DAC_SPI_SCK
Text Label 6550 3150 2    60   ~ 0
DAC_SPI_CS_N
Text Label 8600 4600 2    60   ~ 0
DAC_SPI_MISO
Text Label 8600 4500 2    60   ~ 0
DAC_SPI_MOSI
Text Label 8600 4400 2    60   ~ 0
DAC_SPI_SCK
Text Label 8600 4300 2    60   ~ 0
DAC_SPI_CS_N
Text Label 6550 950  2    60   ~ 0
1V8
Text Label 6550 3350 2    60   ~ 0
PTMP
Text Label 6550 3450 2    60   ~ 0
PTMP_BUF
Text Label 1850 6900 0    60   ~ 0
PTMP_BUF
$Sheet
S 800  700  600  950 
U 54A05E70
F0 "Power Supply" 60
F1 "PowerSupply.sch" 60
F2 "A5V0" O R 1400 750 60 
F3 "2V5" O R 1400 850 60 
F4 "1V8" O R 1400 950 60 
F5 "1V2" O R 1400 1050 60 
F6 "1V0" O R 1400 1150 60 
F7 "GND" O R 1400 1250 60 
F8 "PSU_TEMP" O R 1400 1500 60 
F9 "PGOOD" O R 1400 1600 60 
F10 "5V0_RAW" O R 1400 1350 60 
$EndSheet
$Sheet
S 800  6150 700  450 
U 54BB871F
F0 "Boot Flash" 60
F1 "bootflash.sch" 60
F2 "1V8" I R 1500 6250 60 
F3 "GND" I R 1500 6350 60 
F4 "FPGA_CCLK" I R 1500 6550 60 
$EndSheet
Text Label 1850 6250 0    60   ~ 0
1V8
Text Label 1850 6350 0    60   ~ 0
GND
Text Notes 5800 6900 0    60   ~ 0
JTAG
Text Label 1700 3650 0    60   ~ 0
FPGA_CCLK
Text Label 1850 6550 0    60   ~ 0
FPGA_CCLK
Text Label 1600 1600 0    60   ~ 0
PROG_B
Text Label 1700 3950 0    60   ~ 0
PROG_B
Wire Wire Line
	4500 1250 6750 1250
Wire Wire Line
	4500 1150 6750 1150
Wire Wire Line
	4500 1550 6750 1550
Wire Wire Line
	4500 1750 6750 1750
Wire Wire Line
	4500 1850 6750 1850
Wire Wire Line
	4500 2050 6750 2050
Wire Wire Line
	4500 2150 6750 2150
Wire Wire Line
	6550 850  6750 850 
Wire Wire Line
	2450 950  2750 950 
Wire Wire Line
	2450 850  2750 850 
Wire Wire Line
	1700 2650 1500 2650
Wire Wire Line
	1700 2550 1500 2550
Wire Wire Line
	1500 2450 1700 2450
Wire Wire Line
	6550 750  6750 750 
Wire Wire Line
	8650 5300 8850 5300
Wire Wire Line
	8650 5400 8850 5400
Wire Wire Line
	8650 5600 8850 5600
Wire Wire Line
	8850 5700 8650 5700
Wire Wire Line
	8650 5900 8850 5900
Wire Wire Line
	8650 6000 8850 6000
Wire Wire Line
	8650 6200 8850 6200
Wire Wire Line
	8850 6300 8650 6300
Wire Wire Line
	8850 1150 8550 1150
Wire Wire Line
	8550 1250 8850 1250
Wire Wire Line
	8550 1450 8850 1450
Wire Wire Line
	8850 1550 8550 1550
Wire Wire Line
	8550 1750 8850 1750
Wire Wire Line
	8850 1850 8550 1850
Wire Wire Line
	8550 2050 8850 2050
Wire Wire Line
	8850 2150 8550 2150
Wire Wire Line
	8550 2350 8850 2350
Wire Wire Line
	8850 2450 8550 2450
Wire Wire Line
	8550 2550 8850 2550
Wire Wire Line
	8850 2650 8550 2650
Wire Wire Line
	8850 3150 8550 3150
Wire Wire Line
	8550 3050 8850 3050
Wire Wire Line
	8850 2950 8550 2950
Wire Wire Line
	8550 2850 8850 2850
Wire Wire Line
	2650 1150 2750 1150
Wire Wire Line
	2750 1250 2650 1250
Wire Wire Line
	2650 1450 2750 1450
Wire Wire Line
	2750 1550 2650 1550
Wire Wire Line
	2650 1750 2750 1750
Wire Wire Line
	2750 1850 2650 1850
Wire Wire Line
	2650 2050 2750 2050
Wire Wire Line
	2650 2150 2750 2150
Wire Wire Line
	1700 3050 1500 3050
Wire Wire Line
	1700 4950 1500 4950
Wire Wire Line
	1700 4550 1500 4550
Wire Wire Line
	1700 4750 1500 4750
Wire Wire Line
	1700 4650 1500 4650
Wire Wire Line
	1700 5050 1500 5050
Wire Wire Line
	1700 3150 1500 3150
Wire Wire Line
	1700 5150 1500 5150
Wire Wire Line
	8600 800  8550 800 
Wire Wire Line
	6750 950  6550 950 
Wire Notes Line
	5300 6800 5300 7650
Wire Notes Line
	5300 7650 6600 7650
Wire Notes Line
	6600 7650 6600 6800
Wire Notes Line
	6600 6800 5300 6800
Wire Notes Line
	6450 7000 6450 7500
Wire Notes Line
	6450 7500 6550 7500
Wire Notes Line
	6550 7500 6550 7000
Wire Notes Line
	6550 7000 6450 7000
Wire Notes Line
	5450 6800 5450 7100
Wire Notes Line
	5450 7100 5300 7100
Wire Notes Line
	5300 7350 5450 7350
Wire Notes Line
	5450 7350 5450 7650
Wire Notes Line
	6150 7000 5700 7000
Wire Notes Line
	5700 7150 6150 7150
Wire Notes Line
	5700 7300 6150 7300
Wire Notes Line
	5700 7000 5700 7450
Wire Notes Line
	5700 7450 6150 7450
Wire Notes Line
	6150 7450 6150 7000
Wire Notes Line
	5850 7000 5850 7450
Wire Notes Line
	6000 7150 6000 7450
Wire Wire Line
	8550 3300 8850 3300
Wire Wire Line
	8850 3400 8550 3400
Wire Wire Line
	8550 3500 8850 3500
Wire Wire Line
	8850 3600 8550 3600
Wire Wire Line
	6550 2850 6750 2850
Wire Wire Line
	6750 2950 6550 2950
Wire Wire Line
	6550 3050 6750 3050
Wire Wire Line
	6750 3150 6550 3150
Wire Wire Line
	8600 4300 8850 4300
Wire Wire Line
	8850 4400 8600 4400
Wire Wire Line
	8600 4500 8850 4500
Wire Wire Line
	8850 4600 8600 4600
Wire Wire Line
	6550 3350 6750 3350
Wire Wire Line
	6750 3450 6550 3450
Wire Wire Line
	6550 3550 6750 3550
Wire Wire Line
	1500 6900 1850 6900
Wire Wire Line
	1600 1500 1400 1500
Wire Wire Line
	1600 1250 1400 1250
Wire Wire Line
	1600 1150 1400 1150
Wire Wire Line
	1600 1050 1400 1050
Wire Wire Line
	1600 950  1400 950 
Wire Wire Line
	1600 850  1400 850 
Wire Wire Line
	1850 750  1400 750 
Wire Wire Line
	1850 6250 1500 6250
Wire Wire Line
	1850 6350 1500 6350
Wire Notes Line
	5750 6800 5750 6900
Wire Notes Line
	5750 6900 6050 6900
Wire Notes Line
	6050 6900 6050 6800
Wire Wire Line
	1850 6550 1500 6550
Wire Wire Line
	1600 1600 1400 1600
Text Label 1700 3850 0    60   ~ 0
FPGA_DONE
Text Label 1850 7000 0    60   ~ 0
FPGA_DONE
Wire Wire Line
	1850 7000 1500 7000
Text Label 1850 7200 0    60   ~ 0
GTX_VTT
Wire Wire Line
	1850 7200 1500 7200
Text Label 1850 7400 0    60   ~ 0
2V5
Text Label 1850 7500 0    60   ~ 0
GND
Text Label 2000 5550 0    60   ~ 0
2V5
Wire Wire Line
	2000 5550 1500 5550
Text Label 2000 5650 0    60   ~ 0
1V8
Wire Wire Line
	2000 5650 1500 5650
Text Label 2000 5750 0    60   ~ 0
1V2
Wire Wire Line
	2000 5750 1500 5750
Text Label 2000 5850 0    60   ~ 0
GND
Wire Wire Line
	2000 5850 1500 5850
$Sheet
S 3250 2700 1250 1850
U 54A49ACF
F0 "TDR RJ45 connector" 60
F1 "tdr-rj45.sch" 60
F2 "CAT5_CH1_P" B R 4500 2800 60 
F3 "CAT5_CH1_N" B R 4500 2900 60 
F4 "CAT5_CH2_P" B R 4500 3100 60 
F5 "CAT5_CH2_N" B R 4500 3200 60 
F6 "CAT5_CH3_P" B R 4500 3400 60 
F7 "CAT5_CH3_N" B R 4500 3500 60 
F8 "CAT5_CH4_P" B R 4500 3700 60 
F9 "CAT5_CH4_N" B R 4500 3800 60 
F10 "TDR_LED1" I R 4500 4300 60 
F11 "TDR_LED2" I R 4500 4400 60 
F12 "2V5" I R 4500 4000 60 
F13 "GND" I R 4500 4100 60 
$EndSheet
Wire Wire Line
	4500 1450 6750 1450
Wire Wire Line
	4500 2800 4650 2800
Wire Wire Line
	4650 2800 4650 1150
Connection ~ 4650 1150
Wire Wire Line
	4500 2900 4750 2900
Wire Wire Line
	4500 3100 4950 3100
Wire Wire Line
	4950 3100 4950 1450
Connection ~ 4950 1450
Wire Wire Line
	4500 3200 5050 3200
Wire Wire Line
	5050 3200 5050 1550
Connection ~ 5050 1550
Wire Wire Line
	4500 3400 5250 3400
Wire Wire Line
	5250 3400 5250 1750
Connection ~ 5250 1750
Wire Wire Line
	4500 3500 5350 3500
Wire Wire Line
	5350 3500 5350 1850
Connection ~ 5350 1850
Wire Wire Line
	4500 3700 5550 3700
Wire Wire Line
	5550 3700 5550 2050
Connection ~ 5550 2050
Wire Wire Line
	4500 3800 5650 3800
Wire Wire Line
	5650 3800 5650 2150
Connection ~ 5650 2150
Text Label 4750 4100 0    60   ~ 0
GND
Wire Wire Line
	4750 4000 4500 4000
Text Label 4750 4000 0    60   ~ 0
2V5
Wire Wire Line
	4500 4100 4750 4100
Text Label 4750 4300 0    60   ~ 0
TDR_LED1
Wire Wire Line
	4750 4300 4500 4300
Text Label 4750 4400 0    60   ~ 0
TDR_LED2
Wire Wire Line
	4750 4400 4500 4400
Text Label 8600 4800 2    60   ~ 0
TDR_LED1
Text Label 8600 4900 2    60   ~ 0
TDR_LED2
Wire Wire Line
	8600 4900 8850 4900
Wire Wire Line
	8850 4800 8600 4800
$Sheet
S 6750 700  1800 3500
U 54A2D86A
F0 "Analog Front End" 60
F1 "afe.sch" 60
F2 "A5V0" I L 6750 750 60 
F3 "GND" I R 8550 800 60 
F4 "CAT5_CH1_P" I L 6750 1150 60 
F5 "CAT5_CH1_N" I L 6750 1250 60 
F6 "CAT5_CH2_P" I L 6750 1450 60 
F7 "CAT5_CH2_N" I L 6750 1550 60 
F8 "CAT5_CH3_P" I L 6750 1750 60 
F9 "CAT5_CH3_N" I L 6750 1850 60 
F10 "CAT5_CH4_P" I L 6750 2050 60 
F11 "CAT5_CH4_N" I L 6750 2150 60 
F12 "CH1_SPI_MISO" O R 8550 4100 60 
F13 "CH1_SPI_MOSI" I R 8550 4000 60 
F14 "CH1_SPI_SCK" I R 8550 3900 60 
F15 "CH1_SPI_CS_N" I R 8550 3800 60 
F16 "2V5" I L 6750 850 60 
F17 "CH1_SAMPLE_P" O R 8550 1150 60 
F18 "CH1_SAMPLE_N" O R 8550 1250 60 
F19 "CH2_SPI_MISO" O R 8550 3600 60 
F20 "CH2_SPI_MOSI" I R 8550 3500 60 
F21 "CH2_SPI_SCK" I R 8550 3400 60 
F22 "CH2_SPI_CS_N" I R 8550 3300 60 
F23 "CH2_SAMPLE_P" O R 8550 1450 60 
F24 "CH2_SAMPLE_N" O R 8550 1550 60 
F25 "CH3_SPI_MISO" O R 8550 2350 60 
F26 "CH3_SPI_MOSI" I R 8550 2450 60 
F27 "CH3_SPI_SCK" I R 8550 2550 60 
F28 "CH3_SPI_CS_N" I R 8550 2650 60 
F29 "CH3_SAMPLE_P" O R 8550 1750 60 
F30 "CH3_SAMPLE_N" O R 8550 1850 60 
F31 "CH4_SPI_MISO" O R 8550 2850 60 
F32 "CH4_SPI_MOSI" I R 8550 2950 60 
F33 "CH4_SPI_SCK" I R 8550 3050 60 
F34 "CH4_SPI_CS_N" I R 8550 3150 60 
F35 "CH4_SAMPLE_P" O R 8550 2050 60 
F36 "CH4_SAMPLE_N" O R 8550 2150 60 
F37 "AVREF_1V25" O L 6750 3550 60 
F38 "PTMP" I L 6750 3350 60 
F39 "DAC_SPI_MISO" O L 6750 2850 60 
F40 "DAC_SPI_MOSI" I L 6750 2950 60 
F41 "DAC_SPI_SCK" I L 6750 3050 60 
F42 "DAC_SPI_CS_N" I L 6750 3150 60 
F43 "1V8" I L 6750 950 60 
F44 "PTMP_BUF" O L 6750 3450 60 
$EndSheet
Wire Wire Line
	8550 3800 8850 3800
Wire Wire Line
	8850 3900 8550 3900
Wire Wire Line
	8550 4000 8850 4000
Wire Wire Line
	8850 4100 8550 4100
Text Label 1950 4450 0    60   ~ 0
2V5
Wire Wire Line
	1950 4450 1500 4450
Text Label 1600 1350 0    60   ~ 0
5V0_RAW
Wire Wire Line
	1600 1350 1400 1350
Text Label 1850 7300 0    60   ~ 0
5V0_RAW
Wire Wire Line
	1850 7300 1500 7300
Wire Wire Line
	1500 7400 1850 7400
Wire Wire Line
	1850 7500 1500 7500
Wire Wire Line
	1700 3950 1500 3950
Wire Wire Line
	1500 2850 1700 2850
Wire Wire Line
	1700 2750 1500 2750
Text Label 1700 2450 0    60   ~ 0
2V5
$Sheet
S 800  2400 700  1650
U 54A41A1A
F0 "FPGA Support" 60
F1 "fpgasupport.sch" 60
F2 "1V0" I R 1500 2750 60 
F3 "1V8" I R 1500 2550 60 
F4 "GND" I R 1500 2850 60 
F5 "1V2" I R 1500 2650 60 
F6 "GTX_VTT" O R 1500 3250 60 
F7 "GTX_VCC" O R 1500 3050 60 
F8 "GTX_VAUX" I R 1500 3150 60 
F9 "AVREF_1V25" I R 1500 3450 60 
F10 "CCLK" O R 1500 3650 60 
F11 "FPGA_DONE" O R 1500 3850 60 
F12 "PROG_B_N" I R 1500 3950 60 
F13 "2V5" I R 1500 2450 60 
$EndSheet
Wire Wire Line
	1700 3250 1500 3250
Wire Wire Line
	1700 3450 1500 3450
Wire Wire Line
	1700 3650 1500 3650
Wire Wire Line
	1700 3850 1500 3850
Wire Wire Line
	4750 2900 4750 1250
Connection ~ 4750 1250
Text Label 10500 4850 0    60   ~ 0
2V5
Wire Wire Line
	10500 4850 10250 4850
Text Label 10500 4950 0    60   ~ 0
1V8
Wire Wire Line
	10500 4950 10250 4950
Text Label 10500 5050 0    60   ~ 0
GND
Wire Wire Line
	10500 5050 10250 5050
Text Label 2450 750  2    60   ~ 0
1V8
Wire Wire Line
	2450 750  2750 750 
$EndSCHEMATC
