<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___core_debug" xml:lang="en-US">
<title>CMSIS Core Debug</title>
<indexterm><primary>CMSIS Core Debug</primary></indexterm>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___core___function_interface">CMSIS Core Function Interface</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s___core___n_v_i_c_functions">CMSIS Core NVIC Functions</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_core_debug___type">CoreDebug_Type</link></para>

<para>Structure type to access the Core Debug Register (CoreDebug). </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>&#160;&#160;&#160;16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>&#160;&#160;&#160;25</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>&#160;&#160;&#160;24</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>&#160;&#160;&#160;19</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>&#160;&#160;&#160;18</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>&#160;&#160;&#160;17</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>&#160;&#160;&#160;16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>&#160;&#160;&#160;5</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>&#160;&#160;&#160;3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>&#160;&#160;&#160;2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>&#160;&#160;&#160;1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>&#160;&#160;&#160;0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>&#160;&#160;&#160;16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>&#160;&#160;&#160;0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>&#160;&#160;&#160;24</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>&#160;&#160;&#160;19</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>&#160;&#160;&#160;18</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>&#160;&#160;&#160;17</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>&#160;&#160;&#160;16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>&#160;&#160;&#160;10</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>&#160;&#160;&#160;9</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>&#160;&#160;&#160;8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>&#160;&#160;&#160;7</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>&#160;&#160;&#160;6</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>&#160;&#160;&#160;5</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>&#160;&#160;&#160;4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>&#160;&#160;&#160;0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>)</para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__register_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__register_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__register_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__register_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__register_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s__core__register_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Cortex-M Core Debug Registers </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug</title>
<indexterm><primary>CoreDebug</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s__core__register_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</computeroutput></para>
<para>Core Debug configuration struct <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE</title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>Core Debug Base Address <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/><section>
    <title>CoreDebug_DCRSR_REGSEL_Msk</title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/><section>
    <title>CoreDebug_DCRSR_REGSEL_Pos</title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos&#160;&#160;&#160;0</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/><section>
    <title>CoreDebug_DCRSR_REGWnR_Msk</title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/><section>
    <title>CoreDebug_DCRSR_REGWnR_Pos</title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos&#160;&#160;&#160;16</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977"/><section>
    <title>CoreDebug_DEMCR_MON_EN_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c"/><section>
    <title>CoreDebug_DEMCR_MON_EN_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Pos&#160;&#160;&#160;16</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8"/><section>
    <title>CoreDebug_DEMCR_MON_PEND_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d"/><section>
    <title>CoreDebug_DEMCR_MON_PEND_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Pos&#160;&#160;&#160;17</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95"/><section>
    <title>CoreDebug_DEMCR_MON_REQ_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64"/><section>
    <title>CoreDebug_DEMCR_MON_REQ_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Pos&#160;&#160;&#160;19</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98"/><section>
    <title>CoreDebug_DEMCR_MON_STEP_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b"/><section>
    <title>CoreDebug_DEMCR_MON_STEP_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Pos&#160;&#160;&#160;18</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834"/><section>
    <title>CoreDebug_DEMCR_TRCENA_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39"/><section>
    <title>CoreDebug_DEMCR_TRCENA_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Pos&#160;&#160;&#160;24</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b"/><section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933"/><section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Pos&#160;&#160;&#160;8</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f"/><section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50"/><section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Pos&#160;&#160;&#160;6</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/><section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/><section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos&#160;&#160;&#160;0</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/><section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/><section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos&#160;&#160;&#160;10</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a"/><section>
    <title>CoreDebug_DEMCR_VC_INTERR_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e"/><section>
    <title>CoreDebug_DEMCR_VC_INTERR_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Pos&#160;&#160;&#160;9</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87"/><section>
    <title>CoreDebug_DEMCR_VC_MMERR_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41"/><section>
    <title>CoreDebug_DEMCR_VC_MMERR_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Pos&#160;&#160;&#160;4</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c"/><section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8"/><section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Pos&#160;&#160;&#160;5</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19"/><section>
    <title>CoreDebug_DEMCR_VC_STATERR_Msk</title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac"/><section>
    <title>CoreDebug_DEMCR_VC_STATERR_Pos</title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Pos&#160;&#160;&#160;7</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/><section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/><section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos&#160;&#160;&#160;0</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/><section>
    <title>CoreDebug_DHCSR_C_HALT_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/><section>
    <title>CoreDebug_DHCSR_C_HALT_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos&#160;&#160;&#160;1</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/><section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/><section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos&#160;&#160;&#160;3</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4"/><section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d"/><section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos&#160;&#160;&#160;5</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/><section>
    <title>CoreDebug_DHCSR_C_STEP_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/><section>
    <title>CoreDebug_DHCSR_C_STEP_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos&#160;&#160;&#160;2</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/><section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/><section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos&#160;&#160;&#160;16</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/><section>
    <title>CoreDebug_DHCSR_S_HALT_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/><section>
    <title>CoreDebug_DHCSR_S_HALT_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos&#160;&#160;&#160;17</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/><section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/><section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos&#160;&#160;&#160;19</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/><section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/><section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos&#160;&#160;&#160;16</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/><section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/><section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos&#160;&#160;&#160;25</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/><section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/><section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos&#160;&#160;&#160;24</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/><section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk</title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/><section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos</title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos&#160;&#160;&#160;18</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM</title>
<indexterm><primary>ITM</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__register_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</computeroutput></para>
<para>ITM configuration struct <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE</title>
<indexterm><primary>ITM_BASE</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC</title>
<indexterm><primary>NVIC</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__register_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE</title>
<indexterm><primary>NVIC_BASE</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB</title>
<indexterm><primary>SCB</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__register_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE</title>
<indexterm><primary>SCB_BASE</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB</title>
<indexterm><primary>SCnSCB</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick</title>
<indexterm><primary>SysTick</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__register_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__register_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE</title>
<indexterm><primary>SysTick_BASE</primary><secondary>CMSIS Core Debug</secondary></indexterm>
<indexterm><primary>CMSIS Core Debug</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s__core__register_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address <?linebreak?> </para>
</section>
</section>
</section>
