;redcode
;assert 1
	SPL 0, #2
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 11, <130
	DAT #0, <10
	SUB -7, 0
	SPL 7, 100
	SPL 0, <130
	MOV 0, @2
	JMP 0, #2
	SPL <127, 106
	SLT -701, -10
	JMZ 178, 60
	SUB @8, @-5
	CMP <10, @101
	JMZ 10, 1
	SUB -702, -10
	SPL 178, 60
	SUB 0, @10
	JMP 0, #2
	SPL 0, #2
	SUB -7, 0
	SUB -207, <-120
	SPL @102, -101
	SUB @0, @2
	SLT -701, -10
	SLT -701, -10
	JMZ 10, 1
	JMZ 8, <-5
	SLT #0, -0
	SLT #0, -0
	SPL -1, @-20
	SUB 10, 9
	DJN @511, 0
	DJN @511, 0
	DJN @511, 0
	SUB #70, 1
	SLT -702, -10
	SLT -702, -10
	SPL 0, <130
	JMP -7, @-20
	SPL 0, <130
	CMP @127, 106
	CMP @127, 106
	CMP @127, 106
	SUB 11, <130
	SUB 11, <130
	ADD 1, 22
	CMP 100, 201
	CMP -7, <-50
	JMN 30, @562
	JMN 30, @562
	JMN 30, @562
	SUB -0, -0
	ADD 1, <-1
	ADD 10, 7
	ADD 10, 7
	SLT #112, @17
	SUB @121, 106
	SPL 300, <91
	SPL 300, <91
	JMP -7, @-50
	JMN 12, #10
	SUB 100, 300
	CMP #12, @205
	SUB 700, -2
	SUB 700, -2
	SLT 10, 7
	SLT 10, 7
	CMP 100, 300
	SLT 10, 7
	SLT 10, 7
	JMN 30, @562
	SLT 10, 7
	CMP @0, @802
	CMP @121, 106
	SUB 100, 300
	ADD @0, @1
	JMN 30, @562
	SPL 903, 46
	SPL 903, 46
	ADD @0, @1
	MOV -1, <-20
	SLT 10, 7
	CMP 100, 300
	ADD @-60, 9
	CMP 100, 300
	JMN -3, @-40
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
