Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/v3thomas/Desktop/pong/ipcore_dir/ila.vhd" in Library work.
Architecture ila_a of Entity ila is up to date.
Compiling vhdl file "/home/student2/v3thomas/Desktop/pong/ipcore_dir/icon.vhd" in Library work.
Architecture icon_a of Entity icon is up to date.
Compiling vhdl file "/home/student2/v3thomas/Desktop/pong/pong.vhd" in Library work.
Entity <pong> compiled.
Entity <pong> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/student2/v3thomas/Desktop/pong/pong.vhd" line 89: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hSync>, <vSync>
WARNING:Xst:819 - "/home/student2/v3thomas/Desktop/pong/pong.vhd" line 102: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hSync>, <vSync>, <left_paddle_ypos>, <right_paddle_ypos>, <ball_xpos>, <ball_ypos>, <bounds>
WARNING:Xst:2211 - "/home/student2/v3thomas/Desktop/pong/pong.vhd" line 226: Instantiating black box module <ila>.
WARNING:Xst:2211 - "/home/student2/v3thomas/Desktop/pong/pong.vhd" line 233: Instantiating black box module <icon>.
Entity <pong> analyzed. Unit <pong> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pong>.
    Related source file is "/home/student2/v3thomas/Desktop/pong/pong.vhd".
WARNING:Xst:653 - Signal <trig> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <ila_data<21:3>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000.
INFO:Xst:1799 - State 00000000000000000000000000000001 is never reached in FSM <bounds>.
    Found finite state machine <FSM_0> for signal <bounds>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 30                                             |
    | Inputs             | 12                                             |
    | Outputs            | 2                                              |
    | Clock              | d_Clk                     (rising_edge)        |
    | Clock enable       | bounds$not0000            (positive)           |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit up counter for signal <ball_delay>.
    Found 2-bit register for signal <ball_xdirection>.
    Found 32-bit comparator greatequal for signal <ball_xdirection$cmp_ge0000> created at line 210.
    Found 32-bit comparator greatequal for signal <ball_xdirection$cmp_ge0001> created at line 208.
    Found 32-bit comparator greatequal for signal <ball_xdirection$cmp_ge0002> created at line 208.
    Found 32-bit comparator greatequal for signal <ball_xdirection$cmp_ge0003> created at line 202.
    Found 32-bit comparator greatequal for signal <ball_xdirection$cmp_ge0004> created at line 200.
    Found 32-bit comparator greater for signal <ball_xdirection$cmp_gt0000> created at line 208.
    Found 32-bit comparator lessequal for signal <ball_xdirection$cmp_le0000> created at line 210.
    Found 32-bit comparator lessequal for signal <ball_xdirection$cmp_le0001> created at line 208.
    Found 32-bit comparator lessequal for signal <ball_xdirection$cmp_le0002> created at line 202.
    Found 32-bit comparator lessequal for signal <ball_xdirection$cmp_le0003> created at line 202.
    Found 32-bit comparator less for signal <ball_xdirection$cmp_lt0000> created at line 210.
    Found 32-bit comparator less for signal <ball_xdirection$cmp_lt0001> created at line 208.
    Found 32-bit comparator less for signal <ball_xdirection$cmp_lt0002> created at line 208.
    Found 32-bit register for signal <ball_xpos>.
    Found 32-bit adder for signal <ball_xpos$addsub0000> created at line 215.
    Found 2-bit register for signal <ball_ydirection>.
    Found 32-bit comparator greatequal for signal <ball_ydirection$cmp_ge0000> created at line 197.
    Found 32-bit comparator lessequal for signal <ball_ydirection$cmp_le0000> created at line 198.
    Found 32-bit register for signal <ball_ypos>.
    Found 32-bit adder for signal <ball_ypos$addsub0000> created at line 216.
    Found 32-bit adder for signal <bounds$add0000> created at line 206.
    Found 32-bit adder for signal <bounds$add0001> created at line 202.
    Found 32-bit comparator greatequal for signal <bounds$cmp_ge0000> created at line 195.
    Found 32-bit comparator greatequal for signal <bounds$cmp_ge0001> created at line 206.
    Found 32-bit comparator greatequal for signal <bounds$cmp_ge0002> created at line 204.
    Found 32-bit comparator greater for signal <bounds$cmp_gt0000> created at line 198.
    Found 32-bit comparator greater for signal <bounds$cmp_gt0001> created at line 200.
    Found 32-bit comparator greater for signal <bounds$cmp_gt0002> created at line 202.
    Found 32-bit comparator greater for signal <bounds$cmp_gt0003> created at line 206.
    Found 32-bit comparator greater for signal <bounds$cmp_gt0004> created at line 206.
    Found 32-bit comparator lessequal for signal <bounds$cmp_le0001> created at line 206.
    Found 32-bit comparator lessequal for signal <bounds$cmp_le0002> created at line 206.
    Found 32-bit comparator less for signal <bounds$cmp_lt0000> created at line 197.
    Found 32-bit comparator less for signal <bounds$cmp_lt0001> created at line 200.
    Found 32-bit comparator less for signal <bounds$cmp_lt0002> created at line 200.
    Found 32-bit comparator less for signal <bounds$cmp_lt0003> created at line 206.
    Found 32-bit comparator less for signal <bounds$cmp_lt0004> created at line 204.
    Found 32-bit comparator less for signal <bounds$cmp_lt0005> created at line 195.
    Found 32-bit subtractor for signal <bounds$sub0000> created at line 206.
    Found 32-bit subtractor for signal <bounds$sub0001> created at line 200.
    Found 1-bit register for signal <d_Clk>.
    Found 32-bit adder for signal <Gout$add0000> created at line 133.
    Found 32-bit adder for signal <Gout$add0001> created at line 137.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0000> created at line 106.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0001> created at line 106.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0002> created at line 109.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0003> created at line 117.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0004> created at line 121.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0005> created at line 129.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0006> created at line 129.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0007> created at line 133.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0008> created at line 133.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0009> created at line 137.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0010> created at line 137.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0011> created at line 141.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0012> created at line 141.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0000> created at line 129.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0001> created at line 133.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0002> created at line 137.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0003> created at line 137.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0004> created at line 141.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0005> created at line 141.
    Found 32-bit comparator less for signal <Gout$cmp_lt0000> created at line 104.
    Found 32-bit comparator less for signal <Gout$cmp_lt0001> created at line 104.
    Found 32-bit comparator less for signal <Gout$cmp_lt0002> created at line 106.
    Found 32-bit comparator less for signal <Gout$cmp_lt0003> created at line 113.
    Found 32-bit comparator less for signal <Gout$cmp_lt0004> created at line 113.
    Found 32-bit comparator less for signal <Gout$cmp_lt0005> created at line 129.
    Found 32-bit comparator less for signal <Gout$cmp_lt0006> created at line 133.
    Found 32-bit subtractor for signal <Gout$sub0000> created at line 133.
    Found 32-bit subtractor for signal <Gout$sub0001> created at line 137.
    Found 32-bit comparator greater for signal <hSig$cmp_gt0000> created at line 91.
    Found 32-bit comparator less for signal <hSig$cmp_lt0000> created at line 91.
    Found 32-bit up counter for signal <hSync>.
    Found 32-bit comparator less for signal <hSync$cmp_lt0000> created at line 77.
    Found 32-bit up counter for signal <left_paddle_delay>.
    Found 32-bit comparator greatequal for signal <left_paddle_delay$cmp_ge0000> created at line 167.
    Found 32-bit updown counter for signal <left_paddle_ypos>.
    Found 32-bit comparator greatequal for signal <left_paddle_ypos$cmp_ge0000> created at line 170.
    Found 32-bit comparator greater for signal <left_paddle_ypos$cmp_gt0000> created at line 169.
    Found 32-bit comparator lessequal for signal <left_paddle_ypos$cmp_le0000> created at line 169.
    Found 32-bit comparator less for signal <left_paddle_ypos$cmp_lt0000> created at line 167.
    Found 32-bit up counter for signal <right_paddle_delay>.
    Found 32-bit comparator greatequal for signal <right_paddle_delay$cmp_ge0000> created at line 181.
    Found 32-bit updown counter for signal <right_paddle_ypos>.
    Found 32-bit comparator greatequal for signal <right_paddle_ypos$cmp_ge0000> created at line 184.
    Found 32-bit comparator greater for signal <right_paddle_ypos$cmp_gt0000> created at line 183.
    Found 32-bit comparator lessequal for signal <right_paddle_ypos$cmp_le0000> created at line 183.
    Found 32-bit comparator less for signal <right_paddle_ypos$cmp_lt0000> created at line 181.
    Found 32-bit comparator greater for signal <vSig$cmp_gt0000> created at line 96.
    Found 32-bit comparator less for signal <vSig$cmp_lt0000> created at line 96.
    Found 32-bit up counter for signal <vSync>.
    Found 32-bit comparator less for signal <vSync$cmp_lt0000> created at line 81.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred  69 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred  73 Comparator(s).
Unit <pong> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 6
 32-bit subtractor                                     : 4
# Counters                                             : 7
 32-bit up counter                                     : 5
 32-bit updown counter                                 : 2
# Registers                                            : 5
 1-bit register                                        : 1
 2-bit register                                        : 2
 32-bit register                                       : 2
# Comparators                                          : 73
 32-bit comparator greatequal                          : 26
 32-bit comparator greater                             : 10
 32-bit comparator less                                : 22
 32-bit comparator lessequal                           : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <bounds/FSM> on signal <bounds[1:1]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0
 00000000000000000000000000000001 | unreached
 00000000000000000000000000001010 | 1
----------------------------------------------
Reading core <ipcore_dir/ila.ngc>.
Reading core <ipcore_dir/icon.ngc>.
Loading core <ila> for timing and area information for instance <pongila>.
Loading core <icon> for timing and area information for instance <pongicon>.
WARNING:Xst:1293 - FF/Latch <ball_ydirection_0> has a constant value of 1 in block <pong>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_xdirection_0> has a constant value of 1 in block <pong>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 6
 32-bit subtractor                                     : 4
# Counters                                             : 7
 32-bit up counter                                     : 5
 32-bit updown counter                                 : 2
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 73
 32-bit comparator greatequal                          : 26
 32-bit comparator greater                             : 10
 32-bit comparator less                                : 22
 32-bit comparator lessequal                           : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ball_ydirection_0> has a constant value of 1 in block <pong>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_xdirection_0> has a constant value of 1 in block <pong>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pong> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 292
 Flip-Flops                                            : 292

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong.ngr
Top Level Output File Name         : pong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 3769
#      GND                         : 3
#      INV                         : 236
#      LUT1                        : 395
#      LUT2                        : 603
#      LUT2_L                      : 1
#      LUT3                        : 66
#      LUT3_L                      : 1
#      LUT4                        : 398
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 1372
#      MUXCY_L                     : 56
#      MUXF5                       : 29
#      MUXF6                       : 9
#      VCC                         : 3
#      XORCY                       : 593
# FlipFlops/Latches                : 540
#      FD                          : 22
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 163
#      FDP                         : 31
#      FDPE                        : 18
#      FDR                         : 171
#      FDRE                        : 95
#      FDRS                        : 4
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 1
#      RAMB16_S1_S36               : 1
# Shift Registers                  : 77
#      SRL16                       : 22
#      SRL16E                      : 1
#      SRLC16E                     : 54
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      999  out of   4656    21%  
 Number of Slice Flip Flops:            540  out of   9312     5%  
 Number of 4 input LUTs:               1781  out of   9312    19%  
    Number used as logic:              1704
    Number used as Shift registers:      77
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                               | Load  |
------------------------------------------------------------------------------+-----------------------------------------------------+-------+
clk                                                                           | BUFGP                                               | 194   |
pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                     | BUFG                                                | 132   |
pongicon/CONTROL0<13>(pongicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(pongila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
pongicon/U0/iUPDATE_OUT                                                       | NONE(pongicon/U0/U_ICON/U_iDATA_CMD)                | 1     |
d_Clk1                                                                        | BUFG                                                | 291   |
------------------------------------------------------------------------------+-----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                             | Buffer(FF name)                                                                                                      | Load  |
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
pongila/N0(pongila/XST_GND:G)                                                                              | NONE(pongila/U0/I_DQ.G_DW[0].U_DQ)                                                                                   | 31    |
pongicon/CONTROL0<20>(pongicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                             | NONE(pongila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 16    |
pongicon/U0/U_ICON/U_CMD/iSEL_n(pongicon/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(pongicon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                           | 10    |
pongila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(pongila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(pongila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
pongila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(pongila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(pongila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
pongila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(pongila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(pongila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
pongila/U0/I_YES_D.U_ILA/iARM(pongila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(pongila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
pongicon/CONTROL0<13>(pongicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                             | NONE(pongila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
pongicon/U0/U_ICON/iSEL_n(pongicon/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(pongicon/U0/U_ICON/U_iDATA_CMD)                                                                                 | 1     |
pongila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(pongila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(pongila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
pongila/U0/I_YES_D.U_ILA/iRESET<1>(pongila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(pongila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 1     |
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.202ns (Maximum Frequency: 89.268MHz)
   Minimum input arrival time before clock: 10.256ns
   Maximum output required time after clock: 13.439ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.068ns (frequency: 245.797MHz)
  Total number of paths / destination ports: 451 / 284
-------------------------------------------------------------------------
Delay:               4.068ns (Levels of Logic = 2)
  Source:            pongila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       pongila/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pongila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to pongila/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_YES_D.U_ILA/U_RST/HALT_pulse)
     LUT3:I0->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_RST/U_PRST1 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.612   0.643  U0/I_YES_D.U_ILA/U_RST/U_PRST0 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.795          U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      4.068ns (2.533ns logic, 1.535ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Clock period: 11.202ns (frequency: 89.268MHz)
  Total number of paths / destination ports: 3113 / 264
-------------------------------------------------------------------------
Delay:               11.202ns (Levels of Logic = 17)
  Source:            pongicon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       pongila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Source Clock:      pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising
  Destination Clock: pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: pongicon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to pongila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.514   1.074  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.612   1.103  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O           78   0.612   1.115  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'pongicon'
     begin scope: 'pongila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N41)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3_L:I2->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N38)
     LUT4:I3->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     11.202ns (6.456ns logic, 4.746ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pongicon/U0/iUPDATE_OUT'
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            pongicon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       pongicon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      pongicon/U0/iUPDATE_OUT rising
  Destination Clock: pongicon/U0/iUPDATE_OUT rising

  Data Path: pongicon/U0/U_ICON/U_iDATA_CMD to pongicon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd_Clk1'
  Clock period: 10.900ns (frequency: 91.741MHz)
  Total number of paths / destination ports: 742621 / 614
-------------------------------------------------------------------------
Delay:               10.900ns (Levels of Logic = 66)
  Source:            left_paddle_ypos_0 (FF)
  Destination:       left_paddle_ypos_31 (FF)
  Source Clock:      d_Clk1 rising
  Destination Clock: d_Clk1 rising

  Data Path: left_paddle_ypos_0 to left_paddle_ypos_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  left_paddle_ypos_0 (left_paddle_ypos_0)
     LUT1:I0->O            1   0.612   0.000  Msub_Gout_sub0000_cy<0>_rt (Msub_Gout_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  Msub_Gout_sub0000_cy<0> (Msub_Gout_sub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<1> (Msub_Gout_sub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<2> (Msub_Gout_sub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<3> (Msub_Gout_sub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<4> (Msub_Gout_sub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<5> (Msub_Gout_sub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<6> (Msub_Gout_sub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<7> (Msub_Gout_sub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<8> (Msub_Gout_sub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<9> (Msub_Gout_sub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<10> (Msub_Gout_sub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<11> (Msub_Gout_sub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<12> (Msub_Gout_sub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<13> (Msub_Gout_sub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Msub_Gout_sub0000_cy<14> (Msub_Gout_sub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<15> (Msub_Gout_sub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<16> (Msub_Gout_sub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<17> (Msub_Gout_sub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<18> (Msub_Gout_sub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<19> (Msub_Gout_sub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<20> (Msub_Gout_sub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<21> (Msub_Gout_sub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<22> (Msub_Gout_sub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<23> (Msub_Gout_sub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<24> (Msub_Gout_sub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<25> (Msub_Gout_sub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<26> (Msub_Gout_sub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Msub_Gout_sub0000_cy<27> (Msub_Gout_sub0000_cy<27>)
     XORCY:CI->O           3   0.699   0.603  Msub_Gout_sub0000_xor<28> (Gout_sub0000<28>)
     LUT3:I0->O            1   0.612   0.000  Mcompar_left_paddle_ypos_cmp_le0000_lut<8> (Mcompar_left_paddle_ypos_cmp_le0000_lut<8>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_left_paddle_ypos_cmp_le0000_cy<8> (Mcompar_left_paddle_ypos_cmp_le0000_cy<8>)
     MUXCY:CI->O          33   0.399   1.103  Mcompar_left_paddle_ypos_cmp_le0000_cy<9> (left_paddle_ypos_cmp_le0000)
     LUT3:I2->O            2   0.612   0.380  left_paddle_ypos_not0003_inv2 (left_paddle_ypos_not0003_inv)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<0> (Mcount_left_paddle_ypos_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<1> (Mcount_left_paddle_ypos_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<2> (Mcount_left_paddle_ypos_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<3> (Mcount_left_paddle_ypos_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<4> (Mcount_left_paddle_ypos_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<5> (Mcount_left_paddle_ypos_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<6> (Mcount_left_paddle_ypos_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<7> (Mcount_left_paddle_ypos_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<8> (Mcount_left_paddle_ypos_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<9> (Mcount_left_paddle_ypos_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<10> (Mcount_left_paddle_ypos_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<11> (Mcount_left_paddle_ypos_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<12> (Mcount_left_paddle_ypos_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<13> (Mcount_left_paddle_ypos_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<14> (Mcount_left_paddle_ypos_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<15> (Mcount_left_paddle_ypos_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<16> (Mcount_left_paddle_ypos_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<17> (Mcount_left_paddle_ypos_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<18> (Mcount_left_paddle_ypos_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<19> (Mcount_left_paddle_ypos_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<20> (Mcount_left_paddle_ypos_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<21> (Mcount_left_paddle_ypos_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<22> (Mcount_left_paddle_ypos_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<23> (Mcount_left_paddle_ypos_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<24> (Mcount_left_paddle_ypos_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<25> (Mcount_left_paddle_ypos_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<26> (Mcount_left_paddle_ypos_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<27> (Mcount_left_paddle_ypos_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<28> (Mcount_left_paddle_ypos_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<29> (Mcount_left_paddle_ypos_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_left_paddle_ypos_cy<30> (Mcount_left_paddle_ypos_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Mcount_left_paddle_ypos_xor<31> (Result<31>)
     FDE:D                     0.268          left_paddle_ypos_31
    ----------------------------------------
    Total                     10.900ns (8.211ns logic, 2.690ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 256 / 150
-------------------------------------------------------------------------
Offset:              10.256ns (Levels of Logic = 17)
  Source:            pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT (PAD)
  Destination:       pongila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT to pongila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    3   0.000   0.520  U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.612   1.225  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           78   0.612   1.115  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'pongicon'
     begin scope: 'pongila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N41)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3_L:I2->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N38)
     LUT4:I3->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     10.256ns (5.942ns logic, 4.314ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd_Clk1'
  Total number of paths / destination ports: 2496 / 128
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 34)
  Source:            SW1 (PAD)
  Destination:       left_paddle_ypos_31 (FF)
  Destination Clock: d_Clk1 rising

  Data Path: SW1 to left_paddle_ypos_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.106   1.225  SW1_IBUF (SW1_IBUF)
     LUT3:I0->O            2   0.612   0.380  left_paddle_ypos_not0003_inv2 (left_paddle_ypos_not0003_inv)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<0> (Mcount_left_paddle_ypos_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<1> (Mcount_left_paddle_ypos_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<2> (Mcount_left_paddle_ypos_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<3> (Mcount_left_paddle_ypos_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<4> (Mcount_left_paddle_ypos_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<5> (Mcount_left_paddle_ypos_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<6> (Mcount_left_paddle_ypos_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<7> (Mcount_left_paddle_ypos_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<8> (Mcount_left_paddle_ypos_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<9> (Mcount_left_paddle_ypos_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_left_paddle_ypos_cy<10> (Mcount_left_paddle_ypos_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<11> (Mcount_left_paddle_ypos_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<12> (Mcount_left_paddle_ypos_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<13> (Mcount_left_paddle_ypos_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<14> (Mcount_left_paddle_ypos_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<15> (Mcount_left_paddle_ypos_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<16> (Mcount_left_paddle_ypos_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<17> (Mcount_left_paddle_ypos_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<18> (Mcount_left_paddle_ypos_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<19> (Mcount_left_paddle_ypos_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<20> (Mcount_left_paddle_ypos_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<21> (Mcount_left_paddle_ypos_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<22> (Mcount_left_paddle_ypos_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<23> (Mcount_left_paddle_ypos_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<24> (Mcount_left_paddle_ypos_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<25> (Mcount_left_paddle_ypos_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<26> (Mcount_left_paddle_ypos_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<27> (Mcount_left_paddle_ypos_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<28> (Mcount_left_paddle_ypos_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_left_paddle_ypos_cy<29> (Mcount_left_paddle_ypos_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_left_paddle_ypos_cy<30> (Mcount_left_paddle_ypos_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Mcount_left_paddle_ypos_xor<31> (Result<31>)
     FDE:D                     0.268          left_paddle_ypos_31
    ----------------------------------------
    Total                      5.887ns (4.281ns logic, 1.605ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            d_Clk (FF)
  Destination:       DAC_CLK (PAD)
  Source Clock:      clk rising

  Data Path: d_Clk to DAC_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.499  d_Clk (d_Clk1)
     OBUF:I->O                 3.169          DAC_CLK_OBUF (DAC_CLK)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd_Clk1'
  Total number of paths / destination ports: 158077 / 26
-------------------------------------------------------------------------
Offset:              13.439ns (Levels of Logic = 38)
  Source:            left_paddle_ypos_1 (FF)
  Destination:       Gout<7> (PAD)
  Source Clock:      d_Clk1 rising

  Data Path: left_paddle_ypos_1 to Gout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  left_paddle_ypos_1 (left_paddle_ypos_1)
     LUT1:I0->O            1   0.612   0.000  Madd_Gout_add0000_cy<1>_rt (Madd_Gout_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_Gout_add0000_cy<1> (Madd_Gout_add0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<2> (Madd_Gout_add0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<3> (Madd_Gout_add0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<4> (Madd_Gout_add0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<5> (Madd_Gout_add0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<6> (Madd_Gout_add0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<7> (Madd_Gout_add0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<8> (Madd_Gout_add0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<9> (Madd_Gout_add0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<10> (Madd_Gout_add0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<11> (Madd_Gout_add0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<12> (Madd_Gout_add0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<13> (Madd_Gout_add0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<14> (Madd_Gout_add0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<15> (Madd_Gout_add0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<16> (Madd_Gout_add0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<17> (Madd_Gout_add0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<18> (Madd_Gout_add0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<19> (Madd_Gout_add0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<20> (Madd_Gout_add0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<21> (Madd_Gout_add0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<22> (Madd_Gout_add0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<23> (Madd_Gout_add0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<24> (Madd_Gout_add0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<25> (Madd_Gout_add0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<26> (Madd_Gout_add0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<27> (Madd_Gout_add0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<28> (Madd_Gout_add0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Gout_add0000_cy<29> (Madd_Gout_add0000_cy<29>)
     XORCY:CI->O           3   0.699   0.603  Madd_Gout_add0000_xor<30> (Gout_add0000<30>)
     LUT2:I0->O            1   0.612   0.000  Mcompar_Gout_cmp_le0001_lut<30> (Mcompar_Gout_cmp_le0001_lut<30>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_Gout_cmp_le0001_cy<30> (Mcompar_Gout_cmp_le0001_cy<30>)
     MUXCY:CI->O           1   0.399   0.509  Mcompar_Gout_cmp_le0001_cy<31> (Gout_cmp_le0001)
     LUT4:I0->O            6   0.612   0.638  Gout_and00081 (Gout_and0008)
     LUT3:I1->O            1   0.612   0.426  Gout<1>_SW0 (N10)
     LUT4:I1->O            6   0.612   0.569  Gout<1> (Gout_1_OBUF)
     OBUF:I->O                 3.169          Gout_7_OBUF (Gout<7>)
    ----------------------------------------
    Total                     13.439ns (10.091ns logic, 3.348ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.514ns (Levels of Logic = 0)
  Source:            pongicon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1 (PAD)
  Source Clock:      pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: pongicon/U0/U_ICON/U_TDO_reg to pongicon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.514   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN3:TDO1        0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS
    ----------------------------------------
    Total                      0.514ns (0.514ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.56 secs
 
--> 


Total memory usage is 661976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

