{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_conv1_stencil":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv1_stencil","const_p0__946.out"]
        ]
      },
      "hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_954_958_959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_955_956_957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_1_957_958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_954.out","add_954_958_959.in0"],
          ["add_conv1_stencil_1_957_958.out","add_954_958_959.in1"],
          ["self.out_conv1_stencil","add_954_958_959.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_955.out","add_955_956_957.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_956.out","add_955_956_957.in1"],
          ["add_conv1_stencil_1_957_958.in1","add_955_956_957.out"],
          ["self.in0_conv1_stencil.0","add_conv1_stencil_1_957_958.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_954.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_954.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_955.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_955.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_956.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_956.in1"]
        ]
      },
      "hcompute_conv1_stencil_2":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_981_985_986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_982_983_984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_2_984_985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_982":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_983":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_981.out","add_981_985_986.in0"],
          ["add_conv1_stencil_2_984_985.out","add_981_985_986.in1"],
          ["self.out_conv1_stencil","add_981_985_986.out"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_982.out","add_982_983_984.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_983.out","add_982_983_984.in1"],
          ["add_conv1_stencil_2_984_985.in1","add_982_983_984.out"],
          ["self.in0_conv1_stencil.0","add_conv1_stencil_2_984_985.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_981.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_981.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_982.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_982.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_983.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_983.in1"]
        ]
      },
      "hcompute_conv1_stencil_3":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1008_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1009_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_3_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_1008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_1009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_1010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_1008.out","add_1008_1012_1013.in0"],
          ["add_conv1_stencil_3_1011_1012.out","add_1008_1012_1013.in1"],
          ["self.out_conv1_stencil","add_1008_1012_1013.out"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_1009.out","add_1009_1010_1011.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_1010.out","add_1009_1010_1011.in1"],
          ["add_conv1_stencil_3_1011_1012.in1","add_1009_1010_1011.out"],
          ["self.in0_conv1_stencil.0","add_conv1_stencil_3_1011_1012.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_1008.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_1008.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_1009.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_1009.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_1010.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_1010.in1"]
        ]
      },
      "hcompute_conv2_stencil":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv2_stencil","const_p0__1030.out"]
        ]
      },
      "hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_conv2_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel2_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1038_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1039_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv2_stencil_1_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_1_conv1_stencil_4_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_2_conv1_stencil_5_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_3_conv1_stencil_6_1040":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel2_global_wrapper_stencil_1_conv1_stencil_4_1038.out","add_1038_1042_1043.in0"],
          ["add_conv2_stencil_1_1041_1042.out","add_1038_1042_1043.in1"],
          ["self.out_conv2_stencil","add_1038_1042_1043.out"],
          ["mul_hw_kernel2_global_wrapper_stencil_2_conv1_stencil_5_1039.out","add_1039_1040_1041.in0"],
          ["mul_hw_kernel2_global_wrapper_stencil_3_conv1_stencil_6_1040.out","add_1039_1040_1041.in1"],
          ["add_conv2_stencil_1_1041_1042.in1","add_1039_1040_1041.out"],
          ["self.in1_conv2_stencil.0","add_conv2_stencil_1_1041_1042.in0"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.0","mul_hw_kernel2_global_wrapper_stencil_1_conv1_stencil_4_1038.in0"],
          ["self.in0_conv1_stencil.0","mul_hw_kernel2_global_wrapper_stencil_1_conv1_stencil_4_1038.in1"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.1","mul_hw_kernel2_global_wrapper_stencil_2_conv1_stencil_5_1039.in0"],
          ["self.in0_conv1_stencil.1","mul_hw_kernel2_global_wrapper_stencil_2_conv1_stencil_5_1039.in1"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.2","mul_hw_kernel2_global_wrapper_stencil_3_conv1_stencil_6_1040.in0"],
          ["self.in0_conv1_stencil.2","mul_hw_kernel2_global_wrapper_stencil_3_conv1_stencil_6_1040.in1"]
        ]
      },
      "hcompute_conv2_stencil_2":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_conv2_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel2_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1065_1069_1070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1066_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv2_stencil_2_1068_1069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_4_conv1_stencil_7_1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_5_conv1_stencil_8_1066":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_6_conv1_stencil_9_1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel2_global_wrapper_stencil_4_conv1_stencil_7_1065.out","add_1065_1069_1070.in0"],
          ["add_conv2_stencil_2_1068_1069.out","add_1065_1069_1070.in1"],
          ["self.out_conv2_stencil","add_1065_1069_1070.out"],
          ["mul_hw_kernel2_global_wrapper_stencil_5_conv1_stencil_8_1066.out","add_1066_1067_1068.in0"],
          ["mul_hw_kernel2_global_wrapper_stencil_6_conv1_stencil_9_1067.out","add_1066_1067_1068.in1"],
          ["add_conv2_stencil_2_1068_1069.in1","add_1066_1067_1068.out"],
          ["self.in1_conv2_stencil.0","add_conv2_stencil_2_1068_1069.in0"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.0","mul_hw_kernel2_global_wrapper_stencil_4_conv1_stencil_7_1065.in0"],
          ["self.in0_conv1_stencil.0","mul_hw_kernel2_global_wrapper_stencil_4_conv1_stencil_7_1065.in1"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.1","mul_hw_kernel2_global_wrapper_stencil_5_conv1_stencil_8_1066.in0"],
          ["self.in0_conv1_stencil.1","mul_hw_kernel2_global_wrapper_stencil_5_conv1_stencil_8_1066.in1"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.2","mul_hw_kernel2_global_wrapper_stencil_6_conv1_stencil_9_1067.in0"],
          ["self.in0_conv1_stencil.2","mul_hw_kernel2_global_wrapper_stencil_6_conv1_stencil_9_1067.in1"]
        ]
      },
      "hcompute_conv2_stencil_3":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_conv2_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel2_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1092_1096_1097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1093_1094_1095":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv2_stencil_3_1095_1096":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_7_conv1_stencil_10_1092":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_8_conv1_stencil_11_1093":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel2_global_wrapper_stencil_9_conv1_stencil_12_1094":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel2_global_wrapper_stencil_7_conv1_stencil_10_1092.out","add_1092_1096_1097.in0"],
          ["add_conv2_stencil_3_1095_1096.out","add_1092_1096_1097.in1"],
          ["self.out_conv2_stencil","add_1092_1096_1097.out"],
          ["mul_hw_kernel2_global_wrapper_stencil_8_conv1_stencil_11_1093.out","add_1093_1094_1095.in0"],
          ["mul_hw_kernel2_global_wrapper_stencil_9_conv1_stencil_12_1094.out","add_1093_1094_1095.in1"],
          ["add_conv2_stencil_3_1095_1096.in1","add_1093_1094_1095.out"],
          ["self.in1_conv2_stencil.0","add_conv2_stencil_3_1095_1096.in0"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.0","mul_hw_kernel2_global_wrapper_stencil_7_conv1_stencil_10_1092.in0"],
          ["self.in0_conv1_stencil.0","mul_hw_kernel2_global_wrapper_stencil_7_conv1_stencil_10_1092.in1"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.1","mul_hw_kernel2_global_wrapper_stencil_8_conv1_stencil_11_1093.in0"],
          ["self.in0_conv1_stencil.1","mul_hw_kernel2_global_wrapper_stencil_8_conv1_stencil_11_1093.in1"],
          ["self.in2_hw_kernel2_global_wrapper_stencil.2","mul_hw_kernel2_global_wrapper_stencil_9_conv1_stencil_12_1094.in0"],
          ["self.in0_conv1_stencil.2","mul_hw_kernel2_global_wrapper_stencil_9_conv1_stencil_12_1094.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel2_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel2_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel2_global_wrapper_stencil","self.in0_hw_kernel2_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv2_stencil.0"]
        ]
      }
    }
  }
}
}
