# MIPS32-3-Stage
A Verilog implementation of a 32 bit MIPS processor using a 3 stage pipeline.
