
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.59

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.31 source latency state[1]$_DFFE_PN0P_/CLK ^
  -0.31 target latency error_count[20]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[20]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net113 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    51    0.27    0.28    0.30    1.11 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.28    0.00    1.11 ^ error_count[20]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.11   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.18    0.31 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.31 ^ error_count[20]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.31   clock reconvergence pessimism
                          0.40    0.71   library removal time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: bist_start (input port clocked by core_clock)
Endpoint: state[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v bist_start (in)
                                         bist_start (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.10    0.14    0.34 v input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.10    0.00    0.34 v _703_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.05    0.10    0.44 ^ _703_/Y (sky130_fd_sc_hd__nand3_1)
                                         _337_ (net)
                  0.05    0.00    0.44 ^ _704_/B1 (sky130_fd_sc_hd__o41ai_1)
     1    0.00    0.04    0.06    0.50 v _704_/Y (sky130_fd_sc_hd__o41ai_1)
                                         _049_ (net)
                  0.04    0.00    0.50 v state[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.50   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.18    0.31 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.31 ^ state[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_phase$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net113 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    51    0.27    0.28    0.30    1.11 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.28    0.01    1.12 ^ write_phase$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.12   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.09    0.18    5.31 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    5.31 ^ write_phase$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.31   clock reconvergence pessimism
                          0.16    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.09    0.18    0.31 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    0.31 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.11    0.45    0.76 v state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.11    0.00    0.76 v _373_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    0.96 v _373_/X (sky130_fd_sc_hd__buf_2)
                                         _056_ (net)
                  0.08    0.00    0.96 v _374_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.01    0.05    0.21    1.17 v _374_/X (sky130_fd_sc_hd__a21bo_1)
                                         _057_ (net)
                  0.05    0.00    1.17 v _377_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.18    0.20    1.37 ^ _377_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _060_ (net)
                  0.18    0.00    1.37 ^ _387_/A2 (sky130_fd_sc_hd__o2111ai_2)
     3    0.01    0.13    0.15    1.52 v _387_/Y (sky130_fd_sc_hd__o2111ai_2)
                                         _070_ (net)
                  0.13    0.00    1.52 v _396_/A (sky130_fd_sc_hd__or2_1)
     5    0.01    0.09    0.31    1.82 v _396_/X (sky130_fd_sc_hd__or2_1)
                                         _079_ (net)
                  0.09    0.00    1.82 v _400_/A (sky130_fd_sc_hd__or3_2)
     5    0.02    0.12    0.55    2.38 v _400_/X (sky130_fd_sc_hd__or3_2)
                                         _083_ (net)
                  0.12    0.00    2.38 v _444_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.20    0.25    2.63 ^ _444_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _004_ (net)
                  0.20    0.00    2.63 ^ addr_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.63   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.18    5.31 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    5.31 ^ addr_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.31   clock reconvergence pessimism
                         -0.09    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_phase$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net113 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    51    0.27    0.28    0.30    1.11 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.28    0.01    1.12 ^ write_phase$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.12   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.09    0.18    5.31 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    5.31 ^ write_phase$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.31   clock reconvergence pessimism
                          0.16    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.09    0.18    0.31 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    0.31 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.11    0.45    0.76 v state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.11    0.00    0.76 v _373_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.20    0.96 v _373_/X (sky130_fd_sc_hd__buf_2)
                                         _056_ (net)
                  0.08    0.00    0.96 v _374_/A2 (sky130_fd_sc_hd__a21bo_1)
     2    0.01    0.05    0.21    1.17 v _374_/X (sky130_fd_sc_hd__a21bo_1)
                                         _057_ (net)
                  0.05    0.00    1.17 v _377_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.18    0.20    1.37 ^ _377_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _060_ (net)
                  0.18    0.00    1.37 ^ _387_/A2 (sky130_fd_sc_hd__o2111ai_2)
     3    0.01    0.13    0.15    1.52 v _387_/Y (sky130_fd_sc_hd__o2111ai_2)
                                         _070_ (net)
                  0.13    0.00    1.52 v _396_/A (sky130_fd_sc_hd__or2_1)
     5    0.01    0.09    0.31    1.82 v _396_/X (sky130_fd_sc_hd__or2_1)
                                         _079_ (net)
                  0.09    0.00    1.82 v _400_/A (sky130_fd_sc_hd__or3_2)
     5    0.02    0.12    0.55    2.38 v _400_/X (sky130_fd_sc_hd__or3_2)
                                         _083_ (net)
                  0.12    0.00    2.38 v _444_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.20    0.25    2.63 ^ _444_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _004_ (net)
                  0.20    0.00    2.63 ^ addr_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.63   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.18    5.31 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    5.31 ^ addr_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.31   clock reconvergence pessimism
                         -0.09    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.0151619911193848

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6830

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.02657841145992279

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7256

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.31 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.31 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.45    0.76 v state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.20    0.96 v _373_/X (sky130_fd_sc_hd__buf_2)
   0.21    1.17 v _374_/X (sky130_fd_sc_hd__a21bo_1)
   0.20    1.37 ^ _377_/Y (sky130_fd_sc_hd__a31oi_1)
   0.15    1.52 v _387_/Y (sky130_fd_sc_hd__o2111ai_2)
   0.31    1.82 v _396_/X (sky130_fd_sc_hd__or2_1)
   0.55    2.38 v _400_/X (sky130_fd_sc_hd__or3_2)
   0.25    2.63 ^ _444_/Y (sky130_fd_sc_hd__o31ai_1)
   0.00    2.63 ^ addr_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           2.63   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    5.31 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.31 ^ addr_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    5.31   clock reconvergence pessimism
  -0.09    5.22   library setup time
           5.22   data required time
---------------------------------------------------------
           5.22   data required time
          -2.63   data arrival time
---------------------------------------------------------
           2.59   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error_addr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.31 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.31 ^ error_addr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.67 ^ error_addr[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.79 ^ _501_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.79 ^ error_addr[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.31 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.31 ^ error_addr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.31   clock reconvergence pessimism
  -0.03    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3076

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3110

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.6293

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.5898

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
98.497699

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.38e-04   1.30e-04   6.40e-10   6.68e-04  24.5%
Combinational          7.76e-04   1.03e-03   9.61e-10   1.81e-03  66.4%
Clock                  9.97e-05   1.49e-04   3.85e-11   2.49e-04   9.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.41e-03   1.31e-03   1.64e-09   2.73e-03 100.0%
                          51.8%      48.2%       0.0%
