// Seed: 3863485287
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wand id_3
);
  assign id_2 = -1;
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd76,
    parameter id_13 = 32'd63,
    parameter id_14 = 32'd66,
    parameter id_5  = 32'd90,
    parameter id_7  = 32'd84
) (
    output tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input wand id_3,
    input wor id_4,
    output wire _id_5,
    input tri id_6,
    output supply0 _id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 _id_10,
    input tri id_11,
    input tri0 id_12,
    input tri1 _id_13,
    input tri0 _id_14
    , id_18,
    output supply0 id_15,
    input supply1 id_16
);
  parameter integer id_19 = 1;
  logic [-1  ==  -1 : id_5] id_20;
  localparam id_21 = id_19;
  logic [id_13 : id_10  ==  id_14] id_22;
  ;
  logic [-1 : id_7  ==  1] id_23 = id_18[1+:""];
  module_0 modCall_1 (
      id_6,
      id_12,
      id_0,
      id_9
  );
  id_24 :
  assert property (@(posedge id_12 / -1 !=? id_20) id_19)
  else $signed(87);
  ;
endmodule
