
UltrasonicVest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b54  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  08008d28  08008d28  00018d28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800921c  0800921c  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800921c  0800921c  0001921c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009224  08009224  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009224  08009224  00019224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009228  08009228  00019228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800922c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  200001f8  08009424  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000055c  08009424  0002055c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011be7  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002435  00000000  00000000  00031e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d98  00000000  00000000  00034248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca8  00000000  00000000  00034fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000232be  00000000  00000000  00035c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c96  00000000  00000000  00058f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2dbe  00000000  00000000  00069bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013c99a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a18  00000000  00000000  0013c9f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008d0c 	.word	0x08008d0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	08008d0c 	.word	0x08008d0c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <GET_TIMER_CLK>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t GET_TIMER_CLK(uint8_t timer)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
  uint8_t sel = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	75fb      	strb	r3, [r7, #23]
  switch (timer)
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b07      	cmp	r3, #7
 8000f92:	dc02      	bgt.n	8000f9a <GET_TIMER_CLK+0x1a>
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	da03      	bge.n	8000fa0 <GET_TIMER_CLK+0x20>
 8000f98:	e005      	b.n	8000fa6 <GET_TIMER_CLK+0x26>
 8000f9a:	3b0c      	subs	r3, #12
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d802      	bhi.n	8000fa6 <GET_TIMER_CLK+0x26>
  case 6:
  case 7:
  case 12:
  case 13:
  case 14:
    sel = 1;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	75fb      	strb	r3, [r7, #23]
    break;
 8000fa4:	e002      	b.n	8000fac <GET_TIMER_CLK+0x2c>
  default:
    sel = 2;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	75fb      	strb	r3, [r7, #23]
    break;
 8000faa:	bf00      	nop
  }
  if(sel == 1){
 8000fac:	7dfb      	ldrb	r3, [r7, #23]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d10d      	bne.n	8000fce <GET_TIMER_CLK+0x4e>
    /* Get PCLK1 frequency */
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8000fb2:	f001 ff33 	bl	8002e1c <HAL_RCC_GetPCLK1Freq>
 8000fb6:	60f8      	str	r0, [r7, #12]
  
    /* Get PCLK1 prescaler */
    if((RCC->CFGR & RCC_CFGR_PPRE1) == 0)
 8000fb8:	4b0d      	ldr	r3, [pc, #52]	; (8000ff0 <GET_TIMER_CLK+0x70>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d101      	bne.n	8000fc8 <GET_TIMER_CLK+0x48>
    {
      /* PCLK1 prescaler equal to 1 => TIMCLK = PCLK1 */
      return (pclk1);
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	e00f      	b.n	8000fe8 <GET_TIMER_CLK+0x68>
    }
    else
    {
      /* PCLK1 prescaler different from 1 => TIMCLK = 2 * PCLK1 */
      return(2 * pclk1);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	e00c      	b.n	8000fe8 <GET_TIMER_CLK+0x68>
    }
  } else {
    /* Get PCLK2 frequency */
    uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 8000fce:	f001 ff39 	bl	8002e44 <HAL_RCC_GetPCLK2Freq>
 8000fd2:	6138      	str	r0, [r7, #16]
  
    /* Get PCLK1 prescaler */
    if((RCC->CFGR & RCC_CFGR_PPRE2) == 0)
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <GET_TIMER_CLK+0x70>)
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <GET_TIMER_CLK+0x64>
    {
      /* PCLK1 prescaler equal to 1 => TIMCLK = PCLK1 */
      return (pclk2);
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	e001      	b.n	8000fe8 <GET_TIMER_CLK+0x68>
    }
    else
    {
      /* PCLK1 prescaler different from 1 => TIMCLK = 2 * PCLK1 */
      return(2 * pclk2);
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	005b      	lsls	r3, r3, #1
    }
  }
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40023800 	.word	0x40023800

08000ff4 <changeTimerFrequency>:

uint8_t first = 1;
int changeTimerFrequency(TIM_HandleTypeDef *timer, int timer_num, int channel, float frequency, int32_t pulseWidth_ms){
 8000ff4:	b5b0      	push	{r4, r5, r7, lr}
 8000ff6:	b090      	sub	sp, #64	; 0x40
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	6178      	str	r0, [r7, #20]
 8000ffc:	6139      	str	r1, [r7, #16]
 8000ffe:	60fa      	str	r2, [r7, #12]
 8001000:	ed87 0a02 	vstr	s0, [r7, #8]
 8001004:	607b      	str	r3, [r7, #4]
  //Get the clock frequency going to this timer (scaled by the timer prescaler)
  float clk_freq = (float)(GET_TIMER_CLK(timer_num) / (PRESCALER - 1));
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff ffb8 	bl	8000f80 <GET_TIMER_CLK>
 8001010:	4603      	mov	r3, r0
 8001012:	4a61      	ldr	r2, [pc, #388]	; (8001198 <changeTimerFrequency+0x1a4>)
 8001014:	fba2 2303 	umull	r2, r3, r2, r3
 8001018:	0adb      	lsrs	r3, r3, #11
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001022:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
  int clk_freq_int = (int)clk_freq;
 8001026:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800102a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800102e:	ee17 3a90 	vmov	r3, s15
 8001032:	62fb      	str	r3, [r7, #44]	; 0x2c
  //DEBUG
  // sprintf(buff, "TIMER CLK FREQ: %d\n", clk_freq_int);
  // HAL_UART_Transmit(&huart2, buff, 50, 1000);

  //Calculate period and set it
  uint32_t prev_ARR = timer->Instance->ARR;
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800103a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t curr_count = __HAL_TIM_GET_COUNTER(timer);
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001042:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t new_ARR = clk_freq / frequency - 1;
 8001044:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001048:	ed97 7a02 	vldr	s14, [r7, #8]
 800104c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001050:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001054:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001058:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800105c:	ee17 3a90 	vmov	r3, s15
 8001060:	623b      	str	r3, [r7, #32]
  timer->Instance->ARR = new_ARR;
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a3a      	ldr	r2, [r7, #32]
 8001068:	62da      	str	r2, [r3, #44]	; 0x2c
  uint32_t new_counter = ((float)curr_count / (float)prev_ARR) * new_ARR;
 800106a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800107e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001082:	6a3b      	ldr	r3, [r7, #32]
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800108c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001090:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001094:	ee17 3a90 	vmov	r3, s15
 8001098:	637b      	str	r3, [r7, #52]	; 0x34
  if(new_counter >= new_ARR){
 800109a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800109c:	6a3b      	ldr	r3, [r7, #32]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d323      	bcc.n	80010ea <changeTimerFrequency+0xf6>
    if(first){
 80010a2:	4b3e      	ldr	r3, [pc, #248]	; (800119c <changeTimerFrequency+0x1a8>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d007      	beq.n	80010ba <changeTimerFrequency+0xc6>
      first = 0;
 80010aa:	4b3c      	ldr	r3, [pc, #240]	; (800119c <changeTimerFrequency+0x1a8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
      sprintf(buff, "FIRST BIG!\n");
 80010b0:	493b      	ldr	r1, [pc, #236]	; (80011a0 <changeTimerFrequency+0x1ac>)
 80010b2:	483c      	ldr	r0, [pc, #240]	; (80011a4 <changeTimerFrequency+0x1b0>)
 80010b4:	f005 fbfe 	bl	80068b4 <siprintf>
 80010b8:	e003      	b.n	80010c2 <changeTimerFrequency+0xce>
    } else {
      sprintf(buff, "TOO BIG!\n");
 80010ba:	493b      	ldr	r1, [pc, #236]	; (80011a8 <changeTimerFrequency+0x1b4>)
 80010bc:	4839      	ldr	r0, [pc, #228]	; (80011a4 <changeTimerFrequency+0x1b0>)
 80010be:	f005 fbf9 	bl	80068b4 <siprintf>
    }
    HAL_UART_Transmit(&huart2, buff, strlen(buff), 1000);
 80010c2:	4838      	ldr	r0, [pc, #224]	; (80011a4 <changeTimerFrequency+0x1b0>)
 80010c4:	f7ff f8a4 	bl	8000210 <strlen>
 80010c8:	4603      	mov	r3, r0
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d0:	4934      	ldr	r1, [pc, #208]	; (80011a4 <changeTimerFrequency+0x1b0>)
 80010d2:	4836      	ldr	r0, [pc, #216]	; (80011ac <changeTimerFrequency+0x1b8>)
 80010d4:	f003 ff6d 	bl	8004fb2 <HAL_UART_Transmit>
    __HAL_TIM_SET_COUNTER(timer, new_ARR-1);
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	6a3a      	ldr	r2, [r7, #32]
 80010de:	3a01      	subs	r2, #1
 80010e0:	625a      	str	r2, [r3, #36]	; 0x24
    new_counter = new_ARR-1;
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	3b01      	subs	r3, #1
 80010e6:	637b      	str	r3, [r7, #52]	; 0x34
 80010e8:	e003      	b.n	80010f2 <changeTimerFrequency+0xfe>
  }
  else{
    __HAL_TIM_SET_COUNTER(timer, new_counter);
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80010f0:	625a      	str	r2, [r3, #36]	; 0x24
  }
  sprintf(buff, "PREV COUNT: %d\tPRE ARR: %d\tNEW COUNT: %d\tNEW ARR: %d\n", curr_count, prev_ARR, new_counter, timer->Instance->ARR);
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001102:	492b      	ldr	r1, [pc, #172]	; (80011b0 <changeTimerFrequency+0x1bc>)
 8001104:	4827      	ldr	r0, [pc, #156]	; (80011a4 <changeTimerFrequency+0x1b0>)
 8001106:	f005 fbd5 	bl	80068b4 <siprintf>
  HAL_UART_Transmit(&huart2, buff, strlen(buff), 1000);
 800110a:	4826      	ldr	r0, [pc, #152]	; (80011a4 <changeTimerFrequency+0x1b0>)
 800110c:	f7ff f880 	bl	8000210 <strlen>
 8001110:	4603      	mov	r3, r0
 8001112:	b29a      	uxth	r2, r3
 8001114:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001118:	4922      	ldr	r1, [pc, #136]	; (80011a4 <changeTimerFrequency+0x1b0>)
 800111a:	4824      	ldr	r0, [pc, #144]	; (80011ac <changeTimerFrequency+0x1b8>)
 800111c:	f003 ff49 	bl	8004fb2 <HAL_UART_Transmit>
  //DEBUG
  // sprintf(buff, "TIMER AUTO RELOAD VAL: %d\n", timer->Instance->ARR);
  // HAL_UART_Transmit(&huart2, buff, 50, 1000);
  //Set pulse width if it's valid ie. smaller than the period
  //Calculate the value for CCRx
  int ccr = (float)pulseWidth_ms * (clk_freq/1000.0);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112a:	ee17 0a90 	vmov	r0, s15
 800112e:	f7ff fa2b 	bl	8000588 <__aeabi_f2d>
 8001132:	4604      	mov	r4, r0
 8001134:	460d      	mov	r5, r1
 8001136:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001138:	f7ff fa26 	bl	8000588 <__aeabi_f2d>
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	4b1c      	ldr	r3, [pc, #112]	; (80011b4 <changeTimerFrequency+0x1c0>)
 8001142:	f7ff fba3 	bl	800088c <__aeabi_ddiv>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4620      	mov	r0, r4
 800114c:	4629      	mov	r1, r5
 800114e:	f7ff fa73 	bl	8000638 <__aeabi_dmul>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4610      	mov	r0, r2
 8001158:	4619      	mov	r1, r3
 800115a:	f7ff fd1d 	bl	8000b98 <__aeabi_d2iz>
 800115e:	4603      	mov	r3, r0
 8001160:	61fb      	str	r3, [r7, #28]
  if(ccr < timer->Instance->ARR)
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	429a      	cmp	r2, r3
 800116c:	d90c      	bls.n	8001188 <changeTimerFrequency+0x194>
  {
    if(channel == 1){
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d104      	bne.n	800117e <changeTimerFrequency+0x18a>
      timer->Instance->CCR1 = ccr;
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	69fa      	ldr	r2, [r7, #28]
 800117a:	635a      	str	r2, [r3, #52]	; 0x34
 800117c:	e007      	b.n	800118e <changeTimerFrequency+0x19a>
      //DEBUG
      // sprintf(buff, "TIMER CCR1 VAL: %d\n", timer->Instance->CCR1);
      // HAL_UART_Transmit(&huart2, buff, 50, 1000);
    } else {
      timer->Instance->CCR2 = ccr;
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	69fa      	ldr	r2, [r7, #28]
 8001184:	639a      	str	r2, [r3, #56]	; 0x38
 8001186:	e002      	b.n	800118e <changeTimerFrequency+0x19a>
    }

  }
  else
  {
    return -1;
 8001188:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800118c:	e000      	b.n	8001190 <changeTimerFrequency+0x19c>
  }
  return 0;
 800118e:	2300      	movs	r3, #0
}
 8001190:	4618      	mov	r0, r3
 8001192:	3738      	adds	r7, #56	; 0x38
 8001194:	46bd      	mov	sp, r7
 8001196:	bdb0      	pop	{r4, r5, r7, pc}
 8001198:	aed22925 	.word	0xaed22925
 800119c:	20000018 	.word	0x20000018
 80011a0:	08008d28 	.word	0x08008d28
 80011a4:	20000350 	.word	0x20000350
 80011a8:	08008d34 	.word	0x08008d34
 80011ac:	200004a8 	.word	0x200004a8
 80011b0:	08008d40 	.word	0x08008d40
 80011b4:	408f4000 	.word	0x408f4000

080011b8 <map_clamped>:

float map_clamped(float x, float in_min, float in_max, float out_min, float out_max) {
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b08a      	sub	sp, #40	; 0x28
 80011bc:	af00      	add	r7, sp, #0
 80011be:	ed87 0a05 	vstr	s0, [r7, #20]
 80011c2:	edc7 0a04 	vstr	s1, [r7, #16]
 80011c6:	ed87 1a03 	vstr	s2, [r7, #12]
 80011ca:	edc7 1a02 	vstr	s3, [r7, #8]
 80011ce:	ed87 2a01 	vstr	s4, [r7, #4]
  //Clip output
  if(x > in_max)
 80011d2:	ed97 7a05 	vldr	s14, [r7, #20]
 80011d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80011da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e2:	dd01      	ble.n	80011e8 <map_clamped+0x30>
    return out_max;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	e04c      	b.n	8001282 <map_clamped+0xca>
  else if(x < in_min)
 80011e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80011ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80011f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	d501      	bpl.n	80011fe <map_clamped+0x46>
    return out_min;
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	e041      	b.n	8001282 <map_clamped+0xca>
  else
  {
    double slope = 1.0 * (out_max - out_min) / (in_max - in_min);
 80011fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001202:	edd7 7a02 	vldr	s15, [r7, #8]
 8001206:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120a:	ee17 0a90 	vmov	r0, s15
 800120e:	f7ff f9bb 	bl	8000588 <__aeabi_f2d>
 8001212:	4604      	mov	r4, r0
 8001214:	460d      	mov	r5, r1
 8001216:	ed97 7a03 	vldr	s14, [r7, #12]
 800121a:	edd7 7a04 	vldr	s15, [r7, #16]
 800121e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001222:	ee17 0a90 	vmov	r0, s15
 8001226:	f7ff f9af 	bl	8000588 <__aeabi_f2d>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	4620      	mov	r0, r4
 8001230:	4629      	mov	r1, r5
 8001232:	f7ff fb2b 	bl	800088c <__aeabi_ddiv>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double output = out_min + slope * (x - in_min);
 800123e:	68b8      	ldr	r0, [r7, #8]
 8001240:	f7ff f9a2 	bl	8000588 <__aeabi_f2d>
 8001244:	4604      	mov	r4, r0
 8001246:	460d      	mov	r5, r1
 8001248:	ed97 7a05 	vldr	s14, [r7, #20]
 800124c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001254:	ee17 0a90 	vmov	r0, s15
 8001258:	f7ff f996 	bl	8000588 <__aeabi_f2d>
 800125c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001260:	f7ff f9ea 	bl	8000638 <__aeabi_dmul>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4620      	mov	r0, r4
 800126a:	4629      	mov	r1, r5
 800126c:	f7ff f82e 	bl	80002cc <__adddf3>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	e9c7 2306 	strd	r2, r3, [r7, #24]
    return output;
 8001278:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800127c:	f7ff fcb4 	bl	8000be8 <__aeabi_d2f>
 8001280:	4603      	mov	r3, r0
 8001282:	ee07 3a90 	vmov	s15, r3
  }
}
 8001286:	eeb0 0a67 	vmov.f32	s0, s15
 800128a:	3728      	adds	r7, #40	; 0x28
 800128c:	46bd      	mov	sp, r7
 800128e:	bdb0      	pop	{r4, r5, r7, pc}

08001290 <UpdateMotorsFreq>:

void UpdateMotorsFreq(TIM_HandleTypeDef** motors, uint8_t* motors_num, uint8_t* motors_channel, float* distances, float min_dist, float max_dist){
 8001290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001292:	b093      	sub	sp, #76	; 0x4c
 8001294:	af08      	add	r7, sp, #32
 8001296:	6178      	str	r0, [r7, #20]
 8001298:	6139      	str	r1, [r7, #16]
 800129a:	60fa      	str	r2, [r7, #12]
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	ed87 0a01 	vstr	s0, [r7, #4]
 80012a2:	edc7 0a00 	vstr	s1, [r7]
  float freq = 0.0;
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pulse_width_ms = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 4; i++){
 80012b0:	2300      	movs	r3, #0
 80012b2:	61fb      	str	r3, [r7, #28]
 80012b4:	e07e      	b.n	80013b4 <UpdateMotorsFreq+0x124>
    if(distances[i] < min_dist)
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	68ba      	ldr	r2, [r7, #8]
 80012bc:	4413      	add	r3, r2
 80012be:	edd3 7a00 	vldr	s15, [r3]
 80012c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80012c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ce:	dd04      	ble.n	80012da <UpdateMotorsFreq+0x4a>
    {
      freq = 5.0;
 80012d0:	4b3d      	ldr	r3, [pc, #244]	; (80013c8 <UpdateMotorsFreq+0x138>)
 80012d2:	627b      	str	r3, [r7, #36]	; 0x24
      pulse_width_ms = 200;
 80012d4:	23c8      	movs	r3, #200	; 0xc8
 80012d6:	623b      	str	r3, [r7, #32]
 80012d8:	e028      	b.n	800132c <UpdateMotorsFreq+0x9c>
    }
    else if(distances[i] > max_dist)
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	68ba      	ldr	r2, [r7, #8]
 80012e0:	4413      	add	r3, r2
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	ed97 7a00 	vldr	s14, [r7]
 80012ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f2:	d505      	bpl.n	8001300 <UpdateMotorsFreq+0x70>
    {
      freq = 1.0;
 80012f4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
      pulse_width_ms = 1;
 80012fa:	2301      	movs	r3, #1
 80012fc:	623b      	str	r3, [r7, #32]
 80012fe:	e015      	b.n	800132c <UpdateMotorsFreq+0x9c>
    }
    else
    {
      freq = map_clamped(distances[i], min_dist, max_dist, 5.0, 1.0);
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	68ba      	ldr	r2, [r7, #8]
 8001306:	4413      	add	r3, r2
 8001308:	edd3 7a00 	vldr	s15, [r3]
 800130c:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 8001310:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8001314:	ed97 1a00 	vldr	s2, [r7]
 8001318:	edd7 0a01 	vldr	s1, [r7, #4]
 800131c:	eeb0 0a67 	vmov.f32	s0, s15
 8001320:	f7ff ff4a 	bl	80011b8 <map_clamped>
 8001324:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
      pulse_width_ms = 200;
 8001328:	23c8      	movs	r3, #200	; 0xc8
 800132a:	623b      	str	r3, [r7, #32]
    }
    sprintf(buff, "MOTOR: %d\tDIST %d: %.2f\tFREQ %d: %.2f\t PULSE WIDTH:%d\n", motors_num[i], i, distances[i], i, freq, pulse_width_ms);
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461e      	mov	r6, r3
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	4413      	add	r3, r2
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f921 	bl	8000588 <__aeabi_f2d>
 8001346:	4604      	mov	r4, r0
 8001348:	460d      	mov	r5, r1
 800134a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800134c:	f7ff f91c 	bl	8000588 <__aeabi_f2d>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	6a39      	ldr	r1, [r7, #32]
 8001356:	9106      	str	r1, [sp, #24]
 8001358:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	9302      	str	r3, [sp, #8]
 8001360:	e9cd 4500 	strd	r4, r5, [sp]
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	4632      	mov	r2, r6
 8001368:	4918      	ldr	r1, [pc, #96]	; (80013cc <UpdateMotorsFreq+0x13c>)
 800136a:	4819      	ldr	r0, [pc, #100]	; (80013d0 <UpdateMotorsFreq+0x140>)
 800136c:	f005 faa2 	bl	80068b4 <siprintf>
    HAL_UART_Transmit(&huart2, buff, strlen(buff), 10000);
 8001370:	4817      	ldr	r0, [pc, #92]	; (80013d0 <UpdateMotorsFreq+0x140>)
 8001372:	f7fe ff4d 	bl	8000210 <strlen>
 8001376:	4603      	mov	r3, r0
 8001378:	b29a      	uxth	r2, r3
 800137a:	f242 7310 	movw	r3, #10000	; 0x2710
 800137e:	4914      	ldr	r1, [pc, #80]	; (80013d0 <UpdateMotorsFreq+0x140>)
 8001380:	4814      	ldr	r0, [pc, #80]	; (80013d4 <UpdateMotorsFreq+0x144>)
 8001382:	f003 fe16 	bl	8004fb2 <HAL_UART_Transmit>
    changeTimerFrequency(motors[i], motors_num[i], motors_channel[i], freq, pulse_width_ms);
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	4413      	add	r3, r2
 800138e:	6818      	ldr	r0, [r3, #0]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	4413      	add	r3, r2
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4619      	mov	r1, r3
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	4413      	add	r3, r2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	6a3b      	ldr	r3, [r7, #32]
 80013a6:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80013aa:	f7ff fe23 	bl	8000ff4 <changeTimerFrequency>
  for(int i = 0; i < 4; i++){
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	3301      	adds	r3, #1
 80013b2:	61fb      	str	r3, [r7, #28]
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	f77f af7d 	ble.w	80012b6 <UpdateMotorsFreq+0x26>
  }
}
 80013bc:	bf00      	nop
 80013be:	bf00      	nop
 80013c0:	372c      	adds	r7, #44	; 0x2c
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40a00000 	.word	0x40a00000
 80013cc:	08008d78 	.word	0x08008d78
 80013d0:	20000350 	.word	0x20000350
 80013d4:	200004a8 	.word	0x200004a8

080013d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013dc:	f001 f8d6 	bl	800258c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e0:	f000 f8d8 	bl	8001594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e4:	f000 fc60 	bl	8001ca8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013e8:	f000 fc34 	bl	8001c54 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80013ec:	f000 f940 	bl	8001670 <MX_TIM1_Init>
  MX_TIM3_Init();
 80013f0:	f000 f9e0 	bl	80017b4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80013f4:	f000 fa56 	bl	80018a4 <MX_TIM4_Init>
  MX_TIM5_Init();
 80013f8:	f000 facc 	bl	8001994 <MX_TIM5_Init>
  MX_TIM8_Init();
 80013fc:	f000 fb24 	bl	8001a48 <MX_TIM8_Init>
  MX_TIM12_Init();
 8001400:	f000 fbc4 	bl	8001b8c <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  HCSR04_Init(HCSR04_SENSOR1, &htim2);
 8001404:	4955      	ldr	r1, [pc, #340]	; (800155c <main+0x184>)
 8001406:	2000      	movs	r0, #0
 8001408:	f004 f8c4 	bl	8005594 <HCSR04_Init>
  HCSR04_Init(HCSR04_SENSOR2, &htim2);
 800140c:	4953      	ldr	r1, [pc, #332]	; (800155c <main+0x184>)
 800140e:	2001      	movs	r0, #1
 8001410:	f004 f8c0 	bl	8005594 <HCSR04_Init>
  HCSR04_Init(HCSR04_SENSOR3, &htim2);
 8001414:	4951      	ldr	r1, [pc, #324]	; (800155c <main+0x184>)
 8001416:	2002      	movs	r0, #2
 8001418:	f004 f8bc 	bl	8005594 <HCSR04_Init>
  HCSR04_Init(HCSR04_SENSOR4, &htim2);
 800141c:	494f      	ldr	r1, [pc, #316]	; (800155c <main+0x184>)
 800141e:	2003      	movs	r0, #3
 8001420:	f004 f8b8 	bl	8005594 <HCSR04_Init>
  //START MOTOR TIMER 1,2,5,6 (middle 3 and 4 are not used)
  //1->TIM1, 2->TIM3, 3->TIM4, 4->TIM5, 5->TIM8, 6->TIM12
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001424:	2100      	movs	r1, #0
 8001426:	484e      	ldr	r0, [pc, #312]	; (8001560 <main+0x188>)
 8001428:	f002 fa80 	bl	800392c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800142c:	2100      	movs	r1, #0
 800142e:	484d      	ldr	r0, [pc, #308]	; (8001564 <main+0x18c>)
 8001430:	f002 fa7c 	bl	800392c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001434:	2100      	movs	r1, #0
 8001436:	484c      	ldr	r0, [pc, #304]	; (8001568 <main+0x190>)
 8001438:	f002 fa78 	bl	800392c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 800143c:	2100      	movs	r1, #0
 800143e:	484b      	ldr	r0, [pc, #300]	; (800156c <main+0x194>)
 8001440:	f002 fa74 	bl	800392c <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Distance1 = HCSR04_Read(HCSR04_SENSOR1);
 8001444:	2000      	movs	r0, #0
 8001446:	f004 fd17 	bl	8005e78 <HCSR04_Read>
 800144a:	eef0 7a40 	vmov.f32	s15, s0
 800144e:	4b48      	ldr	r3, [pc, #288]	; (8001570 <main+0x198>)
 8001450:	edc3 7a00 	vstr	s15, [r3]
	  Distance2 = HCSR04_Read(HCSR04_SENSOR2);
 8001454:	2001      	movs	r0, #1
 8001456:	f004 fd0f 	bl	8005e78 <HCSR04_Read>
 800145a:	eef0 7a40 	vmov.f32	s15, s0
 800145e:	4b45      	ldr	r3, [pc, #276]	; (8001574 <main+0x19c>)
 8001460:	edc3 7a00 	vstr	s15, [r3]
	  Distance3 = HCSR04_Read(HCSR04_SENSOR3);
 8001464:	2002      	movs	r0, #2
 8001466:	f004 fd07 	bl	8005e78 <HCSR04_Read>
 800146a:	eef0 7a40 	vmov.f32	s15, s0
 800146e:	4b42      	ldr	r3, [pc, #264]	; (8001578 <main+0x1a0>)
 8001470:	edc3 7a00 	vstr	s15, [r3]
	  Distance4 = HCSR04_Read(HCSR04_SENSOR4);
 8001474:	2003      	movs	r0, #3
 8001476:	f004 fcff 	bl	8005e78 <HCSR04_Read>
 800147a:	eef0 7a40 	vmov.f32	s15, s0
 800147e:	4b3f      	ldr	r3, [pc, #252]	; (800157c <main+0x1a4>)
 8001480:	edc3 7a00 	vstr	s15, [r3]
    distances[0] = Distance1;
 8001484:	4b3a      	ldr	r3, [pc, #232]	; (8001570 <main+0x198>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a3d      	ldr	r2, [pc, #244]	; (8001580 <main+0x1a8>)
 800148a:	6013      	str	r3, [r2, #0]
    distances[1] = Distance2;
 800148c:	4b39      	ldr	r3, [pc, #228]	; (8001574 <main+0x19c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a3b      	ldr	r2, [pc, #236]	; (8001580 <main+0x1a8>)
 8001492:	6053      	str	r3, [r2, #4]
    distances[2] = Distance3;
 8001494:	4b38      	ldr	r3, [pc, #224]	; (8001578 <main+0x1a0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a39      	ldr	r2, [pc, #228]	; (8001580 <main+0x1a8>)
 800149a:	6093      	str	r3, [r2, #8]
    distances[3] = Distance4;
 800149c:	4b37      	ldr	r3, [pc, #220]	; (800157c <main+0x1a4>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a37      	ldr	r2, [pc, #220]	; (8001580 <main+0x1a8>)
 80014a2:	60d3      	str	r3, [r2, #12]
	  sprintf(buff, "Dist= %.2f cm    ", Distance1);
 80014a4:	4b32      	ldr	r3, [pc, #200]	; (8001570 <main+0x198>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff f86d 	bl	8000588 <__aeabi_f2d>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4934      	ldr	r1, [pc, #208]	; (8001584 <main+0x1ac>)
 80014b4:	4834      	ldr	r0, [pc, #208]	; (8001588 <main+0x1b0>)
 80014b6:	f005 f9fd 	bl	80068b4 <siprintf>
	  HAL_UART_Transmit(&huart2, buff, strlen(buff), 1000);
 80014ba:	4833      	ldr	r0, [pc, #204]	; (8001588 <main+0x1b0>)
 80014bc:	f7fe fea8 	bl	8000210 <strlen>
 80014c0:	4603      	mov	r3, r0
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c8:	492f      	ldr	r1, [pc, #188]	; (8001588 <main+0x1b0>)
 80014ca:	4830      	ldr	r0, [pc, #192]	; (800158c <main+0x1b4>)
 80014cc:	f003 fd71 	bl	8004fb2 <HAL_UART_Transmit>
	  sprintf(buff, "Dist= %.2f cm    ", Distance2);
 80014d0:	4b28      	ldr	r3, [pc, #160]	; (8001574 <main+0x19c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff f857 	bl	8000588 <__aeabi_f2d>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4929      	ldr	r1, [pc, #164]	; (8001584 <main+0x1ac>)
 80014e0:	4829      	ldr	r0, [pc, #164]	; (8001588 <main+0x1b0>)
 80014e2:	f005 f9e7 	bl	80068b4 <siprintf>
	  HAL_UART_Transmit(&huart2, buff, strlen(buff), 1000);
 80014e6:	4828      	ldr	r0, [pc, #160]	; (8001588 <main+0x1b0>)
 80014e8:	f7fe fe92 	bl	8000210 <strlen>
 80014ec:	4603      	mov	r3, r0
 80014ee:	b29a      	uxth	r2, r3
 80014f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f4:	4924      	ldr	r1, [pc, #144]	; (8001588 <main+0x1b0>)
 80014f6:	4825      	ldr	r0, [pc, #148]	; (800158c <main+0x1b4>)
 80014f8:	f003 fd5b 	bl	8004fb2 <HAL_UART_Transmit>
	  sprintf(buff, "Dist= %.2f cm    ", Distance3);
 80014fc:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <main+0x1a0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f841 	bl	8000588 <__aeabi_f2d>
 8001506:	4602      	mov	r2, r0
 8001508:	460b      	mov	r3, r1
 800150a:	491e      	ldr	r1, [pc, #120]	; (8001584 <main+0x1ac>)
 800150c:	481e      	ldr	r0, [pc, #120]	; (8001588 <main+0x1b0>)
 800150e:	f005 f9d1 	bl	80068b4 <siprintf>
	  HAL_UART_Transmit(&huart2, buff, strlen(buff), 1000);
 8001512:	481d      	ldr	r0, [pc, #116]	; (8001588 <main+0x1b0>)
 8001514:	f7fe fe7c 	bl	8000210 <strlen>
 8001518:	4603      	mov	r3, r0
 800151a:	b29a      	uxth	r2, r3
 800151c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001520:	4919      	ldr	r1, [pc, #100]	; (8001588 <main+0x1b0>)
 8001522:	481a      	ldr	r0, [pc, #104]	; (800158c <main+0x1b4>)
 8001524:	f003 fd45 	bl	8004fb2 <HAL_UART_Transmit>
	  sprintf(buff, "Dist= %.2f cm\n", Distance4);
 8001528:	4b14      	ldr	r3, [pc, #80]	; (800157c <main+0x1a4>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff f82b 	bl	8000588 <__aeabi_f2d>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4916      	ldr	r1, [pc, #88]	; (8001590 <main+0x1b8>)
 8001538:	4813      	ldr	r0, [pc, #76]	; (8001588 <main+0x1b0>)
 800153a:	f005 f9bb 	bl	80068b4 <siprintf>
	  HAL_UART_Transmit(&huart2, buff, strlen(buff), 1000);
 800153e:	4812      	ldr	r0, [pc, #72]	; (8001588 <main+0x1b0>)
 8001540:	f7fe fe66 	bl	8000210 <strlen>
 8001544:	4603      	mov	r3, r0
 8001546:	b29a      	uxth	r2, r3
 8001548:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154c:	490e      	ldr	r1, [pc, #56]	; (8001588 <main+0x1b0>)
 800154e:	480f      	ldr	r0, [pc, #60]	; (800158c <main+0x1b4>)
 8001550:	f003 fd2f 	bl	8004fb2 <HAL_UART_Transmit>
	  HAL_Delay(10);
 8001554:	200a      	movs	r0, #10
 8001556:	f001 f88b 	bl	8002670 <HAL_Delay>
  {
 800155a:	e773      	b.n	8001444 <main+0x6c>
 800155c:	20000460 	.word	0x20000460
 8001560:	20000418 	.word	0x20000418
 8001564:	200003cc 	.word	0x200003cc
 8001568:	200002c0 	.word	0x200002c0
 800156c:	20000500 	.word	0x20000500
 8001570:	20000214 	.word	0x20000214
 8001574:	20000218 	.word	0x20000218
 8001578:	2000021c 	.word	0x2000021c
 800157c:	20000220 	.word	0x20000220
 8001580:	200004ec 	.word	0x200004ec
 8001584:	08008db0 	.word	0x08008db0
 8001588:	20000350 	.word	0x20000350
 800158c:	200004a8 	.word	0x200004a8
 8001590:	08008dc4 	.word	0x08008dc4

08001594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b094      	sub	sp, #80	; 0x50
 8001598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	2234      	movs	r2, #52	; 0x34
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f004 fd14 	bl	8005fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	4b2a      	ldr	r3, [pc, #168]	; (8001668 <SystemClock_Config+0xd4>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c0:	4a29      	ldr	r2, [pc, #164]	; (8001668 <SystemClock_Config+0xd4>)
 80015c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c6:	6413      	str	r3, [r2, #64]	; 0x40
 80015c8:	4b27      	ldr	r3, [pc, #156]	; (8001668 <SystemClock_Config+0xd4>)
 80015ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015d4:	2300      	movs	r3, #0
 80015d6:	603b      	str	r3, [r7, #0]
 80015d8:	4b24      	ldr	r3, [pc, #144]	; (800166c <SystemClock_Config+0xd8>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015e0:	4a22      	ldr	r2, [pc, #136]	; (800166c <SystemClock_Config+0xd8>)
 80015e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e6:	6013      	str	r3, [r2, #0]
 80015e8:	4b20      	ldr	r3, [pc, #128]	; (800166c <SystemClock_Config+0xd8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015f0:	603b      	str	r3, [r7, #0]
 80015f2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015f4:	2302      	movs	r3, #2
 80015f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015f8:	2301      	movs	r3, #1
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015fc:	2310      	movs	r3, #16
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001600:	2302      	movs	r3, #2
 8001602:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001604:	2300      	movs	r3, #0
 8001606:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001608:	2310      	movs	r3, #16
 800160a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800160c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001610:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001612:	2304      	movs	r3, #4
 8001614:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001616:	2302      	movs	r3, #2
 8001618:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800161a:	2302      	movs	r3, #2
 800161c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800161e:	f107 031c 	add.w	r3, r7, #28
 8001622:	4618      	mov	r0, r3
 8001624:	f001 fdd4 	bl	80031d0 <HAL_RCC_OscConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800162e:	f000 fc01 	bl	8001e34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001632:	230f      	movs	r3, #15
 8001634:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001636:	2302      	movs	r3, #2
 8001638:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800163e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001642:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	2102      	movs	r1, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f001 faf2 	bl	8002c38 <HAL_RCC_ClockConfig>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800165a:	f000 fbeb 	bl	8001e34 <Error_Handler>
  }
}
 800165e:	bf00      	nop
 8001660:	3750      	adds	r7, #80	; 0x50
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800
 800166c:	40007000 	.word	0x40007000

08001670 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b096      	sub	sp, #88	; 0x58
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001676:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001684:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800168e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
 800169c:	611a      	str	r2, [r3, #16]
 800169e:	615a      	str	r2, [r3, #20]
 80016a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2220      	movs	r2, #32
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fc91 	bl	8005fd0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016ae:	4b3f      	ldr	r3, [pc, #252]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016b0:	4a3f      	ldr	r2, [pc, #252]	; (80017b0 <MX_TIM1_Init+0x140>)
 80016b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3000-1;
 80016b4:	4b3d      	ldr	r3, [pc, #244]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016b6:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80016ba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016bc:	4b3b      	ldr	r3, [pc, #236]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016c2:	4b3a      	ldr	r3, [pc, #232]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016c8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ca:	4b38      	ldr	r3, [pc, #224]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016d0:	4b36      	ldr	r3, [pc, #216]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d6:	4b35      	ldr	r3, [pc, #212]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016d8:	2200      	movs	r2, #0
 80016da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016dc:	4833      	ldr	r0, [pc, #204]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016de:	f002 f815 	bl	800370c <HAL_TIM_Base_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80016e8:	f000 fba4 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016f0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016f6:	4619      	mov	r1, r3
 80016f8:	482c      	ldr	r0, [pc, #176]	; (80017ac <MX_TIM1_Init+0x13c>)
 80016fa:	f002 fdc7 	bl	800428c <HAL_TIM_ConfigClockSource>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001704:	f000 fb96 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001708:	4828      	ldr	r0, [pc, #160]	; (80017ac <MX_TIM1_Init+0x13c>)
 800170a:	f002 f8bf 	bl	800388c <HAL_TIM_PWM_Init>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001714:	f000 fb8e 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001718:	2300      	movs	r3, #0
 800171a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171c:	2300      	movs	r3, #0
 800171e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001720:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001724:	4619      	mov	r1, r3
 8001726:	4821      	ldr	r0, [pc, #132]	; (80017ac <MX_TIM1_Init+0x13c>)
 8001728:	f003 fb14 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001732:	f000 fb7f 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001736:	2360      	movs	r3, #96	; 0x60
 8001738:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 100;
 800173a:	2364      	movs	r3, #100	; 0x64
 800173c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800173e:	2300      	movs	r3, #0
 8001740:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001742:	2300      	movs	r3, #0
 8001744:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001746:	2300      	movs	r3, #0
 8001748:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001752:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001756:	2200      	movs	r2, #0
 8001758:	4619      	mov	r1, r3
 800175a:	4814      	ldr	r0, [pc, #80]	; (80017ac <MX_TIM1_Init+0x13c>)
 800175c:	f002 fcd4 	bl	8004108 <HAL_TIM_PWM_ConfigChannel>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001766:	f000 fb65 	bl	8001e34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800177e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001782:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	4619      	mov	r1, r3
 800178c:	4807      	ldr	r0, [pc, #28]	; (80017ac <MX_TIM1_Init+0x13c>)
 800178e:	f003 fb5d 	bl	8004e4c <HAL_TIMEx_ConfigBreakDeadTime>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001798:	f000 fb4c 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800179c:	4803      	ldr	r0, [pc, #12]	; (80017ac <MX_TIM1_Init+0x13c>)
 800179e:	f000 fc77 	bl	8002090 <HAL_TIM_MspPostInit>

}
 80017a2:	bf00      	nop
 80017a4:	3758      	adds	r7, #88	; 0x58
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000418 	.word	0x20000418
 80017b0:	40010000 	.word	0x40010000

080017b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08e      	sub	sp, #56	; 0x38
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c8:	f107 0320 	add.w	r3, r7, #32
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
 80017e0:	615a      	str	r2, [r3, #20]
 80017e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e4:	4b2d      	ldr	r3, [pc, #180]	; (800189c <MX_TIM3_Init+0xe8>)
 80017e6:	4a2e      	ldr	r2, [pc, #184]	; (80018a0 <MX_TIM3_Init+0xec>)
 80017e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3000-1;
 80017ea:	4b2c      	ldr	r3, [pc, #176]	; (800189c <MX_TIM3_Init+0xe8>)
 80017ec:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80017f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f2:	4b2a      	ldr	r3, [pc, #168]	; (800189c <MX_TIM3_Init+0xe8>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017f8:	4b28      	ldr	r3, [pc, #160]	; (800189c <MX_TIM3_Init+0xe8>)
 80017fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001800:	4b26      	ldr	r3, [pc, #152]	; (800189c <MX_TIM3_Init+0xe8>)
 8001802:	2200      	movs	r2, #0
 8001804:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001806:	4b25      	ldr	r3, [pc, #148]	; (800189c <MX_TIM3_Init+0xe8>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800180c:	4823      	ldr	r0, [pc, #140]	; (800189c <MX_TIM3_Init+0xe8>)
 800180e:	f001 ff7d 	bl	800370c <HAL_TIM_Base_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001818:	f000 fb0c 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001820:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001822:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001826:	4619      	mov	r1, r3
 8001828:	481c      	ldr	r0, [pc, #112]	; (800189c <MX_TIM3_Init+0xe8>)
 800182a:	f002 fd2f 	bl	800428c <HAL_TIM_ConfigClockSource>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001834:	f000 fafe 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001838:	4818      	ldr	r0, [pc, #96]	; (800189c <MX_TIM3_Init+0xe8>)
 800183a:	f002 f827 	bl	800388c <HAL_TIM_PWM_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001844:	f000 faf6 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001848:	2300      	movs	r3, #0
 800184a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001850:	f107 0320 	add.w	r3, r7, #32
 8001854:	4619      	mov	r1, r3
 8001856:	4811      	ldr	r0, [pc, #68]	; (800189c <MX_TIM3_Init+0xe8>)
 8001858:	f003 fa7c 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001862:	f000 fae7 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001866:	2360      	movs	r3, #96	; 0x60
 8001868:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 800186a:	2364      	movs	r3, #100	; 0x64
 800186c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001876:	1d3b      	adds	r3, r7, #4
 8001878:	2200      	movs	r2, #0
 800187a:	4619      	mov	r1, r3
 800187c:	4807      	ldr	r0, [pc, #28]	; (800189c <MX_TIM3_Init+0xe8>)
 800187e:	f002 fc43 	bl	8004108 <HAL_TIM_PWM_ConfigChannel>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001888:	f000 fad4 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800188c:	4803      	ldr	r0, [pc, #12]	; (800189c <MX_TIM3_Init+0xe8>)
 800188e:	f000 fbff 	bl	8002090 <HAL_TIM_MspPostInit>

}
 8001892:	bf00      	nop
 8001894:	3738      	adds	r7, #56	; 0x38
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200003cc 	.word	0x200003cc
 80018a0:	40000400 	.word	0x40000400

080018a4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08e      	sub	sp, #56	; 0x38
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b8:	f107 0320 	add.w	r3, r7, #32
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
 80018d0:	615a      	str	r2, [r3, #20]
 80018d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018d4:	4b2d      	ldr	r3, [pc, #180]	; (800198c <MX_TIM4_Init+0xe8>)
 80018d6:	4a2e      	ldr	r2, [pc, #184]	; (8001990 <MX_TIM4_Init+0xec>)
 80018d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3000-1;
 80018da:	4b2c      	ldr	r3, [pc, #176]	; (800198c <MX_TIM4_Init+0xe8>)
 80018dc:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80018e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e2:	4b2a      	ldr	r3, [pc, #168]	; (800198c <MX_TIM4_Init+0xe8>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018e8:	4b28      	ldr	r3, [pc, #160]	; (800198c <MX_TIM4_Init+0xe8>)
 80018ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f0:	4b26      	ldr	r3, [pc, #152]	; (800198c <MX_TIM4_Init+0xe8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f6:	4b25      	ldr	r3, [pc, #148]	; (800198c <MX_TIM4_Init+0xe8>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018fc:	4823      	ldr	r0, [pc, #140]	; (800198c <MX_TIM4_Init+0xe8>)
 80018fe:	f001 ff05 	bl	800370c <HAL_TIM_Base_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001908:	f000 fa94 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800190c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001910:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001912:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001916:	4619      	mov	r1, r3
 8001918:	481c      	ldr	r0, [pc, #112]	; (800198c <MX_TIM4_Init+0xe8>)
 800191a:	f002 fcb7 	bl	800428c <HAL_TIM_ConfigClockSource>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001924:	f000 fa86 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001928:	4818      	ldr	r0, [pc, #96]	; (800198c <MX_TIM4_Init+0xe8>)
 800192a:	f001 ffaf 	bl	800388c <HAL_TIM_PWM_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001934:	f000 fa7e 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001940:	f107 0320 	add.w	r3, r7, #32
 8001944:	4619      	mov	r1, r3
 8001946:	4811      	ldr	r0, [pc, #68]	; (800198c <MX_TIM4_Init+0xe8>)
 8001948:	f003 fa04 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001952:	f000 fa6f 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001956:	2360      	movs	r3, #96	; 0x60
 8001958:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 800195a:	2364      	movs	r3, #100	; 0x64
 800195c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	2200      	movs	r2, #0
 800196a:	4619      	mov	r1, r3
 800196c:	4807      	ldr	r0, [pc, #28]	; (800198c <MX_TIM4_Init+0xe8>)
 800196e:	f002 fbcb 	bl	8004108 <HAL_TIM_PWM_ConfigChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001978:	f000 fa5c 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800197c:	4803      	ldr	r0, [pc, #12]	; (800198c <MX_TIM4_Init+0xe8>)
 800197e:	f000 fb87 	bl	8002090 <HAL_TIM_MspPostInit>

}
 8001982:	bf00      	nop
 8001984:	3738      	adds	r7, #56	; 0x38
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000308 	.word	0x20000308
 8001990:	40000800 	.word	0x40000800

08001994 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]
 80019b2:	615a      	str	r2, [r3, #20]
 80019b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80019b6:	4b22      	ldr	r3, [pc, #136]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019b8:	4a22      	ldr	r2, [pc, #136]	; (8001a44 <MX_TIM5_Init+0xb0>)
 80019ba:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 3000-1;
 80019bc:	4b20      	ldr	r3, [pc, #128]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019be:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80019c2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c4:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80019ca:	4b1d      	ldr	r3, [pc, #116]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019d0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d2:	4b1b      	ldr	r3, [pc, #108]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80019de:	4818      	ldr	r0, [pc, #96]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019e0:	f001 ff54 	bl	800388c <HAL_TIM_PWM_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 80019ea:	f000 fa23 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ee:	2300      	movs	r3, #0
 80019f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80019f6:	f107 0320 	add.w	r3, r7, #32
 80019fa:	4619      	mov	r1, r3
 80019fc:	4810      	ldr	r0, [pc, #64]	; (8001a40 <MX_TIM5_Init+0xac>)
 80019fe:	f003 f9a9 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001a08:	f000 fa14 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a0c:	2360      	movs	r3, #96	; 0x60
 8001a0e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8001a10:	2364      	movs	r3, #100	; 0x64
 8001a12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2200      	movs	r2, #0
 8001a20:	4619      	mov	r1, r3
 8001a22:	4807      	ldr	r0, [pc, #28]	; (8001a40 <MX_TIM5_Init+0xac>)
 8001a24:	f002 fb70 	bl	8004108 <HAL_TIM_PWM_ConfigChannel>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001a2e:	f000 fa01 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001a32:	4803      	ldr	r0, [pc, #12]	; (8001a40 <MX_TIM5_Init+0xac>)
 8001a34:	f000 fb2c 	bl	8002090 <HAL_TIM_MspPostInit>

}
 8001a38:	bf00      	nop
 8001a3a:	3728      	adds	r7, #40	; 0x28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000384 	.word	0x20000384
 8001a44:	40000c00 	.word	0x40000c00

08001a48 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b096      	sub	sp, #88	; 0x58
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a4e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
 8001a74:	611a      	str	r2, [r3, #16]
 8001a76:	615a      	str	r2, [r3, #20]
 8001a78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f004 faa5 	bl	8005fd0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001a86:	4b3f      	ldr	r3, [pc, #252]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001a88:	4a3f      	ldr	r2, [pc, #252]	; (8001b88 <MX_TIM8_Init+0x140>)
 8001a8a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3000-1;
 8001a8c:	4b3d      	ldr	r3, [pc, #244]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001a8e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001a92:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b3b      	ldr	r3, [pc, #236]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001a9a:	4b3a      	ldr	r3, [pc, #232]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001a9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001aa0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b38      	ldr	r3, [pc, #224]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001aa8:	4b36      	ldr	r3, [pc, #216]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aae:	4b35      	ldr	r3, [pc, #212]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001ab4:	4833      	ldr	r0, [pc, #204]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001ab6:	f001 fe29 	bl	800370c <HAL_TIM_Base_Init>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001ac0:	f000 f9b8 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001aca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ace:	4619      	mov	r1, r3
 8001ad0:	482c      	ldr	r0, [pc, #176]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001ad2:	f002 fbdb 	bl	800428c <HAL_TIM_ConfigClockSource>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001adc:	f000 f9aa 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001ae0:	4828      	ldr	r0, [pc, #160]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001ae2:	f001 fed3 	bl	800388c <HAL_TIM_PWM_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001aec:	f000 f9a2 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af0:	2300      	movs	r3, #0
 8001af2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001af8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001afc:	4619      	mov	r1, r3
 8001afe:	4821      	ldr	r0, [pc, #132]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001b00:	f003 f928 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8001b0a:	f000 f993 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b0e:	2360      	movs	r3, #96	; 0x60
 8001b10:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 100;
 8001b12:	2364      	movs	r3, #100	; 0x64
 8001b14:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b16:	2300      	movs	r3, #0
 8001b18:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b22:	2300      	movs	r3, #0
 8001b24:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b26:	2300      	movs	r3, #0
 8001b28:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4619      	mov	r1, r3
 8001b32:	4814      	ldr	r0, [pc, #80]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001b34:	f002 fae8 	bl	8004108 <HAL_TIM_PWM_ConfigChannel>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8001b3e:	f000 f979 	bl	8001e34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	4619      	mov	r1, r3
 8001b64:	4807      	ldr	r0, [pc, #28]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001b66:	f003 f971 	bl	8004e4c <HAL_TIMEx_ConfigBreakDeadTime>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 8001b70:	f000 f960 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001b74:	4803      	ldr	r0, [pc, #12]	; (8001b84 <MX_TIM8_Init+0x13c>)
 8001b76:	f000 fa8b 	bl	8002090 <HAL_TIM_MspPostInit>

}
 8001b7a:	bf00      	nop
 8001b7c:	3758      	adds	r7, #88	; 0x58
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200002c0 	.word	0x200002c0
 8001b88:	40010400 	.word	0x40010400

08001b8c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08c      	sub	sp, #48	; 0x30
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b92:	f107 0320 	add.w	r3, r7, #32
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
 8001b9e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]
 8001bae:	615a      	str	r2, [r3, #20]
 8001bb0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001bb2:	4b26      	ldr	r3, [pc, #152]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bb4:	4a26      	ldr	r2, [pc, #152]	; (8001c50 <MX_TIM12_Init+0xc4>)
 8001bb6:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 3000-1;
 8001bb8:	4b24      	ldr	r3, [pc, #144]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bba:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001bbe:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc0:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001bc6:	4b21      	ldr	r3, [pc, #132]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bcc:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bce:	4b1f      	ldr	r3, [pc, #124]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd4:	4b1d      	ldr	r3, [pc, #116]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001bda:	481c      	ldr	r0, [pc, #112]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bdc:	f001 fd96 	bl	800370c <HAL_TIM_Base_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM12_Init+0x5e>
  {
    Error_Handler();
 8001be6:	f000 f925 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bee:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001bf0:	f107 0320 	add.w	r3, r7, #32
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4815      	ldr	r0, [pc, #84]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001bf8:	f002 fb48 	bl	800428c <HAL_TIM_ConfigClockSource>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM12_Init+0x7a>
  {
    Error_Handler();
 8001c02:	f000 f917 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001c06:	4811      	ldr	r0, [pc, #68]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001c08:	f001 fe40 	bl	800388c <HAL_TIM_PWM_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8001c12:	f000 f90f 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c16:	2360      	movs	r3, #96	; 0x60
 8001c18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8001c1a:	2364      	movs	r3, #100	; 0x64
 8001c1c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4807      	ldr	r0, [pc, #28]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001c2e:	f002 fa6b 	bl	8004108 <HAL_TIM_PWM_ConfigChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_TIM12_Init+0xb0>
  {
    Error_Handler();
 8001c38:	f000 f8fc 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001c3c:	4803      	ldr	r0, [pc, #12]	; (8001c4c <MX_TIM12_Init+0xc0>)
 8001c3e:	f000 fa27 	bl	8002090 <HAL_TIM_MspPostInit>

}
 8001c42:	bf00      	nop
 8001c44:	3730      	adds	r7, #48	; 0x30
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000500 	.word	0x20000500
 8001c50:	40001800 	.word	0x40001800

08001c54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c58:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c5a:	4a12      	ldr	r2, [pc, #72]	; (8001ca4 <MX_USART2_UART_Init+0x50>)
 8001c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7e:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c84:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c8a:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <MX_USART2_UART_Init+0x4c>)
 8001c8c:	f003 f944 	bl	8004f18 <HAL_UART_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c96:	f000 f8cd 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200004a8 	.word	0x200004a8
 8001ca4:	40004400 	.word	0x40004400

08001ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08a      	sub	sp, #40	; 0x28
 8001cac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
 8001cba:	60da      	str	r2, [r3, #12]
 8001cbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	4b2d      	ldr	r3, [pc, #180]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a2c      	ldr	r2, [pc, #176]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b2a      	ldr	r3, [pc, #168]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	4b26      	ldr	r3, [pc, #152]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a25      	ldr	r2, [pc, #148]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b23      	ldr	r3, [pc, #140]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	4b1f      	ldr	r3, [pc, #124]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a1e      	ldr	r2, [pc, #120]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b1c      	ldr	r3, [pc, #112]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	4b18      	ldr	r3, [pc, #96]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a17      	ldr	r2, [pc, #92]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <MX_GPIO_Init+0xd0>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	607b      	str	r3, [r7, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2120      	movs	r1, #32
 8001d32:	4812      	ldr	r0, [pc, #72]	; (8001d7c <MX_GPIO_Init+0xd4>)
 8001d34:	f000 ff66 	bl	8002c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d3e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480c      	ldr	r0, [pc, #48]	; (8001d80 <MX_GPIO_Init+0xd8>)
 8001d50:	f000 fdc4 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d54:	2320      	movs	r3, #32
 8001d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d60:	2300      	movs	r3, #0
 8001d62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4804      	ldr	r0, [pc, #16]	; (8001d7c <MX_GPIO_Init+0xd4>)
 8001d6c:	f000 fdb6 	bl	80028dc <HAL_GPIO_Init>

}
 8001d70:	bf00      	nop
 8001d72:	3728      	adds	r7, #40	; 0x28
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40020000 	.word	0x40020000
 8001d80:	40020800 	.word	0x40020800

08001d84 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
    HCSR04_TMR_IC_ISR(htim);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f003 fe2b 	bl	80059e8 <HCSR04_TMR_IC_ISR>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_TIM_PeriodElapsedCallback>:
 
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b082      	sub	sp, #8
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
    HCSR04_TMR_OVF_ISR(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f003 fde2 	bl	800596c <HCSR04_TMR_OVF_ISR>
}
 8001da8:	bf00      	nop
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <SysTick_CallBack>:

uint8_t TRIG_Ticks;
uint16_t MOTOR_Ticks;
void SysTick_CallBack(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
    TRIG_Ticks++;
 8001db4:	4b18      	ldr	r3, [pc, #96]	; (8001e18 <SysTick_CallBack+0x68>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	3301      	adds	r3, #1
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	4b16      	ldr	r3, [pc, #88]	; (8001e18 <SysTick_CallBack+0x68>)
 8001dbe:	701a      	strb	r2, [r3, #0]
    MOTOR_Ticks++;
 8001dc0:	4b16      	ldr	r3, [pc, #88]	; (8001e1c <SysTick_CallBack+0x6c>)
 8001dc2:	881b      	ldrh	r3, [r3, #0]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	4b14      	ldr	r3, [pc, #80]	; (8001e1c <SysTick_CallBack+0x6c>)
 8001dca:	801a      	strh	r2, [r3, #0]
    if(TRIG_Ticks >= 15) // Each 15msec
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <SysTick_CallBack+0x68>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b0e      	cmp	r3, #14
 8001dd2:	d90e      	bls.n	8001df2 <SysTick_CallBack+0x42>
    {
        HCSR04_Trigger(HCSR04_SENSOR1);
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f004 f869 	bl	8005eac <HCSR04_Trigger>
        HCSR04_Trigger(HCSR04_SENSOR2);
 8001dda:	2001      	movs	r0, #1
 8001ddc:	f004 f866 	bl	8005eac <HCSR04_Trigger>
        HCSR04_Trigger(HCSR04_SENSOR3);
 8001de0:	2002      	movs	r0, #2
 8001de2:	f004 f863 	bl	8005eac <HCSR04_Trigger>
        HCSR04_Trigger(HCSR04_SENSOR4);
 8001de6:	2003      	movs	r0, #3
 8001de8:	f004 f860 	bl	8005eac <HCSR04_Trigger>
        TRIG_Ticks = 0;
 8001dec:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <SysTick_CallBack+0x68>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
    }
    if(MOTOR_Ticks >= 100){
 8001df2:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <SysTick_CallBack+0x6c>)
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	2b63      	cmp	r3, #99	; 0x63
 8001df8:	d90c      	bls.n	8001e14 <SysTick_CallBack+0x64>
      UpdateMotorsFreq(motors, motors_num, motors_channel, distances, 30.0, 150.0);
 8001dfa:	eddf 0a09 	vldr	s1, [pc, #36]	; 8001e20 <SysTick_CallBack+0x70>
 8001dfe:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8001e02:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <SysTick_CallBack+0x74>)
 8001e04:	4a08      	ldr	r2, [pc, #32]	; (8001e28 <SysTick_CallBack+0x78>)
 8001e06:	4909      	ldr	r1, [pc, #36]	; (8001e2c <SysTick_CallBack+0x7c>)
 8001e08:	4809      	ldr	r0, [pc, #36]	; (8001e30 <SysTick_CallBack+0x80>)
 8001e0a:	f7ff fa41 	bl	8001290 <UpdateMotorsFreq>
      MOTOR_Ticks = 0;
 8001e0e:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <SysTick_CallBack+0x6c>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	801a      	strh	r2, [r3, #0]
    }
}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	200004fc 	.word	0x200004fc
 8001e1c:	20000414 	.word	0x20000414
 8001e20:	43160000 	.word	0x43160000
 8001e24:	200004ec 	.word	0x200004ec
 8001e28:	20000014 	.word	0x20000014
 8001e2c:	20000010 	.word	0x20000010
 8001e30:	20000000 	.word	0x20000000

08001e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e38:	b672      	cpsid	i
}
 8001e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e3c:	e7fe      	b.n	8001e3c <Error_Handler+0x8>
	...

08001e40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
 8001e4a:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <HAL_MspInit+0x4c>)
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4e:	4a0f      	ldr	r2, [pc, #60]	; (8001e8c <HAL_MspInit+0x4c>)
 8001e50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e54:	6453      	str	r3, [r2, #68]	; 0x44
 8001e56:	4b0d      	ldr	r3, [pc, #52]	; (8001e8c <HAL_MspInit+0x4c>)
 8001e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <HAL_MspInit+0x4c>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	4a08      	ldr	r2, [pc, #32]	; (8001e8c <HAL_MspInit+0x4c>)
 8001e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e70:	6413      	str	r3, [r2, #64]	; 0x40
 8001e72:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <HAL_MspInit+0x4c>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7a:	603b      	str	r3, [r7, #0]
 8001e7c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e7e:	2007      	movs	r0, #7
 8001e80:	f000 fcea 	bl	8002858 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40023800 	.word	0x40023800

08001e90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b090      	sub	sp, #64	; 0x40
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a5f      	ldr	r2, [pc, #380]	; (800202c <HAL_TIM_Base_MspInit+0x19c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d10e      	bne.n	8001ed0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001eb6:	4b5e      	ldr	r3, [pc, #376]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	4a5d      	ldr	r2, [pc, #372]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ec2:	4b5b      	ldr	r3, [pc, #364]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001ece:	e0a8      	b.n	8002022 <HAL_TIM_Base_MspInit+0x192>
  else if(htim_base->Instance==TIM2)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed8:	d154      	bne.n	8001f84 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ede:	4b54      	ldr	r3, [pc, #336]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee2:	4a53      	ldr	r2, [pc, #332]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eea:	4b51      	ldr	r3, [pc, #324]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	623b      	str	r3, [r7, #32]
 8001efa:	4b4d      	ldr	r3, [pc, #308]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	4a4c      	ldr	r2, [pc, #304]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6313      	str	r3, [r2, #48]	; 0x30
 8001f06:	4b4a      	ldr	r3, [pc, #296]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	623b      	str	r3, [r7, #32]
 8001f10:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
 8001f16:	4b46      	ldr	r3, [pc, #280]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	4a45      	ldr	r2, [pc, #276]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001f1c:	f043 0302 	orr.w	r3, r3, #2
 8001f20:	6313      	str	r3, [r2, #48]	; 0x30
 8001f22:	4b43      	ldr	r3, [pc, #268]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	61fb      	str	r3, [r7, #28]
 8001f2c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001f2e:	f248 0302 	movw	r3, #32770	; 0x8002
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f40:	2301      	movs	r3, #1
 8001f42:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f48:	4619      	mov	r1, r3
 8001f4a:	483a      	ldr	r0, [pc, #232]	; (8002034 <HAL_TIM_Base_MspInit+0x1a4>)
 8001f4c:	f000 fcc6 	bl	80028dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8001f50:	f240 4304 	movw	r3, #1028	; 0x404
 8001f54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f56:	2302      	movs	r3, #2
 8001f58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f62:	2301      	movs	r3, #1
 8001f64:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4832      	ldr	r0, [pc, #200]	; (8002038 <HAL_TIM_Base_MspInit+0x1a8>)
 8001f6e:	f000 fcb5 	bl	80028dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	201c      	movs	r0, #28
 8001f78:	f000 fc79 	bl	800286e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f7c:	201c      	movs	r0, #28
 8001f7e:	f000 fc92 	bl	80028a6 <HAL_NVIC_EnableIRQ>
}
 8001f82:	e04e      	b.n	8002022 <HAL_TIM_Base_MspInit+0x192>
  else if(htim_base->Instance==TIM3)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a2c      	ldr	r2, [pc, #176]	; (800203c <HAL_TIM_Base_MspInit+0x1ac>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d10e      	bne.n	8001fac <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
 8001f92:	4b27      	ldr	r3, [pc, #156]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	4a26      	ldr	r2, [pc, #152]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001f98:	f043 0302 	orr.w	r3, r3, #2
 8001f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f9e:	4b24      	ldr	r3, [pc, #144]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	61bb      	str	r3, [r7, #24]
 8001fa8:	69bb      	ldr	r3, [r7, #24]
}
 8001faa:	e03a      	b.n	8002022 <HAL_TIM_Base_MspInit+0x192>
  else if(htim_base->Instance==TIM4)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a23      	ldr	r2, [pc, #140]	; (8002040 <HAL_TIM_Base_MspInit+0x1b0>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d10e      	bne.n	8001fd4 <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	4b1d      	ldr	r3, [pc, #116]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	4a1c      	ldr	r2, [pc, #112]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001fc0:	f043 0304 	orr.w	r3, r3, #4
 8001fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc6:	4b1a      	ldr	r3, [pc, #104]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	f003 0304 	and.w	r3, r3, #4
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	697b      	ldr	r3, [r7, #20]
}
 8001fd2:	e026      	b.n	8002022 <HAL_TIM_Base_MspInit+0x192>
  else if(htim_base->Instance==TIM8)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a1a      	ldr	r2, [pc, #104]	; (8002044 <HAL_TIM_Base_MspInit+0x1b4>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d10e      	bne.n	8001ffc <HAL_TIM_Base_MspInit+0x16c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	4b13      	ldr	r3, [pc, #76]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a12      	ldr	r2, [pc, #72]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
 8001fee:	4b10      	ldr	r3, [pc, #64]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]
}
 8001ffa:	e012      	b.n	8002022 <HAL_TIM_Base_MspInit+0x192>
  else if(htim_base->Instance==TIM12)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a11      	ldr	r2, [pc, #68]	; (8002048 <HAL_TIM_Base_MspInit+0x1b8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d10d      	bne.n	8002022 <HAL_TIM_Base_MspInit+0x192>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	4b09      	ldr	r3, [pc, #36]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	4a08      	ldr	r2, [pc, #32]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8002010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002014:	6413      	str	r3, [r2, #64]	; 0x40
 8002016:	4b06      	ldr	r3, [pc, #24]	; (8002030 <HAL_TIM_Base_MspInit+0x1a0>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
}
 8002022:	bf00      	nop
 8002024:	3740      	adds	r7, #64	; 0x40
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40010000 	.word	0x40010000
 8002030:	40023800 	.word	0x40023800
 8002034:	40020000 	.word	0x40020000
 8002038:	40020400 	.word	0x40020400
 800203c:	40000400 	.word	0x40000400
 8002040:	40000800 	.word	0x40000800
 8002044:	40010400 	.word	0x40010400
 8002048:	40001800 	.word	0x40001800

0800204c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a0b      	ldr	r2, [pc, #44]	; (8002088 <HAL_TIM_PWM_MspInit+0x3c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d10d      	bne.n	800207a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	4b0a      	ldr	r3, [pc, #40]	; (800208c <HAL_TIM_PWM_MspInit+0x40>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	4a09      	ldr	r2, [pc, #36]	; (800208c <HAL_TIM_PWM_MspInit+0x40>)
 8002068:	f043 0308 	orr.w	r3, r3, #8
 800206c:	6413      	str	r3, [r2, #64]	; 0x40
 800206e:	4b07      	ldr	r3, [pc, #28]	; (800208c <HAL_TIM_PWM_MspInit+0x40>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f003 0308 	and.w	r3, r3, #8
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800207a:	bf00      	nop
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40000c00 	.word	0x40000c00
 800208c:	40023800 	.word	0x40023800

08002090 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08e      	sub	sp, #56	; 0x38
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a6d      	ldr	r2, [pc, #436]	; (8002264 <HAL_TIM_MspPostInit+0x1d4>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d11f      	bne.n	80020f2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	623b      	str	r3, [r7, #32]
 80020b6:	4b6c      	ldr	r3, [pc, #432]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4a6b      	ldr	r2, [pc, #428]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4b69      	ldr	r3, [pc, #420]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	623b      	str	r3, [r7, #32]
 80020cc:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80020ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d4:	2302      	movs	r3, #2
 80020d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020dc:	2300      	movs	r3, #0
 80020de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020e0:	2301      	movs	r3, #1
 80020e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e8:	4619      	mov	r1, r3
 80020ea:	4860      	ldr	r0, [pc, #384]	; (800226c <HAL_TIM_MspPostInit+0x1dc>)
 80020ec:	f000 fbf6 	bl	80028dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80020f0:	e0b3      	b.n	800225a <HAL_TIM_MspPostInit+0x1ca>
  else if(htim->Instance==TIM3)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a5e      	ldr	r2, [pc, #376]	; (8002270 <HAL_TIM_MspPostInit+0x1e0>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d11e      	bne.n	800213a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
 8002100:	4b59      	ldr	r3, [pc, #356]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002104:	4a58      	ldr	r2, [pc, #352]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	6313      	str	r3, [r2, #48]	; 0x30
 800210c:	4b56      	ldr	r3, [pc, #344]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002118:	2340      	movs	r3, #64	; 0x40
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002128:	2302      	movs	r3, #2
 800212a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002130:	4619      	mov	r1, r3
 8002132:	484e      	ldr	r0, [pc, #312]	; (800226c <HAL_TIM_MspPostInit+0x1dc>)
 8002134:	f000 fbd2 	bl	80028dc <HAL_GPIO_Init>
}
 8002138:	e08f      	b.n	800225a <HAL_TIM_MspPostInit+0x1ca>
  else if(htim->Instance==TIM4)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a4d      	ldr	r2, [pc, #308]	; (8002274 <HAL_TIM_MspPostInit+0x1e4>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d11e      	bne.n	8002182 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002144:	2300      	movs	r3, #0
 8002146:	61bb      	str	r3, [r7, #24]
 8002148:	4b47      	ldr	r3, [pc, #284]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	4a46      	ldr	r2, [pc, #280]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 800214e:	f043 0302 	orr.w	r3, r3, #2
 8002152:	6313      	str	r3, [r2, #48]	; 0x30
 8002154:	4b44      	ldr	r3, [pc, #272]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 8002156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	61bb      	str	r3, [r7, #24]
 800215e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002160:	2340      	movs	r3, #64	; 0x40
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002164:	2302      	movs	r3, #2
 8002166:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216c:	2300      	movs	r3, #0
 800216e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002170:	2302      	movs	r3, #2
 8002172:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002174:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002178:	4619      	mov	r1, r3
 800217a:	483f      	ldr	r0, [pc, #252]	; (8002278 <HAL_TIM_MspPostInit+0x1e8>)
 800217c:	f000 fbae 	bl	80028dc <HAL_GPIO_Init>
}
 8002180:	e06b      	b.n	800225a <HAL_TIM_MspPostInit+0x1ca>
  else if(htim->Instance==TIM5)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a3d      	ldr	r2, [pc, #244]	; (800227c <HAL_TIM_MspPostInit+0x1ec>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d11e      	bne.n	80021ca <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	4b35      	ldr	r3, [pc, #212]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002194:	4a34      	ldr	r2, [pc, #208]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	6313      	str	r3, [r2, #48]	; 0x30
 800219c:	4b32      	ldr	r3, [pc, #200]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021a8:	2301      	movs	r3, #1
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ac:	2302      	movs	r3, #2
 80021ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b4:	2300      	movs	r3, #0
 80021b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80021b8:	2302      	movs	r3, #2
 80021ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021c0:	4619      	mov	r1, r3
 80021c2:	482a      	ldr	r0, [pc, #168]	; (800226c <HAL_TIM_MspPostInit+0x1dc>)
 80021c4:	f000 fb8a 	bl	80028dc <HAL_GPIO_Init>
}
 80021c8:	e047      	b.n	800225a <HAL_TIM_MspPostInit+0x1ca>
  else if(htim->Instance==TIM8)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a2c      	ldr	r2, [pc, #176]	; (8002280 <HAL_TIM_MspPostInit+0x1f0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d11e      	bne.n	8002212 <HAL_TIM_MspPostInit+0x182>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d4:	2300      	movs	r3, #0
 80021d6:	613b      	str	r3, [r7, #16]
 80021d8:	4b23      	ldr	r3, [pc, #140]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 80021da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021dc:	4a22      	ldr	r2, [pc, #136]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 80021de:	f043 0304 	orr.w	r3, r3, #4
 80021e2:	6313      	str	r3, [r2, #48]	; 0x30
 80021e4:	4b20      	ldr	r3, [pc, #128]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80021f0:	2340      	movs	r3, #64	; 0x40
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002200:	2303      	movs	r3, #3
 8002202:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002208:	4619      	mov	r1, r3
 800220a:	481e      	ldr	r0, [pc, #120]	; (8002284 <HAL_TIM_MspPostInit+0x1f4>)
 800220c:	f000 fb66 	bl	80028dc <HAL_GPIO_Init>
}
 8002210:	e023      	b.n	800225a <HAL_TIM_MspPostInit+0x1ca>
  else if(htim->Instance==TIM12)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a1c      	ldr	r2, [pc, #112]	; (8002288 <HAL_TIM_MspPostInit+0x1f8>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d11e      	bne.n	800225a <HAL_TIM_MspPostInit+0x1ca>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	2300      	movs	r3, #0
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	4a10      	ldr	r2, [pc, #64]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 8002226:	f043 0302 	orr.w	r3, r3, #2
 800222a:	6313      	str	r3, [r2, #48]	; 0x30
 800222c:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <HAL_TIM_MspPostInit+0x1d8>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002238:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800223c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223e:	2302      	movs	r3, #2
 8002240:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002246:	2300      	movs	r3, #0
 8002248:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800224a:	2309      	movs	r3, #9
 800224c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002252:	4619      	mov	r1, r3
 8002254:	4808      	ldr	r0, [pc, #32]	; (8002278 <HAL_TIM_MspPostInit+0x1e8>)
 8002256:	f000 fb41 	bl	80028dc <HAL_GPIO_Init>
}
 800225a:	bf00      	nop
 800225c:	3738      	adds	r7, #56	; 0x38
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40010000 	.word	0x40010000
 8002268:	40023800 	.word	0x40023800
 800226c:	40020000 	.word	0x40020000
 8002270:	40000400 	.word	0x40000400
 8002274:	40000800 	.word	0x40000800
 8002278:	40020400 	.word	0x40020400
 800227c:	40000c00 	.word	0x40000c00
 8002280:	40010400 	.word	0x40010400
 8002284:	40020800 	.word	0x40020800
 8002288:	40001800 	.word	0x40001800

0800228c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08a      	sub	sp, #40	; 0x28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a19      	ldr	r2, [pc, #100]	; (8002310 <HAL_UART_MspInit+0x84>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d12b      	bne.n	8002306 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	4b18      	ldr	r3, [pc, #96]	; (8002314 <HAL_UART_MspInit+0x88>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	4a17      	ldr	r2, [pc, #92]	; (8002314 <HAL_UART_MspInit+0x88>)
 80022b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022bc:	6413      	str	r3, [r2, #64]	; 0x40
 80022be:	4b15      	ldr	r3, [pc, #84]	; (8002314 <HAL_UART_MspInit+0x88>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	4b11      	ldr	r3, [pc, #68]	; (8002314 <HAL_UART_MspInit+0x88>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a10      	ldr	r2, [pc, #64]	; (8002314 <HAL_UART_MspInit+0x88>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b0e      	ldr	r3, [pc, #56]	; (8002314 <HAL_UART_MspInit+0x88>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022e6:	230c      	movs	r3, #12
 80022e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ea:	2302      	movs	r3, #2
 80022ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f2:	2303      	movs	r3, #3
 80022f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022f6:	2307      	movs	r3, #7
 80022f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	4619      	mov	r1, r3
 8002300:	4805      	ldr	r0, [pc, #20]	; (8002318 <HAL_UART_MspInit+0x8c>)
 8002302:	f000 faeb 	bl	80028dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002306:	bf00      	nop
 8002308:	3728      	adds	r7, #40	; 0x28
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40004400 	.word	0x40004400
 8002314:	40023800 	.word	0x40023800
 8002318:	40020000 	.word	0x40020000

0800231c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002320:	e7fe      	b.n	8002320 <NMI_Handler+0x4>

08002322 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002322:	b480      	push	{r7}
 8002324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002326:	e7fe      	b.n	8002326 <HardFault_Handler+0x4>

08002328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800232c:	e7fe      	b.n	800232c <MemManage_Handler+0x4>

0800232e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800232e:	b480      	push	{r7}
 8002330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002332:	e7fe      	b.n	8002332 <BusFault_Handler+0x4>

08002334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002338:	e7fe      	b.n	8002338 <UsageFault_Handler+0x4>

0800233a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800233a:	b480      	push	{r7}
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002356:	b480      	push	{r7}
 8002358:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002368:	f000 f962 	bl	8002630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTick_CallBack();
 800236c:	f7ff fd20 	bl	8001db0 <SysTick_CallBack>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}

08002374 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002378:	4802      	ldr	r0, [pc, #8]	; (8002384 <TIM2_IRQHandler+0x10>)
 800237a:	f001 fd21 	bl	8003dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20000460 	.word	0x20000460

08002388 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
	return 1;
 800238c:	2301      	movs	r3, #1
}
 800238e:	4618      	mov	r0, r3
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_kill>:

int _kill(int pid, int sig)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023a2:	f003 fdeb 	bl	8005f7c <__errno>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2216      	movs	r2, #22
 80023aa:	601a      	str	r2, [r3, #0]
	return -1;
 80023ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <_exit>:

void _exit (int status)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ffe7 	bl	8002398 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023ca:	e7fe      	b.n	80023ca <_exit+0x12>

080023cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	e00a      	b.n	80023f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023de:	f3af 8000 	nop.w
 80023e2:	4601      	mov	r1, r0
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	1c5a      	adds	r2, r3, #1
 80023e8:	60ba      	str	r2, [r7, #8]
 80023ea:	b2ca      	uxtb	r2, r1
 80023ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	3301      	adds	r3, #1
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	dbf0      	blt.n	80023de <_read+0x12>
	}

return len;
 80023fc:	687b      	ldr	r3, [r7, #4]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b086      	sub	sp, #24
 800240a:	af00      	add	r7, sp, #0
 800240c:	60f8      	str	r0, [r7, #12]
 800240e:	60b9      	str	r1, [r7, #8]
 8002410:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
 8002416:	e009      	b.n	800242c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	60ba      	str	r2, [r7, #8]
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	4618      	mov	r0, r3
 8002422:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	3301      	adds	r3, #1
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	697a      	ldr	r2, [r7, #20]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	429a      	cmp	r2, r3
 8002432:	dbf1      	blt.n	8002418 <_write+0x12>
	}
	return len;
 8002434:	687b      	ldr	r3, [r7, #4]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <_close>:

int _close(int file)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
	return -1;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002466:	605a      	str	r2, [r3, #4]
	return 0;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <_isatty>:

int _isatty(int file)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
	return 1;
 800247e:	2301      	movs	r3, #1
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
	return 0;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b0:	4a14      	ldr	r2, [pc, #80]	; (8002504 <_sbrk+0x5c>)
 80024b2:	4b15      	ldr	r3, [pc, #84]	; (8002508 <_sbrk+0x60>)
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024bc:	4b13      	ldr	r3, [pc, #76]	; (800250c <_sbrk+0x64>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d102      	bne.n	80024ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c4:	4b11      	ldr	r3, [pc, #68]	; (800250c <_sbrk+0x64>)
 80024c6:	4a12      	ldr	r2, [pc, #72]	; (8002510 <_sbrk+0x68>)
 80024c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ca:	4b10      	ldr	r3, [pc, #64]	; (800250c <_sbrk+0x64>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d207      	bcs.n	80024e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d8:	f003 fd50 	bl	8005f7c <__errno>
 80024dc:	4603      	mov	r3, r0
 80024de:	220c      	movs	r2, #12
 80024e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024e6:	e009      	b.n	80024fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e8:	4b08      	ldr	r3, [pc, #32]	; (800250c <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ee:	4b07      	ldr	r3, [pc, #28]	; (800250c <_sbrk+0x64>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	4a05      	ldr	r2, [pc, #20]	; (800250c <_sbrk+0x64>)
 80024f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fa:	68fb      	ldr	r3, [r7, #12]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20020000 	.word	0x20020000
 8002508:	00000400 	.word	0x00000400
 800250c:	20000224 	.word	0x20000224
 8002510:	20000560 	.word	0x20000560

08002514 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002518:	4b06      	ldr	r3, [pc, #24]	; (8002534 <SystemInit+0x20>)
 800251a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251e:	4a05      	ldr	r2, [pc, #20]	; (8002534 <SystemInit+0x20>)
 8002520:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002524:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002538:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002570 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800253c:	480d      	ldr	r0, [pc, #52]	; (8002574 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800253e:	490e      	ldr	r1, [pc, #56]	; (8002578 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002540:	4a0e      	ldr	r2, [pc, #56]	; (800257c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002544:	e002      	b.n	800254c <LoopCopyDataInit>

08002546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800254a:	3304      	adds	r3, #4

0800254c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800254c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800254e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002550:	d3f9      	bcc.n	8002546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002552:	4a0b      	ldr	r2, [pc, #44]	; (8002580 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002554:	4c0b      	ldr	r4, [pc, #44]	; (8002584 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002558:	e001      	b.n	800255e <LoopFillZerobss>

0800255a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800255a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800255c:	3204      	adds	r2, #4

0800255e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800255e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002560:	d3fb      	bcc.n	800255a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002562:	f7ff ffd7 	bl	8002514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002566:	f003 fd0f 	bl	8005f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800256a:	f7fe ff35 	bl	80013d8 <main>
  bx  lr    
 800256e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002570:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002574:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002578:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 800257c:	0800922c 	.word	0x0800922c
  ldr r2, =_sbss
 8002580:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002584:	2000055c 	.word	0x2000055c

08002588 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002588:	e7fe      	b.n	8002588 <ADC_IRQHandler>
	...

0800258c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002590:	4b0e      	ldr	r3, [pc, #56]	; (80025cc <HAL_Init+0x40>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <HAL_Init+0x40>)
 8002596:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800259a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_Init+0x40>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a0a      	ldr	r2, [pc, #40]	; (80025cc <HAL_Init+0x40>)
 80025a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025a8:	4b08      	ldr	r3, [pc, #32]	; (80025cc <HAL_Init+0x40>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a07      	ldr	r2, [pc, #28]	; (80025cc <HAL_Init+0x40>)
 80025ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025b4:	2003      	movs	r0, #3
 80025b6:	f000 f94f 	bl	8002858 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ba:	2000      	movs	r0, #0
 80025bc:	f000 f808 	bl	80025d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025c0:	f7ff fc3e 	bl	8001e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40023c00 	.word	0x40023c00

080025d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025d8:	4b12      	ldr	r3, [pc, #72]	; (8002624 <HAL_InitTick+0x54>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4b12      	ldr	r3, [pc, #72]	; (8002628 <HAL_InitTick+0x58>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4619      	mov	r1, r3
 80025e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 f967 	bl	80028c2 <HAL_SYSTICK_Config>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00e      	b.n	800261c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b0f      	cmp	r3, #15
 8002602:	d80a      	bhi.n	800261a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002604:	2200      	movs	r2, #0
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800260c:	f000 f92f 	bl	800286e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002610:	4a06      	ldr	r2, [pc, #24]	; (800262c <HAL_InitTick+0x5c>)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	e000      	b.n	800261c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	2000001c 	.word	0x2000001c
 8002628:	20000024 	.word	0x20000024
 800262c:	20000020 	.word	0x20000020

08002630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002634:	4b06      	ldr	r3, [pc, #24]	; (8002650 <HAL_IncTick+0x20>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HAL_IncTick+0x24>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4413      	add	r3, r2
 8002640:	4a04      	ldr	r2, [pc, #16]	; (8002654 <HAL_IncTick+0x24>)
 8002642:	6013      	str	r3, [r2, #0]
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	20000024 	.word	0x20000024
 8002654:	20000548 	.word	0x20000548

08002658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return uwTick;
 800265c:	4b03      	ldr	r3, [pc, #12]	; (800266c <HAL_GetTick+0x14>)
 800265e:	681b      	ldr	r3, [r3, #0]
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	20000548 	.word	0x20000548

08002670 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002678:	f7ff ffee 	bl	8002658 <HAL_GetTick>
 800267c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002688:	d005      	beq.n	8002696 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800268a:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <HAL_Delay+0x44>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002696:	bf00      	nop
 8002698:	f7ff ffde 	bl	8002658 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d8f7      	bhi.n	8002698 <HAL_Delay+0x28>
  {
  }
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000024 	.word	0x20000024

080026b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f003 0307 	and.w	r3, r3, #7
 80026c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c8:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <__NVIC_SetPriorityGrouping+0x44>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026d4:	4013      	ands	r3, r2
 80026d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ea:	4a04      	ldr	r2, [pc, #16]	; (80026fc <__NVIC_SetPriorityGrouping+0x44>)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	60d3      	str	r3, [r2, #12]
}
 80026f0:	bf00      	nop
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002704:	4b04      	ldr	r3, [pc, #16]	; (8002718 <__NVIC_GetPriorityGrouping+0x18>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	0a1b      	lsrs	r3, r3, #8
 800270a:	f003 0307 	and.w	r3, r3, #7
}
 800270e:	4618      	mov	r0, r3
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	2b00      	cmp	r3, #0
 800272c:	db0b      	blt.n	8002746 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	f003 021f 	and.w	r2, r3, #31
 8002734:	4907      	ldr	r1, [pc, #28]	; (8002754 <__NVIC_EnableIRQ+0x38>)
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	2001      	movs	r0, #1
 800273e:	fa00 f202 	lsl.w	r2, r0, r2
 8002742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	e000e100 	.word	0xe000e100

08002758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	6039      	str	r1, [r7, #0]
 8002762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002768:	2b00      	cmp	r3, #0
 800276a:	db0a      	blt.n	8002782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	b2da      	uxtb	r2, r3
 8002770:	490c      	ldr	r1, [pc, #48]	; (80027a4 <__NVIC_SetPriority+0x4c>)
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	0112      	lsls	r2, r2, #4
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	440b      	add	r3, r1
 800277c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002780:	e00a      	b.n	8002798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	b2da      	uxtb	r2, r3
 8002786:	4908      	ldr	r1, [pc, #32]	; (80027a8 <__NVIC_SetPriority+0x50>)
 8002788:	79fb      	ldrb	r3, [r7, #7]
 800278a:	f003 030f 	and.w	r3, r3, #15
 800278e:	3b04      	subs	r3, #4
 8002790:	0112      	lsls	r2, r2, #4
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	440b      	add	r3, r1
 8002796:	761a      	strb	r2, [r3, #24]
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	e000e100 	.word	0xe000e100
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b089      	sub	sp, #36	; 0x24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f003 0307 	and.w	r3, r3, #7
 80027be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	f1c3 0307 	rsb	r3, r3, #7
 80027c6:	2b04      	cmp	r3, #4
 80027c8:	bf28      	it	cs
 80027ca:	2304      	movcs	r3, #4
 80027cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3304      	adds	r3, #4
 80027d2:	2b06      	cmp	r3, #6
 80027d4:	d902      	bls.n	80027dc <NVIC_EncodePriority+0x30>
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	3b03      	subs	r3, #3
 80027da:	e000      	b.n	80027de <NVIC_EncodePriority+0x32>
 80027dc:	2300      	movs	r3, #0
 80027de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43da      	mvns	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	401a      	ands	r2, r3
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	fa01 f303 	lsl.w	r3, r1, r3
 80027fe:	43d9      	mvns	r1, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002804:	4313      	orrs	r3, r2
         );
}
 8002806:	4618      	mov	r0, r3
 8002808:	3724      	adds	r7, #36	; 0x24
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
	...

08002814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	3b01      	subs	r3, #1
 8002820:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002824:	d301      	bcc.n	800282a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002826:	2301      	movs	r3, #1
 8002828:	e00f      	b.n	800284a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800282a:	4a0a      	ldr	r2, [pc, #40]	; (8002854 <SysTick_Config+0x40>)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	3b01      	subs	r3, #1
 8002830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002832:	210f      	movs	r1, #15
 8002834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002838:	f7ff ff8e 	bl	8002758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <SysTick_Config+0x40>)
 800283e:	2200      	movs	r2, #0
 8002840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002842:	4b04      	ldr	r3, [pc, #16]	; (8002854 <SysTick_Config+0x40>)
 8002844:	2207      	movs	r2, #7
 8002846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	e000e010 	.word	0xe000e010

08002858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f7ff ff29 	bl	80026b8 <__NVIC_SetPriorityGrouping>
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800286e:	b580      	push	{r7, lr}
 8002870:	b086      	sub	sp, #24
 8002872:	af00      	add	r7, sp, #0
 8002874:	4603      	mov	r3, r0
 8002876:	60b9      	str	r1, [r7, #8]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002880:	f7ff ff3e 	bl	8002700 <__NVIC_GetPriorityGrouping>
 8002884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	6978      	ldr	r0, [r7, #20]
 800288c:	f7ff ff8e 	bl	80027ac <NVIC_EncodePriority>
 8002890:	4602      	mov	r2, r0
 8002892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002896:	4611      	mov	r1, r2
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff ff5d 	bl	8002758 <__NVIC_SetPriority>
}
 800289e:	bf00      	nop
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b082      	sub	sp, #8
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	4603      	mov	r3, r0
 80028ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff ff31 	bl	800271c <__NVIC_EnableIRQ>
}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7ff ffa2 	bl	8002814 <SysTick_Config>
 80028d0:	4603      	mov	r3, r0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028dc:	b480      	push	{r7}
 80028de:	b089      	sub	sp, #36	; 0x24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028f2:	2300      	movs	r3, #0
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	e165      	b.n	8002bc4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028f8:	2201      	movs	r2, #1
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	697a      	ldr	r2, [r7, #20]
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	429a      	cmp	r2, r3
 8002912:	f040 8154 	bne.w	8002bbe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d005      	beq.n	800292e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800292a:	2b02      	cmp	r3, #2
 800292c:	d130      	bne.n	8002990 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	2203      	movs	r2, #3
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4013      	ands	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002964:	2201      	movs	r2, #1
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 0201 	and.w	r2, r3, #1
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4313      	orrs	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b03      	cmp	r3, #3
 800299a:	d017      	beq.n	80029cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d123      	bne.n	8002a20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	08da      	lsrs	r2, r3, #3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3208      	adds	r2, #8
 80029e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	220f      	movs	r2, #15
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	4013      	ands	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	08da      	lsrs	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3208      	adds	r2, #8
 8002a1a:	69b9      	ldr	r1, [r7, #24]
 8002a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0203 	and.w	r2, r3, #3
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80ae 	beq.w	8002bbe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	4b5d      	ldr	r3, [pc, #372]	; (8002bdc <HAL_GPIO_Init+0x300>)
 8002a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a6a:	4a5c      	ldr	r2, [pc, #368]	; (8002bdc <HAL_GPIO_Init+0x300>)
 8002a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a70:	6453      	str	r3, [r2, #68]	; 0x44
 8002a72:	4b5a      	ldr	r3, [pc, #360]	; (8002bdc <HAL_GPIO_Init+0x300>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7e:	4a58      	ldr	r2, [pc, #352]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	3302      	adds	r3, #2
 8002a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	220f      	movs	r2, #15
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a4f      	ldr	r2, [pc, #316]	; (8002be4 <HAL_GPIO_Init+0x308>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d025      	beq.n	8002af6 <HAL_GPIO_Init+0x21a>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a4e      	ldr	r2, [pc, #312]	; (8002be8 <HAL_GPIO_Init+0x30c>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d01f      	beq.n	8002af2 <HAL_GPIO_Init+0x216>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a4d      	ldr	r2, [pc, #308]	; (8002bec <HAL_GPIO_Init+0x310>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d019      	beq.n	8002aee <HAL_GPIO_Init+0x212>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a4c      	ldr	r2, [pc, #304]	; (8002bf0 <HAL_GPIO_Init+0x314>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d013      	beq.n	8002aea <HAL_GPIO_Init+0x20e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a4b      	ldr	r2, [pc, #300]	; (8002bf4 <HAL_GPIO_Init+0x318>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00d      	beq.n	8002ae6 <HAL_GPIO_Init+0x20a>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a4a      	ldr	r2, [pc, #296]	; (8002bf8 <HAL_GPIO_Init+0x31c>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d007      	beq.n	8002ae2 <HAL_GPIO_Init+0x206>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a49      	ldr	r2, [pc, #292]	; (8002bfc <HAL_GPIO_Init+0x320>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d101      	bne.n	8002ade <HAL_GPIO_Init+0x202>
 8002ada:	2306      	movs	r3, #6
 8002adc:	e00c      	b.n	8002af8 <HAL_GPIO_Init+0x21c>
 8002ade:	2307      	movs	r3, #7
 8002ae0:	e00a      	b.n	8002af8 <HAL_GPIO_Init+0x21c>
 8002ae2:	2305      	movs	r3, #5
 8002ae4:	e008      	b.n	8002af8 <HAL_GPIO_Init+0x21c>
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	e006      	b.n	8002af8 <HAL_GPIO_Init+0x21c>
 8002aea:	2303      	movs	r3, #3
 8002aec:	e004      	b.n	8002af8 <HAL_GPIO_Init+0x21c>
 8002aee:	2302      	movs	r3, #2
 8002af0:	e002      	b.n	8002af8 <HAL_GPIO_Init+0x21c>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_GPIO_Init+0x21c>
 8002af6:	2300      	movs	r3, #0
 8002af8:	69fa      	ldr	r2, [r7, #28]
 8002afa:	f002 0203 	and.w	r2, r2, #3
 8002afe:	0092      	lsls	r2, r2, #2
 8002b00:	4093      	lsls	r3, r2
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b08:	4935      	ldr	r1, [pc, #212]	; (8002be0 <HAL_GPIO_Init+0x304>)
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	089b      	lsrs	r3, r3, #2
 8002b0e:	3302      	adds	r3, #2
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b16:	4b3a      	ldr	r3, [pc, #232]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	43db      	mvns	r3, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4013      	ands	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b32:	69ba      	ldr	r2, [r7, #24]
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b3a:	4a31      	ldr	r2, [pc, #196]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b40:	4b2f      	ldr	r3, [pc, #188]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b64:	4a26      	ldr	r2, [pc, #152]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b6a:	4b25      	ldr	r3, [pc, #148]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	43db      	mvns	r3, r3
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	4013      	ands	r3, r2
 8002b78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b8e:	4a1c      	ldr	r2, [pc, #112]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b94:	4b1a      	ldr	r3, [pc, #104]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d003      	beq.n	8002bb8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bb8:	4a11      	ldr	r2, [pc, #68]	; (8002c00 <HAL_GPIO_Init+0x324>)
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	61fb      	str	r3, [r7, #28]
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	2b0f      	cmp	r3, #15
 8002bc8:	f67f ae96 	bls.w	80028f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bcc:	bf00      	nop
 8002bce:	bf00      	nop
 8002bd0:	3724      	adds	r7, #36	; 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	40013800 	.word	0x40013800
 8002be4:	40020000 	.word	0x40020000
 8002be8:	40020400 	.word	0x40020400
 8002bec:	40020800 	.word	0x40020800
 8002bf0:	40020c00 	.word	0x40020c00
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	40021400 	.word	0x40021400
 8002bfc:	40021800 	.word	0x40021800
 8002c00:	40013c00 	.word	0x40013c00

08002c04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	807b      	strh	r3, [r7, #2]
 8002c10:	4613      	mov	r3, r2
 8002c12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c14:	787b      	ldrb	r3, [r7, #1]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c1a:	887a      	ldrh	r2, [r7, #2]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c20:	e003      	b.n	8002c2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c22:	887b      	ldrh	r3, [r7, #2]
 8002c24:	041a      	lsls	r2, r3, #16
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	619a      	str	r2, [r3, #24]
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
	...

08002c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0cc      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c4c:	4b68      	ldr	r3, [pc, #416]	; (8002df0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 030f 	and.w	r3, r3, #15
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d90c      	bls.n	8002c74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5a:	4b65      	ldr	r3, [pc, #404]	; (8002df0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	b2d2      	uxtb	r2, r2
 8002c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c62:	4b63      	ldr	r3, [pc, #396]	; (8002df0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d001      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0b8      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d020      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c8c:	4b59      	ldr	r3, [pc, #356]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	4a58      	ldr	r2, [pc, #352]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca4:	4b53      	ldr	r3, [pc, #332]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	4a52      	ldr	r2, [pc, #328]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002cae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cb0:	4b50      	ldr	r3, [pc, #320]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	494d      	ldr	r1, [pc, #308]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d044      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d107      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd6:	4b47      	ldr	r3, [pc, #284]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d119      	bne.n	8002d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e07f      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d003      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cf2:	2b03      	cmp	r3, #3
 8002cf4:	d107      	bne.n	8002d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cf6:	4b3f      	ldr	r3, [pc, #252]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d109      	bne.n	8002d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e06f      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d06:	4b3b      	ldr	r3, [pc, #236]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e067      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d16:	4b37      	ldr	r3, [pc, #220]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f023 0203 	bic.w	r2, r3, #3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	4934      	ldr	r1, [pc, #208]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d28:	f7ff fc96 	bl	8002658 <HAL_GetTick>
 8002d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d2e:	e00a      	b.n	8002d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d30:	f7ff fc92 	bl	8002658 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e04f      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d46:	4b2b      	ldr	r3, [pc, #172]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f003 020c 	and.w	r2, r3, #12
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d1eb      	bne.n	8002d30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d58:	4b25      	ldr	r3, [pc, #148]	; (8002df0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 030f 	and.w	r3, r3, #15
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d20c      	bcs.n	8002d80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d66:	4b22      	ldr	r3, [pc, #136]	; (8002df0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	b2d2      	uxtb	r2, r2
 8002d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6e:	4b20      	ldr	r3, [pc, #128]	; (8002df0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d001      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e032      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d008      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d8c:	4b19      	ldr	r3, [pc, #100]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4916      	ldr	r1, [pc, #88]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d009      	beq.n	8002dbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002daa:	4b12      	ldr	r3, [pc, #72]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	490e      	ldr	r1, [pc, #56]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dbe:	f000 f855 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	4b0b      	ldr	r3, [pc, #44]	; (8002df4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	490a      	ldr	r1, [pc, #40]	; (8002df8 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd0:	5ccb      	ldrb	r3, [r1, r3]
 8002dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd6:	4a09      	ldr	r2, [pc, #36]	; (8002dfc <HAL_RCC_ClockConfig+0x1c4>)
 8002dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <HAL_RCC_ClockConfig+0x1c8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff fbf6 	bl	80025d0 <HAL_InitTick>

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40023c00 	.word	0x40023c00
 8002df4:	40023800 	.word	0x40023800
 8002df8:	08008dd4 	.word	0x08008dd4
 8002dfc:	2000001c 	.word	0x2000001c
 8002e00:	20000020 	.word	0x20000020

08002e04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e08:	4b03      	ldr	r3, [pc, #12]	; (8002e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	2000001c 	.word	0x2000001c

08002e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e20:	f7ff fff0 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 8002e24:	4602      	mov	r2, r0
 8002e26:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	0a9b      	lsrs	r3, r3, #10
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	4903      	ldr	r1, [pc, #12]	; (8002e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e32:	5ccb      	ldrb	r3, [r1, r3]
 8002e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	08008de4 	.word	0x08008de4

08002e44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e48:	f7ff ffdc 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	0b5b      	lsrs	r3, r3, #13
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	4903      	ldr	r1, [pc, #12]	; (8002e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e5a:	5ccb      	ldrb	r3, [r1, r3]
 8002e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40023800 	.word	0x40023800
 8002e68:	08008de4 	.word	0x08008de4

08002e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e70:	b088      	sub	sp, #32
 8002e72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e88:	4bce      	ldr	r3, [pc, #824]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 030c 	and.w	r3, r3, #12
 8002e90:	2b0c      	cmp	r3, #12
 8002e92:	f200 818d 	bhi.w	80031b0 <HAL_RCC_GetSysClockFreq+0x344>
 8002e96:	a201      	add	r2, pc, #4	; (adr r2, 8002e9c <HAL_RCC_GetSysClockFreq+0x30>)
 8002e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9c:	08002ed1 	.word	0x08002ed1
 8002ea0:	080031b1 	.word	0x080031b1
 8002ea4:	080031b1 	.word	0x080031b1
 8002ea8:	080031b1 	.word	0x080031b1
 8002eac:	08002ed7 	.word	0x08002ed7
 8002eb0:	080031b1 	.word	0x080031b1
 8002eb4:	080031b1 	.word	0x080031b1
 8002eb8:	080031b1 	.word	0x080031b1
 8002ebc:	08002edd 	.word	0x08002edd
 8002ec0:	080031b1 	.word	0x080031b1
 8002ec4:	080031b1 	.word	0x080031b1
 8002ec8:	080031b1 	.word	0x080031b1
 8002ecc:	08003051 	.word	0x08003051
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ed0:	4bbd      	ldr	r3, [pc, #756]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002ed2:	61bb      	str	r3, [r7, #24]
       break;
 8002ed4:	e16f      	b.n	80031b6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ed6:	4bbd      	ldr	r3, [pc, #756]	; (80031cc <HAL_RCC_GetSysClockFreq+0x360>)
 8002ed8:	61bb      	str	r3, [r7, #24]
      break;
 8002eda:	e16c      	b.n	80031b6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002edc:	4bb9      	ldr	r3, [pc, #740]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ee4:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ee6:	4bb7      	ldr	r3, [pc, #732]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d053      	beq.n	8002f9a <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef2:	4bb4      	ldr	r3, [pc, #720]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	099b      	lsrs	r3, r3, #6
 8002ef8:	461a      	mov	r2, r3
 8002efa:	f04f 0300 	mov.w	r3, #0
 8002efe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002f02:	f04f 0100 	mov.w	r1, #0
 8002f06:	ea02 0400 	and.w	r4, r2, r0
 8002f0a:	603c      	str	r4, [r7, #0]
 8002f0c:	400b      	ands	r3, r1
 8002f0e:	607b      	str	r3, [r7, #4]
 8002f10:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f14:	4620      	mov	r0, r4
 8002f16:	4629      	mov	r1, r5
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	014b      	lsls	r3, r1, #5
 8002f22:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002f26:	0142      	lsls	r2, r0, #5
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4623      	mov	r3, r4
 8002f2e:	1ac0      	subs	r0, r0, r3
 8002f30:	462b      	mov	r3, r5
 8002f32:	eb61 0103 	sbc.w	r1, r1, r3
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f04f 0300 	mov.w	r3, #0
 8002f3e:	018b      	lsls	r3, r1, #6
 8002f40:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002f44:	0182      	lsls	r2, r0, #6
 8002f46:	1a12      	subs	r2, r2, r0
 8002f48:	eb63 0301 	sbc.w	r3, r3, r1
 8002f4c:	f04f 0000 	mov.w	r0, #0
 8002f50:	f04f 0100 	mov.w	r1, #0
 8002f54:	00d9      	lsls	r1, r3, #3
 8002f56:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f5a:	00d0      	lsls	r0, r2, #3
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	460b      	mov	r3, r1
 8002f60:	4621      	mov	r1, r4
 8002f62:	1852      	adds	r2, r2, r1
 8002f64:	4629      	mov	r1, r5
 8002f66:	eb43 0101 	adc.w	r1, r3, r1
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	f04f 0000 	mov.w	r0, #0
 8002f70:	f04f 0100 	mov.w	r1, #0
 8002f74:	0259      	lsls	r1, r3, #9
 8002f76:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002f7a:	0250      	lsls	r0, r2, #9
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4610      	mov	r0, r2
 8002f82:	4619      	mov	r1, r3
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	461a      	mov	r2, r3
 8002f88:	f04f 0300 	mov.w	r3, #0
 8002f8c:	f7fd fe7c 	bl	8000c88 <__aeabi_uldivmod>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4613      	mov	r3, r2
 8002f96:	61fb      	str	r3, [r7, #28]
 8002f98:	e04c      	b.n	8003034 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f9a:	4b8a      	ldr	r3, [pc, #552]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	099b      	lsrs	r3, r3, #6
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	f04f 0300 	mov.w	r3, #0
 8002fa6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002faa:	f04f 0100 	mov.w	r1, #0
 8002fae:	ea02 0a00 	and.w	sl, r2, r0
 8002fb2:	ea03 0b01 	and.w	fp, r3, r1
 8002fb6:	4650      	mov	r0, sl
 8002fb8:	4659      	mov	r1, fp
 8002fba:	f04f 0200 	mov.w	r2, #0
 8002fbe:	f04f 0300 	mov.w	r3, #0
 8002fc2:	014b      	lsls	r3, r1, #5
 8002fc4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002fc8:	0142      	lsls	r2, r0, #5
 8002fca:	4610      	mov	r0, r2
 8002fcc:	4619      	mov	r1, r3
 8002fce:	ebb0 000a 	subs.w	r0, r0, sl
 8002fd2:	eb61 010b 	sbc.w	r1, r1, fp
 8002fd6:	f04f 0200 	mov.w	r2, #0
 8002fda:	f04f 0300 	mov.w	r3, #0
 8002fde:	018b      	lsls	r3, r1, #6
 8002fe0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002fe4:	0182      	lsls	r2, r0, #6
 8002fe6:	1a12      	subs	r2, r2, r0
 8002fe8:	eb63 0301 	sbc.w	r3, r3, r1
 8002fec:	f04f 0000 	mov.w	r0, #0
 8002ff0:	f04f 0100 	mov.w	r1, #0
 8002ff4:	00d9      	lsls	r1, r3, #3
 8002ff6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ffa:	00d0      	lsls	r0, r2, #3
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	460b      	mov	r3, r1
 8003000:	eb12 020a 	adds.w	r2, r2, sl
 8003004:	eb43 030b 	adc.w	r3, r3, fp
 8003008:	f04f 0000 	mov.w	r0, #0
 800300c:	f04f 0100 	mov.w	r1, #0
 8003010:	0299      	lsls	r1, r3, #10
 8003012:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003016:	0290      	lsls	r0, r2, #10
 8003018:	4602      	mov	r2, r0
 800301a:	460b      	mov	r3, r1
 800301c:	4610      	mov	r0, r2
 800301e:	4619      	mov	r1, r3
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	461a      	mov	r2, r3
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	f7fd fe2e 	bl	8000c88 <__aeabi_uldivmod>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4613      	mov	r3, r2
 8003032:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003034:	4b63      	ldr	r3, [pc, #396]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	0c1b      	lsrs	r3, r3, #16
 800303a:	f003 0303 	and.w	r3, r3, #3
 800303e:	3301      	adds	r3, #1
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8003044:	69fa      	ldr	r2, [r7, #28]
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	fbb2 f3f3 	udiv	r3, r2, r3
 800304c:	61bb      	str	r3, [r7, #24]
      break;
 800304e:	e0b2      	b.n	80031b6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003050:	4b5c      	ldr	r3, [pc, #368]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003058:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800305a:	4b5a      	ldr	r3, [pc, #360]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d04d      	beq.n	8003102 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003066:	4b57      	ldr	r3, [pc, #348]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	099b      	lsrs	r3, r3, #6
 800306c:	461a      	mov	r2, r3
 800306e:	f04f 0300 	mov.w	r3, #0
 8003072:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003076:	f04f 0100 	mov.w	r1, #0
 800307a:	ea02 0800 	and.w	r8, r2, r0
 800307e:	ea03 0901 	and.w	r9, r3, r1
 8003082:	4640      	mov	r0, r8
 8003084:	4649      	mov	r1, r9
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	f04f 0300 	mov.w	r3, #0
 800308e:	014b      	lsls	r3, r1, #5
 8003090:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003094:	0142      	lsls	r2, r0, #5
 8003096:	4610      	mov	r0, r2
 8003098:	4619      	mov	r1, r3
 800309a:	ebb0 0008 	subs.w	r0, r0, r8
 800309e:	eb61 0109 	sbc.w	r1, r1, r9
 80030a2:	f04f 0200 	mov.w	r2, #0
 80030a6:	f04f 0300 	mov.w	r3, #0
 80030aa:	018b      	lsls	r3, r1, #6
 80030ac:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80030b0:	0182      	lsls	r2, r0, #6
 80030b2:	1a12      	subs	r2, r2, r0
 80030b4:	eb63 0301 	sbc.w	r3, r3, r1
 80030b8:	f04f 0000 	mov.w	r0, #0
 80030bc:	f04f 0100 	mov.w	r1, #0
 80030c0:	00d9      	lsls	r1, r3, #3
 80030c2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80030c6:	00d0      	lsls	r0, r2, #3
 80030c8:	4602      	mov	r2, r0
 80030ca:	460b      	mov	r3, r1
 80030cc:	eb12 0208 	adds.w	r2, r2, r8
 80030d0:	eb43 0309 	adc.w	r3, r3, r9
 80030d4:	f04f 0000 	mov.w	r0, #0
 80030d8:	f04f 0100 	mov.w	r1, #0
 80030dc:	0259      	lsls	r1, r3, #9
 80030de:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80030e2:	0250      	lsls	r0, r2, #9
 80030e4:	4602      	mov	r2, r0
 80030e6:	460b      	mov	r3, r1
 80030e8:	4610      	mov	r0, r2
 80030ea:	4619      	mov	r1, r3
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	461a      	mov	r2, r3
 80030f0:	f04f 0300 	mov.w	r3, #0
 80030f4:	f7fd fdc8 	bl	8000c88 <__aeabi_uldivmod>
 80030f8:	4602      	mov	r2, r0
 80030fa:	460b      	mov	r3, r1
 80030fc:	4613      	mov	r3, r2
 80030fe:	61fb      	str	r3, [r7, #28]
 8003100:	e04a      	b.n	8003198 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003102:	4b30      	ldr	r3, [pc, #192]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	099b      	lsrs	r3, r3, #6
 8003108:	461a      	mov	r2, r3
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003112:	f04f 0100 	mov.w	r1, #0
 8003116:	ea02 0400 	and.w	r4, r2, r0
 800311a:	ea03 0501 	and.w	r5, r3, r1
 800311e:	4620      	mov	r0, r4
 8003120:	4629      	mov	r1, r5
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	014b      	lsls	r3, r1, #5
 800312c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003130:	0142      	lsls	r2, r0, #5
 8003132:	4610      	mov	r0, r2
 8003134:	4619      	mov	r1, r3
 8003136:	1b00      	subs	r0, r0, r4
 8003138:	eb61 0105 	sbc.w	r1, r1, r5
 800313c:	f04f 0200 	mov.w	r2, #0
 8003140:	f04f 0300 	mov.w	r3, #0
 8003144:	018b      	lsls	r3, r1, #6
 8003146:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800314a:	0182      	lsls	r2, r0, #6
 800314c:	1a12      	subs	r2, r2, r0
 800314e:	eb63 0301 	sbc.w	r3, r3, r1
 8003152:	f04f 0000 	mov.w	r0, #0
 8003156:	f04f 0100 	mov.w	r1, #0
 800315a:	00d9      	lsls	r1, r3, #3
 800315c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003160:	00d0      	lsls	r0, r2, #3
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	1912      	adds	r2, r2, r4
 8003168:	eb45 0303 	adc.w	r3, r5, r3
 800316c:	f04f 0000 	mov.w	r0, #0
 8003170:	f04f 0100 	mov.w	r1, #0
 8003174:	0299      	lsls	r1, r3, #10
 8003176:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800317a:	0290      	lsls	r0, r2, #10
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	4610      	mov	r0, r2
 8003182:	4619      	mov	r1, r3
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	461a      	mov	r2, r3
 8003188:	f04f 0300 	mov.w	r3, #0
 800318c:	f7fd fd7c 	bl	8000c88 <__aeabi_uldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4613      	mov	r3, r2
 8003196:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003198:	4b0a      	ldr	r3, [pc, #40]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x358>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	0f1b      	lsrs	r3, r3, #28
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80031a4:	69fa      	ldr	r2, [r7, #28]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ac:	61bb      	str	r3, [r7, #24]
      break;
 80031ae:	e002      	b.n	80031b6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031b0:	4b05      	ldr	r3, [pc, #20]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80031b2:	61bb      	str	r3, [r7, #24]
      break;
 80031b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031b6:	69bb      	ldr	r3, [r7, #24]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3720      	adds	r7, #32
 80031bc:	46bd      	mov	sp, r7
 80031be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031c2:	bf00      	nop
 80031c4:	40023800 	.word	0x40023800
 80031c8:	00f42400 	.word	0x00f42400
 80031cc:	007a1200 	.word	0x007a1200

080031d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e28d      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f000 8083 	beq.w	80032f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80031f0:	4b94      	ldr	r3, [pc, #592]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f003 030c 	and.w	r3, r3, #12
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	d019      	beq.n	8003230 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80031fc:	4b91      	ldr	r3, [pc, #580]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003204:	2b08      	cmp	r3, #8
 8003206:	d106      	bne.n	8003216 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003208:	4b8e      	ldr	r3, [pc, #568]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003210:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003214:	d00c      	beq.n	8003230 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003216:	4b8b      	ldr	r3, [pc, #556]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800321e:	2b0c      	cmp	r3, #12
 8003220:	d112      	bne.n	8003248 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003222:	4b88      	ldr	r3, [pc, #544]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800322a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800322e:	d10b      	bne.n	8003248 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003230:	4b84      	ldr	r3, [pc, #528]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d05b      	beq.n	80032f4 <HAL_RCC_OscConfig+0x124>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d157      	bne.n	80032f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e25a      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003250:	d106      	bne.n	8003260 <HAL_RCC_OscConfig+0x90>
 8003252:	4b7c      	ldr	r3, [pc, #496]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a7b      	ldr	r2, [pc, #492]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800325c:	6013      	str	r3, [r2, #0]
 800325e:	e01d      	b.n	800329c <HAL_RCC_OscConfig+0xcc>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003268:	d10c      	bne.n	8003284 <HAL_RCC_OscConfig+0xb4>
 800326a:	4b76      	ldr	r3, [pc, #472]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a75      	ldr	r2, [pc, #468]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003270:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	4b73      	ldr	r3, [pc, #460]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a72      	ldr	r2, [pc, #456]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 800327c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	e00b      	b.n	800329c <HAL_RCC_OscConfig+0xcc>
 8003284:	4b6f      	ldr	r3, [pc, #444]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a6e      	ldr	r2, [pc, #440]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 800328a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800328e:	6013      	str	r3, [r2, #0]
 8003290:	4b6c      	ldr	r3, [pc, #432]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a6b      	ldr	r2, [pc, #428]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003296:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800329a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d013      	beq.n	80032cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a4:	f7ff f9d8 	bl	8002658 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032ac:	f7ff f9d4 	bl	8002658 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b64      	cmp	r3, #100	; 0x64
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e21f      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032be:	4b61      	ldr	r3, [pc, #388]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d0f0      	beq.n	80032ac <HAL_RCC_OscConfig+0xdc>
 80032ca:	e014      	b.n	80032f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7ff f9c4 	bl	8002658 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032d4:	f7ff f9c0 	bl	8002658 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b64      	cmp	r3, #100	; 0x64
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e20b      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e6:	4b57      	ldr	r3, [pc, #348]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x104>
 80032f2:	e000      	b.n	80032f6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d06f      	beq.n	80033e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003302:	4b50      	ldr	r3, [pc, #320]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 030c 	and.w	r3, r3, #12
 800330a:	2b00      	cmp	r3, #0
 800330c:	d017      	beq.n	800333e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800330e:	4b4d      	ldr	r3, [pc, #308]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003316:	2b08      	cmp	r3, #8
 8003318:	d105      	bne.n	8003326 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800331a:	4b4a      	ldr	r3, [pc, #296]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00b      	beq.n	800333e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003326:	4b47      	ldr	r3, [pc, #284]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800332e:	2b0c      	cmp	r3, #12
 8003330:	d11c      	bne.n	800336c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003332:	4b44      	ldr	r3, [pc, #272]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d116      	bne.n	800336c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800333e:	4b41      	ldr	r3, [pc, #260]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d005      	beq.n	8003356 <HAL_RCC_OscConfig+0x186>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d001      	beq.n	8003356 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e1d3      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003356:	4b3b      	ldr	r3, [pc, #236]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	4937      	ldr	r1, [pc, #220]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003366:	4313      	orrs	r3, r2
 8003368:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800336a:	e03a      	b.n	80033e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d020      	beq.n	80033b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003374:	4b34      	ldr	r3, [pc, #208]	; (8003448 <HAL_RCC_OscConfig+0x278>)
 8003376:	2201      	movs	r2, #1
 8003378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337a:	f7ff f96d 	bl	8002658 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003380:	e008      	b.n	8003394 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003382:	f7ff f969 	bl	8002658 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e1b4      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003394:	4b2b      	ldr	r3, [pc, #172]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0f0      	beq.n	8003382 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a0:	4b28      	ldr	r3, [pc, #160]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	4925      	ldr	r1, [pc, #148]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	600b      	str	r3, [r1, #0]
 80033b4:	e015      	b.n	80033e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033b6:	4b24      	ldr	r3, [pc, #144]	; (8003448 <HAL_RCC_OscConfig+0x278>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033bc:	f7ff f94c 	bl	8002658 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033c4:	f7ff f948 	bl	8002658 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e193      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033d6:	4b1b      	ldr	r3, [pc, #108]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f0      	bne.n	80033c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0308 	and.w	r3, r3, #8
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d036      	beq.n	800345c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d016      	beq.n	8003424 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033f6:	4b15      	ldr	r3, [pc, #84]	; (800344c <HAL_RCC_OscConfig+0x27c>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fc:	f7ff f92c 	bl	8002658 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003404:	f7ff f928 	bl	8002658 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e173      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003416:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <HAL_RCC_OscConfig+0x274>)
 8003418:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d0f0      	beq.n	8003404 <HAL_RCC_OscConfig+0x234>
 8003422:	e01b      	b.n	800345c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003424:	4b09      	ldr	r3, [pc, #36]	; (800344c <HAL_RCC_OscConfig+0x27c>)
 8003426:	2200      	movs	r2, #0
 8003428:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800342a:	f7ff f915 	bl	8002658 <HAL_GetTick>
 800342e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003430:	e00e      	b.n	8003450 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003432:	f7ff f911 	bl	8002658 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d907      	bls.n	8003450 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e15c      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
 8003444:	40023800 	.word	0x40023800
 8003448:	42470000 	.word	0x42470000
 800344c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003450:	4b8a      	ldr	r3, [pc, #552]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003452:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1ea      	bne.n	8003432 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 8097 	beq.w	8003598 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800346a:	2300      	movs	r3, #0
 800346c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800346e:	4b83      	ldr	r3, [pc, #524]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10f      	bne.n	800349a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800347a:	2300      	movs	r3, #0
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	4b7f      	ldr	r3, [pc, #508]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	4a7e      	ldr	r2, [pc, #504]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003488:	6413      	str	r3, [r2, #64]	; 0x40
 800348a:	4b7c      	ldr	r3, [pc, #496]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003492:	60bb      	str	r3, [r7, #8]
 8003494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003496:	2301      	movs	r3, #1
 8003498:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349a:	4b79      	ldr	r3, [pc, #484]	; (8003680 <HAL_RCC_OscConfig+0x4b0>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d118      	bne.n	80034d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034a6:	4b76      	ldr	r3, [pc, #472]	; (8003680 <HAL_RCC_OscConfig+0x4b0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a75      	ldr	r2, [pc, #468]	; (8003680 <HAL_RCC_OscConfig+0x4b0>)
 80034ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034b2:	f7ff f8d1 	bl	8002658 <HAL_GetTick>
 80034b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b8:	e008      	b.n	80034cc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ba:	f7ff f8cd 	bl	8002658 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e118      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034cc:	4b6c      	ldr	r3, [pc, #432]	; (8003680 <HAL_RCC_OscConfig+0x4b0>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d0f0      	beq.n	80034ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d106      	bne.n	80034ee <HAL_RCC_OscConfig+0x31e>
 80034e0:	4b66      	ldr	r3, [pc, #408]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 80034e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e4:	4a65      	ldr	r2, [pc, #404]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	6713      	str	r3, [r2, #112]	; 0x70
 80034ec:	e01c      	b.n	8003528 <HAL_RCC_OscConfig+0x358>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b05      	cmp	r3, #5
 80034f4:	d10c      	bne.n	8003510 <HAL_RCC_OscConfig+0x340>
 80034f6:	4b61      	ldr	r3, [pc, #388]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 80034f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fa:	4a60      	ldr	r2, [pc, #384]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 80034fc:	f043 0304 	orr.w	r3, r3, #4
 8003500:	6713      	str	r3, [r2, #112]	; 0x70
 8003502:	4b5e      	ldr	r3, [pc, #376]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003506:	4a5d      	ldr	r2, [pc, #372]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003508:	f043 0301 	orr.w	r3, r3, #1
 800350c:	6713      	str	r3, [r2, #112]	; 0x70
 800350e:	e00b      	b.n	8003528 <HAL_RCC_OscConfig+0x358>
 8003510:	4b5a      	ldr	r3, [pc, #360]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003514:	4a59      	ldr	r2, [pc, #356]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003516:	f023 0301 	bic.w	r3, r3, #1
 800351a:	6713      	str	r3, [r2, #112]	; 0x70
 800351c:	4b57      	ldr	r3, [pc, #348]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 800351e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003520:	4a56      	ldr	r2, [pc, #344]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003522:	f023 0304 	bic.w	r3, r3, #4
 8003526:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d015      	beq.n	800355c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003530:	f7ff f892 	bl	8002658 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003536:	e00a      	b.n	800354e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003538:	f7ff f88e 	bl	8002658 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	f241 3288 	movw	r2, #5000	; 0x1388
 8003546:	4293      	cmp	r3, r2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e0d7      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800354e:	4b4b      	ldr	r3, [pc, #300]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0ee      	beq.n	8003538 <HAL_RCC_OscConfig+0x368>
 800355a:	e014      	b.n	8003586 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800355c:	f7ff f87c 	bl	8002658 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003562:	e00a      	b.n	800357a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003564:	f7ff f878 	bl	8002658 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003572:	4293      	cmp	r3, r2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e0c1      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800357a:	4b40      	ldr	r3, [pc, #256]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 800357c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1ee      	bne.n	8003564 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003586:	7dfb      	ldrb	r3, [r7, #23]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d105      	bne.n	8003598 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800358c:	4b3b      	ldr	r3, [pc, #236]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	4a3a      	ldr	r2, [pc, #232]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003596:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 80ad 	beq.w	80036fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035a2:	4b36      	ldr	r3, [pc, #216]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f003 030c 	and.w	r3, r3, #12
 80035aa:	2b08      	cmp	r3, #8
 80035ac:	d060      	beq.n	8003670 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d145      	bne.n	8003642 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b6:	4b33      	ldr	r3, [pc, #204]	; (8003684 <HAL_RCC_OscConfig+0x4b4>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035bc:	f7ff f84c 	bl	8002658 <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035c4:	f7ff f848 	bl	8002658 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e093      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035d6:	4b29      	ldr	r3, [pc, #164]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f0      	bne.n	80035c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	69da      	ldr	r2, [r3, #28]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	431a      	orrs	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f0:	019b      	lsls	r3, r3, #6
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f8:	085b      	lsrs	r3, r3, #1
 80035fa:	3b01      	subs	r3, #1
 80035fc:	041b      	lsls	r3, r3, #16
 80035fe:	431a      	orrs	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003604:	061b      	lsls	r3, r3, #24
 8003606:	431a      	orrs	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360c:	071b      	lsls	r3, r3, #28
 800360e:	491b      	ldr	r1, [pc, #108]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003610:	4313      	orrs	r3, r2
 8003612:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003614:	4b1b      	ldr	r3, [pc, #108]	; (8003684 <HAL_RCC_OscConfig+0x4b4>)
 8003616:	2201      	movs	r2, #1
 8003618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361a:	f7ff f81d 	bl	8002658 <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003622:	f7ff f819 	bl	8002658 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e064      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003634:	4b11      	ldr	r3, [pc, #68]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0f0      	beq.n	8003622 <HAL_RCC_OscConfig+0x452>
 8003640:	e05c      	b.n	80036fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003642:	4b10      	ldr	r3, [pc, #64]	; (8003684 <HAL_RCC_OscConfig+0x4b4>)
 8003644:	2200      	movs	r2, #0
 8003646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003648:	f7ff f806 	bl	8002658 <HAL_GetTick>
 800364c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800364e:	e008      	b.n	8003662 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003650:	f7ff f802 	bl	8002658 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b02      	cmp	r3, #2
 800365c:	d901      	bls.n	8003662 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e04d      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003662:	4b06      	ldr	r3, [pc, #24]	; (800367c <HAL_RCC_OscConfig+0x4ac>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1f0      	bne.n	8003650 <HAL_RCC_OscConfig+0x480>
 800366e:	e045      	b.n	80036fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d107      	bne.n	8003688 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e040      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
 800367c:	40023800 	.word	0x40023800
 8003680:	40007000 	.word	0x40007000
 8003684:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003688:	4b1f      	ldr	r3, [pc, #124]	; (8003708 <HAL_RCC_OscConfig+0x538>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d030      	beq.n	80036f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d129      	bne.n	80036f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d122      	bne.n	80036f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036b8:	4013      	ands	r3, r2
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d119      	bne.n	80036f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ce:	085b      	lsrs	r3, r3, #1
 80036d0:	3b01      	subs	r3, #1
 80036d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d10f      	bne.n	80036f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d107      	bne.n	80036f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d001      	beq.n	80036fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e000      	b.n	80036fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3718      	adds	r7, #24
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	40023800 	.word	0x40023800

0800370c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e041      	b.n	80037a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d106      	bne.n	8003738 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7fe fbac 	bl	8001e90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	3304      	adds	r3, #4
 8003748:	4619      	mov	r1, r3
 800374a:	4610      	mov	r0, r2
 800374c:	f000 fec8 	bl	80044e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d001      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e04e      	b.n	8003862 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68da      	ldr	r2, [r3, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a23      	ldr	r2, [pc, #140]	; (8003870 <HAL_TIM_Base_Start_IT+0xc4>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d022      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ee:	d01d      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a1f      	ldr	r2, [pc, #124]	; (8003874 <HAL_TIM_Base_Start_IT+0xc8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d018      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a1e      	ldr	r2, [pc, #120]	; (8003878 <HAL_TIM_Base_Start_IT+0xcc>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d013      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a1c      	ldr	r2, [pc, #112]	; (800387c <HAL_TIM_Base_Start_IT+0xd0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d00e      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a1b      	ldr	r2, [pc, #108]	; (8003880 <HAL_TIM_Base_Start_IT+0xd4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d009      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a19      	ldr	r2, [pc, #100]	; (8003884 <HAL_TIM_Base_Start_IT+0xd8>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d004      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a18      	ldr	r2, [pc, #96]	; (8003888 <HAL_TIM_Base_Start_IT+0xdc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d111      	bne.n	8003850 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2b06      	cmp	r3, #6
 800383c:	d010      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f042 0201 	orr.w	r2, r2, #1
 800384c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800384e:	e007      	b.n	8003860 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0201 	orr.w	r2, r2, #1
 800385e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3714      	adds	r7, #20
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	40010000 	.word	0x40010000
 8003874:	40000400 	.word	0x40000400
 8003878:	40000800 	.word	0x40000800
 800387c:	40000c00 	.word	0x40000c00
 8003880:	40010400 	.word	0x40010400
 8003884:	40014000 	.word	0x40014000
 8003888:	40001800 	.word	0x40001800

0800388c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e041      	b.n	8003922 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d106      	bne.n	80038b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7fe fbca 	bl	800204c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3304      	adds	r3, #4
 80038c8:	4619      	mov	r1, r3
 80038ca:	4610      	mov	r0, r2
 80038cc:	f000 fe08 	bl	80044e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
	...

0800392c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d109      	bne.n	8003950 <HAL_TIM_PWM_Start+0x24>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b01      	cmp	r3, #1
 8003946:	bf14      	ite	ne
 8003948:	2301      	movne	r3, #1
 800394a:	2300      	moveq	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	e022      	b.n	8003996 <HAL_TIM_PWM_Start+0x6a>
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	2b04      	cmp	r3, #4
 8003954:	d109      	bne.n	800396a <HAL_TIM_PWM_Start+0x3e>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b01      	cmp	r3, #1
 8003960:	bf14      	ite	ne
 8003962:	2301      	movne	r3, #1
 8003964:	2300      	moveq	r3, #0
 8003966:	b2db      	uxtb	r3, r3
 8003968:	e015      	b.n	8003996 <HAL_TIM_PWM_Start+0x6a>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b08      	cmp	r3, #8
 800396e:	d109      	bne.n	8003984 <HAL_TIM_PWM_Start+0x58>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b01      	cmp	r3, #1
 800397a:	bf14      	ite	ne
 800397c:	2301      	movne	r3, #1
 800397e:	2300      	moveq	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	e008      	b.n	8003996 <HAL_TIM_PWM_Start+0x6a>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2b01      	cmp	r3, #1
 800398e:	bf14      	ite	ne
 8003990:	2301      	movne	r3, #1
 8003992:	2300      	moveq	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e07c      	b.n	8003a98 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d104      	bne.n	80039ae <HAL_TIM_PWM_Start+0x82>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2202      	movs	r2, #2
 80039a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039ac:	e013      	b.n	80039d6 <HAL_TIM_PWM_Start+0xaa>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d104      	bne.n	80039be <HAL_TIM_PWM_Start+0x92>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039bc:	e00b      	b.n	80039d6 <HAL_TIM_PWM_Start+0xaa>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b08      	cmp	r3, #8
 80039c2:	d104      	bne.n	80039ce <HAL_TIM_PWM_Start+0xa2>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039cc:	e003      	b.n	80039d6 <HAL_TIM_PWM_Start+0xaa>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2202      	movs	r2, #2
 80039d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2201      	movs	r2, #1
 80039dc:	6839      	ldr	r1, [r7, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f001 f992 	bl	8004d08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a2d      	ldr	r2, [pc, #180]	; (8003aa0 <HAL_TIM_PWM_Start+0x174>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d004      	beq.n	80039f8 <HAL_TIM_PWM_Start+0xcc>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a2c      	ldr	r2, [pc, #176]	; (8003aa4 <HAL_TIM_PWM_Start+0x178>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d101      	bne.n	80039fc <HAL_TIM_PWM_Start+0xd0>
 80039f8:	2301      	movs	r3, #1
 80039fa:	e000      	b.n	80039fe <HAL_TIM_PWM_Start+0xd2>
 80039fc:	2300      	movs	r3, #0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a22      	ldr	r2, [pc, #136]	; (8003aa0 <HAL_TIM_PWM_Start+0x174>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d022      	beq.n	8003a62 <HAL_TIM_PWM_Start+0x136>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a24:	d01d      	beq.n	8003a62 <HAL_TIM_PWM_Start+0x136>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a1f      	ldr	r2, [pc, #124]	; (8003aa8 <HAL_TIM_PWM_Start+0x17c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d018      	beq.n	8003a62 <HAL_TIM_PWM_Start+0x136>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1d      	ldr	r2, [pc, #116]	; (8003aac <HAL_TIM_PWM_Start+0x180>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d013      	beq.n	8003a62 <HAL_TIM_PWM_Start+0x136>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a1c      	ldr	r2, [pc, #112]	; (8003ab0 <HAL_TIM_PWM_Start+0x184>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d00e      	beq.n	8003a62 <HAL_TIM_PWM_Start+0x136>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a16      	ldr	r2, [pc, #88]	; (8003aa4 <HAL_TIM_PWM_Start+0x178>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d009      	beq.n	8003a62 <HAL_TIM_PWM_Start+0x136>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a18      	ldr	r2, [pc, #96]	; (8003ab4 <HAL_TIM_PWM_Start+0x188>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d004      	beq.n	8003a62 <HAL_TIM_PWM_Start+0x136>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a16      	ldr	r2, [pc, #88]	; (8003ab8 <HAL_TIM_PWM_Start+0x18c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d111      	bne.n	8003a86 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2b06      	cmp	r3, #6
 8003a72:	d010      	beq.n	8003a96 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a84:	e007      	b.n	8003a96 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0201 	orr.w	r2, r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40010000 	.word	0x40010000
 8003aa4:	40010400 	.word	0x40010400
 8003aa8:	40000400 	.word	0x40000400
 8003aac:	40000800 	.word	0x40000800
 8003ab0:	40000c00 	.word	0x40000c00
 8003ab4:	40014000 	.word	0x40014000
 8003ab8:	40001800 	.word	0x40001800

08003abc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e041      	b.n	8003b52 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d106      	bne.n	8003ae8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f839 	bl	8003b5a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2202      	movs	r2, #2
 8003aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3304      	adds	r3, #4
 8003af8:	4619      	mov	r1, r3
 8003afa:	4610      	mov	r0, r2
 8003afc:	f000 fcf0 	bl	80044e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
	...

08003b70 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d104      	bne.n	8003b8e <HAL_TIM_IC_Start_IT+0x1e>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	e013      	b.n	8003bb6 <HAL_TIM_IC_Start_IT+0x46>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d104      	bne.n	8003b9e <HAL_TIM_IC_Start_IT+0x2e>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	e00b      	b.n	8003bb6 <HAL_TIM_IC_Start_IT+0x46>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d104      	bne.n	8003bae <HAL_TIM_IC_Start_IT+0x3e>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	e003      	b.n	8003bb6 <HAL_TIM_IC_Start_IT+0x46>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d104      	bne.n	8003bc8 <HAL_TIM_IC_Start_IT+0x58>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	e013      	b.n	8003bf0 <HAL_TIM_IC_Start_IT+0x80>
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d104      	bne.n	8003bd8 <HAL_TIM_IC_Start_IT+0x68>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	e00b      	b.n	8003bf0 <HAL_TIM_IC_Start_IT+0x80>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	2b08      	cmp	r3, #8
 8003bdc:	d104      	bne.n	8003be8 <HAL_TIM_IC_Start_IT+0x78>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	e003      	b.n	8003bf0 <HAL_TIM_IC_Start_IT+0x80>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003bf2:	7bbb      	ldrb	r3, [r7, #14]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d102      	bne.n	8003bfe <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003bf8:	7b7b      	ldrb	r3, [r7, #13]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d001      	beq.n	8003c02 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0cc      	b.n	8003d9c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d104      	bne.n	8003c12 <HAL_TIM_IC_Start_IT+0xa2>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c10:	e013      	b.n	8003c3a <HAL_TIM_IC_Start_IT+0xca>
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2b04      	cmp	r3, #4
 8003c16:	d104      	bne.n	8003c22 <HAL_TIM_IC_Start_IT+0xb2>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c20:	e00b      	b.n	8003c3a <HAL_TIM_IC_Start_IT+0xca>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d104      	bne.n	8003c32 <HAL_TIM_IC_Start_IT+0xc2>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c30:	e003      	b.n	8003c3a <HAL_TIM_IC_Start_IT+0xca>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2202      	movs	r2, #2
 8003c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d104      	bne.n	8003c4a <HAL_TIM_IC_Start_IT+0xda>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2202      	movs	r2, #2
 8003c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c48:	e013      	b.n	8003c72 <HAL_TIM_IC_Start_IT+0x102>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	2b04      	cmp	r3, #4
 8003c4e:	d104      	bne.n	8003c5a <HAL_TIM_IC_Start_IT+0xea>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2202      	movs	r2, #2
 8003c54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c58:	e00b      	b.n	8003c72 <HAL_TIM_IC_Start_IT+0x102>
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d104      	bne.n	8003c6a <HAL_TIM_IC_Start_IT+0xfa>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c68:	e003      	b.n	8003c72 <HAL_TIM_IC_Start_IT+0x102>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b0c      	cmp	r3, #12
 8003c76:	d841      	bhi.n	8003cfc <HAL_TIM_IC_Start_IT+0x18c>
 8003c78:	a201      	add	r2, pc, #4	; (adr r2, 8003c80 <HAL_TIM_IC_Start_IT+0x110>)
 8003c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7e:	bf00      	nop
 8003c80:	08003cb5 	.word	0x08003cb5
 8003c84:	08003cfd 	.word	0x08003cfd
 8003c88:	08003cfd 	.word	0x08003cfd
 8003c8c:	08003cfd 	.word	0x08003cfd
 8003c90:	08003cc7 	.word	0x08003cc7
 8003c94:	08003cfd 	.word	0x08003cfd
 8003c98:	08003cfd 	.word	0x08003cfd
 8003c9c:	08003cfd 	.word	0x08003cfd
 8003ca0:	08003cd9 	.word	0x08003cd9
 8003ca4:	08003cfd 	.word	0x08003cfd
 8003ca8:	08003cfd 	.word	0x08003cfd
 8003cac:	08003cfd 	.word	0x08003cfd
 8003cb0:	08003ceb 	.word	0x08003ceb
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0202 	orr.w	r2, r2, #2
 8003cc2:	60da      	str	r2, [r3, #12]
      break;
 8003cc4:	e01d      	b.n	8003d02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68da      	ldr	r2, [r3, #12]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0204 	orr.w	r2, r2, #4
 8003cd4:	60da      	str	r2, [r3, #12]
      break;
 8003cd6:	e014      	b.n	8003d02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0208 	orr.w	r2, r2, #8
 8003ce6:	60da      	str	r2, [r3, #12]
      break;
 8003ce8:	e00b      	b.n	8003d02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68da      	ldr	r2, [r3, #12]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f042 0210 	orr.w	r2, r2, #16
 8003cf8:	60da      	str	r2, [r3, #12]
      break;
 8003cfa:	e002      	b.n	8003d02 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8003d00:	bf00      	nop
  }

  if (status == HAL_OK)
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d148      	bne.n	8003d9a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	6839      	ldr	r1, [r7, #0]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 fff9 	bl	8004d08 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a22      	ldr	r2, [pc, #136]	; (8003da4 <HAL_TIM_IC_Start_IT+0x234>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d022      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x1f6>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d28:	d01d      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x1f6>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a1e      	ldr	r2, [pc, #120]	; (8003da8 <HAL_TIM_IC_Start_IT+0x238>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d018      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x1f6>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a1c      	ldr	r2, [pc, #112]	; (8003dac <HAL_TIM_IC_Start_IT+0x23c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d013      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x1f6>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a1b      	ldr	r2, [pc, #108]	; (8003db0 <HAL_TIM_IC_Start_IT+0x240>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d00e      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x1f6>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a19      	ldr	r2, [pc, #100]	; (8003db4 <HAL_TIM_IC_Start_IT+0x244>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d009      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x1f6>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a18      	ldr	r2, [pc, #96]	; (8003db8 <HAL_TIM_IC_Start_IT+0x248>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d004      	beq.n	8003d66 <HAL_TIM_IC_Start_IT+0x1f6>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a16      	ldr	r2, [pc, #88]	; (8003dbc <HAL_TIM_IC_Start_IT+0x24c>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d111      	bne.n	8003d8a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	2b06      	cmp	r3, #6
 8003d76:	d010      	beq.n	8003d9a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0201 	orr.w	r2, r2, #1
 8003d86:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d88:	e007      	b.n	8003d9a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f042 0201 	orr.w	r2, r2, #1
 8003d98:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40010000 	.word	0x40010000
 8003da8:	40000400 	.word	0x40000400
 8003dac:	40000800 	.word	0x40000800
 8003db0:	40000c00 	.word	0x40000c00
 8003db4:	40010400 	.word	0x40010400
 8003db8:	40014000 	.word	0x40014000
 8003dbc:	40001800 	.word	0x40001800

08003dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d122      	bne.n	8003e1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d11b      	bne.n	8003e1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f06f 0202 	mvn.w	r2, #2
 8003dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	f003 0303 	and.w	r3, r3, #3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7fd ffbe 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 8003e08:	e005      	b.n	8003e16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 fb4a 	bl	80044a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 fb51 	bl	80044b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d122      	bne.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b04      	cmp	r3, #4
 8003e36:	d11b      	bne.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f06f 0204 	mvn.w	r2, #4
 8003e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2202      	movs	r2, #2
 8003e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7fd ff94 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 8003e5c:	e005      	b.n	8003e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 fb20 	bl	80044a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 fb27 	bl	80044b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d122      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f003 0308 	and.w	r3, r3, #8
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d11b      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f06f 0208 	mvn.w	r2, #8
 8003e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2204      	movs	r2, #4
 8003e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f7fd ff6a 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 8003eb0:	e005      	b.n	8003ebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 faf6 	bl	80044a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 fafd 	bl	80044b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	f003 0310 	and.w	r3, r3, #16
 8003ece:	2b10      	cmp	r3, #16
 8003ed0:	d122      	bne.n	8003f18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	2b10      	cmp	r3, #16
 8003ede:	d11b      	bne.n	8003f18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f06f 0210 	mvn.w	r2, #16
 8003ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2208      	movs	r2, #8
 8003eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7fd ff40 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 8003f04:	e005      	b.n	8003f12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 facc 	bl	80044a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 fad3 	bl	80044b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d10e      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d107      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f06f 0201 	mvn.w	r2, #1
 8003f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7fd ff2b 	bl	8001d9a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f4e:	2b80      	cmp	r3, #128	; 0x80
 8003f50:	d10e      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f5c:	2b80      	cmp	r3, #128	; 0x80
 8003f5e:	d107      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 ffca 	bl	8004f04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f7a:	2b40      	cmp	r3, #64	; 0x40
 8003f7c:	d10e      	bne.n	8003f9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f88:	2b40      	cmp	r3, #64	; 0x40
 8003f8a:	d107      	bne.n	8003f9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 fa98 	bl	80044cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b20      	cmp	r3, #32
 8003fa8:	d10e      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f003 0320 	and.w	r3, r3, #32
 8003fb4:	2b20      	cmp	r3, #32
 8003fb6:	d107      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f06f 0220 	mvn.w	r2, #32
 8003fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 ff94 	bl	8004ef0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fc8:	bf00      	nop
 8003fca:	3708      	adds	r7, #8
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d101      	bne.n	8003fee <HAL_TIM_IC_ConfigChannel+0x1e>
 8003fea:	2302      	movs	r3, #2
 8003fec:	e088      	b.n	8004100 <HAL_TIM_IC_ConfigChannel+0x130>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d11b      	bne.n	8004034 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6818      	ldr	r0, [r3, #0]
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	6819      	ldr	r1, [r3, #0]
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f000 fcb8 	bl	8004980 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	699a      	ldr	r2, [r3, #24]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 020c 	bic.w	r2, r2, #12
 800401e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6999      	ldr	r1, [r3, #24]
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	619a      	str	r2, [r3, #24]
 8004032:	e060      	b.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b04      	cmp	r3, #4
 8004038:	d11c      	bne.n	8004074 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6818      	ldr	r0, [r3, #0]
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	6819      	ldr	r1, [r3, #0]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f000 fd3c 	bl	8004ac6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	699a      	ldr	r2, [r3, #24]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800405c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6999      	ldr	r1, [r3, #24]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	021a      	lsls	r2, r3, #8
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	619a      	str	r2, [r3, #24]
 8004072:	e040      	b.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b08      	cmp	r3, #8
 8004078:	d11b      	bne.n	80040b2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6818      	ldr	r0, [r3, #0]
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	6819      	ldr	r1, [r3, #0]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f000 fd89 	bl	8004ba0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	69da      	ldr	r2, [r3, #28]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 020c 	bic.w	r2, r2, #12
 800409c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	69d9      	ldr	r1, [r3, #28]
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	61da      	str	r2, [r3, #28]
 80040b0:	e021      	b.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2b0c      	cmp	r3, #12
 80040b6:	d11c      	bne.n	80040f2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6818      	ldr	r0, [r3, #0]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	6819      	ldr	r1, [r3, #0]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f000 fda6 	bl	8004c18 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	69da      	ldr	r2, [r3, #28]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80040da:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	69d9      	ldr	r1, [r3, #28]
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	021a      	lsls	r2, r3, #8
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	61da      	str	r2, [r3, #28]
 80040f0:	e001      	b.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80040fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004114:	2300      	movs	r3, #0
 8004116:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004122:	2302      	movs	r3, #2
 8004124:	e0ae      	b.n	8004284 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b0c      	cmp	r3, #12
 8004132:	f200 809f 	bhi.w	8004274 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004136:	a201      	add	r2, pc, #4	; (adr r2, 800413c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800413c:	08004171 	.word	0x08004171
 8004140:	08004275 	.word	0x08004275
 8004144:	08004275 	.word	0x08004275
 8004148:	08004275 	.word	0x08004275
 800414c:	080041b1 	.word	0x080041b1
 8004150:	08004275 	.word	0x08004275
 8004154:	08004275 	.word	0x08004275
 8004158:	08004275 	.word	0x08004275
 800415c:	080041f3 	.word	0x080041f3
 8004160:	08004275 	.word	0x08004275
 8004164:	08004275 	.word	0x08004275
 8004168:	08004275 	.word	0x08004275
 800416c:	08004233 	.word	0x08004233
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68b9      	ldr	r1, [r7, #8]
 8004176:	4618      	mov	r0, r3
 8004178:	f000 fa52 	bl	8004620 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699a      	ldr	r2, [r3, #24]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f042 0208 	orr.w	r2, r2, #8
 800418a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699a      	ldr	r2, [r3, #24]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 0204 	bic.w	r2, r2, #4
 800419a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6999      	ldr	r1, [r3, #24]
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	691a      	ldr	r2, [r3, #16]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	619a      	str	r2, [r3, #24]
      break;
 80041ae:	e064      	b.n	800427a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68b9      	ldr	r1, [r7, #8]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 faa2 	bl	8004700 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699a      	ldr	r2, [r3, #24]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699a      	ldr	r2, [r3, #24]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6999      	ldr	r1, [r3, #24]
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	021a      	lsls	r2, r3, #8
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	619a      	str	r2, [r3, #24]
      break;
 80041f0:	e043      	b.n	800427a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68b9      	ldr	r1, [r7, #8]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 faf7 	bl	80047ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	69da      	ldr	r2, [r3, #28]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f042 0208 	orr.w	r2, r2, #8
 800420c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	69da      	ldr	r2, [r3, #28]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0204 	bic.w	r2, r2, #4
 800421c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	69d9      	ldr	r1, [r3, #28]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	691a      	ldr	r2, [r3, #16]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	430a      	orrs	r2, r1
 800422e:	61da      	str	r2, [r3, #28]
      break;
 8004230:	e023      	b.n	800427a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68b9      	ldr	r1, [r7, #8]
 8004238:	4618      	mov	r0, r3
 800423a:	f000 fb4b 	bl	80048d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	69da      	ldr	r2, [r3, #28]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800424c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	69da      	ldr	r2, [r3, #28]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800425c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	69d9      	ldr	r1, [r3, #28]
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	021a      	lsls	r2, r3, #8
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	430a      	orrs	r2, r1
 8004270:	61da      	str	r2, [r3, #28]
      break;
 8004272:	e002      	b.n	800427a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	75fb      	strb	r3, [r7, #23]
      break;
 8004278:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004282:	7dfb      	ldrb	r3, [r7, #23]
}
 8004284:	4618      	mov	r0, r3
 8004286:	3718      	adds	r7, #24
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_TIM_ConfigClockSource+0x1c>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e0b4      	b.n	8004412 <HAL_TIM_ConfigClockSource+0x186>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042e0:	d03e      	beq.n	8004360 <HAL_TIM_ConfigClockSource+0xd4>
 80042e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042e6:	f200 8087 	bhi.w	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 80042ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042ee:	f000 8086 	beq.w	80043fe <HAL_TIM_ConfigClockSource+0x172>
 80042f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042f6:	d87f      	bhi.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 80042f8:	2b70      	cmp	r3, #112	; 0x70
 80042fa:	d01a      	beq.n	8004332 <HAL_TIM_ConfigClockSource+0xa6>
 80042fc:	2b70      	cmp	r3, #112	; 0x70
 80042fe:	d87b      	bhi.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004300:	2b60      	cmp	r3, #96	; 0x60
 8004302:	d050      	beq.n	80043a6 <HAL_TIM_ConfigClockSource+0x11a>
 8004304:	2b60      	cmp	r3, #96	; 0x60
 8004306:	d877      	bhi.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004308:	2b50      	cmp	r3, #80	; 0x50
 800430a:	d03c      	beq.n	8004386 <HAL_TIM_ConfigClockSource+0xfa>
 800430c:	2b50      	cmp	r3, #80	; 0x50
 800430e:	d873      	bhi.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004310:	2b40      	cmp	r3, #64	; 0x40
 8004312:	d058      	beq.n	80043c6 <HAL_TIM_ConfigClockSource+0x13a>
 8004314:	2b40      	cmp	r3, #64	; 0x40
 8004316:	d86f      	bhi.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004318:	2b30      	cmp	r3, #48	; 0x30
 800431a:	d064      	beq.n	80043e6 <HAL_TIM_ConfigClockSource+0x15a>
 800431c:	2b30      	cmp	r3, #48	; 0x30
 800431e:	d86b      	bhi.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004320:	2b20      	cmp	r3, #32
 8004322:	d060      	beq.n	80043e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004324:	2b20      	cmp	r3, #32
 8004326:	d867      	bhi.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004328:	2b00      	cmp	r3, #0
 800432a:	d05c      	beq.n	80043e6 <HAL_TIM_ConfigClockSource+0x15a>
 800432c:	2b10      	cmp	r3, #16
 800432e:	d05a      	beq.n	80043e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004330:	e062      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6818      	ldr	r0, [r3, #0]
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	6899      	ldr	r1, [r3, #8]
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f000 fcc1 	bl	8004cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004354:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	609a      	str	r2, [r3, #8]
      break;
 800435e:	e04f      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6818      	ldr	r0, [r3, #0]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	6899      	ldr	r1, [r3, #8]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f000 fcaa 	bl	8004cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004382:	609a      	str	r2, [r3, #8]
      break;
 8004384:	e03c      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6818      	ldr	r0, [r3, #0]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	6859      	ldr	r1, [r3, #4]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	461a      	mov	r2, r3
 8004394:	f000 fb68 	bl	8004a68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2150      	movs	r1, #80	; 0x50
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 fc77 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 80043a4:	e02c      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6818      	ldr	r0, [r3, #0]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	6859      	ldr	r1, [r3, #4]
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	461a      	mov	r2, r3
 80043b4:	f000 fbc4 	bl	8004b40 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2160      	movs	r1, #96	; 0x60
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fc67 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 80043c4:	e01c      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6818      	ldr	r0, [r3, #0]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	6859      	ldr	r1, [r3, #4]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	461a      	mov	r2, r3
 80043d4:	f000 fb48 	bl	8004a68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2140      	movs	r1, #64	; 0x40
 80043de:	4618      	mov	r0, r3
 80043e0:	f000 fc57 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 80043e4:	e00c      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4619      	mov	r1, r3
 80043f0:	4610      	mov	r0, r2
 80043f2:	f000 fc4e 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 80043f6:	e003      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	73fb      	strb	r3, [r7, #15]
      break;
 80043fc:	e000      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80043fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004410:	7bfb      	ldrb	r3, [r7, #15]
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
	...

0800441c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	60fb      	str	r3, [r7, #12]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b0c      	cmp	r3, #12
 800442e:	d831      	bhi.n	8004494 <HAL_TIM_ReadCapturedValue+0x78>
 8004430:	a201      	add	r2, pc, #4	; (adr r2, 8004438 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004436:	bf00      	nop
 8004438:	0800446d 	.word	0x0800446d
 800443c:	08004495 	.word	0x08004495
 8004440:	08004495 	.word	0x08004495
 8004444:	08004495 	.word	0x08004495
 8004448:	08004477 	.word	0x08004477
 800444c:	08004495 	.word	0x08004495
 8004450:	08004495 	.word	0x08004495
 8004454:	08004495 	.word	0x08004495
 8004458:	08004481 	.word	0x08004481
 800445c:	08004495 	.word	0x08004495
 8004460:	08004495 	.word	0x08004495
 8004464:	08004495 	.word	0x08004495
 8004468:	0800448b 	.word	0x0800448b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004472:	60fb      	str	r3, [r7, #12]

      break;
 8004474:	e00f      	b.n	8004496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447c:	60fb      	str	r3, [r7, #12]

      break;
 800447e:	e00a      	b.n	8004496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004486:	60fb      	str	r3, [r7, #12]

      break;
 8004488:	e005      	b.n	8004496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004490:	60fb      	str	r3, [r7, #12]

      break;
 8004492:	e000      	b.n	8004496 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004494:	bf00      	nop
  }

  return tmpreg;
 8004496:	68fb      	ldr	r3, [r7, #12]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3714      	adds	r7, #20
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a40      	ldr	r2, [pc, #256]	; (80045f4 <TIM_Base_SetConfig+0x114>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d013      	beq.n	8004520 <TIM_Base_SetConfig+0x40>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044fe:	d00f      	beq.n	8004520 <TIM_Base_SetConfig+0x40>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a3d      	ldr	r2, [pc, #244]	; (80045f8 <TIM_Base_SetConfig+0x118>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d00b      	beq.n	8004520 <TIM_Base_SetConfig+0x40>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4a3c      	ldr	r2, [pc, #240]	; (80045fc <TIM_Base_SetConfig+0x11c>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d007      	beq.n	8004520 <TIM_Base_SetConfig+0x40>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a3b      	ldr	r2, [pc, #236]	; (8004600 <TIM_Base_SetConfig+0x120>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d003      	beq.n	8004520 <TIM_Base_SetConfig+0x40>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a3a      	ldr	r2, [pc, #232]	; (8004604 <TIM_Base_SetConfig+0x124>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d108      	bne.n	8004532 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004526:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	4313      	orrs	r3, r2
 8004530:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4a2f      	ldr	r2, [pc, #188]	; (80045f4 <TIM_Base_SetConfig+0x114>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d02b      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004540:	d027      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a2c      	ldr	r2, [pc, #176]	; (80045f8 <TIM_Base_SetConfig+0x118>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d023      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a2b      	ldr	r2, [pc, #172]	; (80045fc <TIM_Base_SetConfig+0x11c>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d01f      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a2a      	ldr	r2, [pc, #168]	; (8004600 <TIM_Base_SetConfig+0x120>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d01b      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a29      	ldr	r2, [pc, #164]	; (8004604 <TIM_Base_SetConfig+0x124>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d017      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a28      	ldr	r2, [pc, #160]	; (8004608 <TIM_Base_SetConfig+0x128>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d013      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a27      	ldr	r2, [pc, #156]	; (800460c <TIM_Base_SetConfig+0x12c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d00f      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a26      	ldr	r2, [pc, #152]	; (8004610 <TIM_Base_SetConfig+0x130>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d00b      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a25      	ldr	r2, [pc, #148]	; (8004614 <TIM_Base_SetConfig+0x134>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d007      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a24      	ldr	r2, [pc, #144]	; (8004618 <TIM_Base_SetConfig+0x138>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d003      	beq.n	8004592 <TIM_Base_SetConfig+0xb2>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a23      	ldr	r2, [pc, #140]	; (800461c <TIM_Base_SetConfig+0x13c>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d108      	bne.n	80045a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	689a      	ldr	r2, [r3, #8]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a0a      	ldr	r2, [pc, #40]	; (80045f4 <TIM_Base_SetConfig+0x114>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d003      	beq.n	80045d8 <TIM_Base_SetConfig+0xf8>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a0c      	ldr	r2, [pc, #48]	; (8004604 <TIM_Base_SetConfig+0x124>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d103      	bne.n	80045e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	615a      	str	r2, [r3, #20]
}
 80045e6:	bf00      	nop
 80045e8:	3714      	adds	r7, #20
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40010000 	.word	0x40010000
 80045f8:	40000400 	.word	0x40000400
 80045fc:	40000800 	.word	0x40000800
 8004600:	40000c00 	.word	0x40000c00
 8004604:	40010400 	.word	0x40010400
 8004608:	40014000 	.word	0x40014000
 800460c:	40014400 	.word	0x40014400
 8004610:	40014800 	.word	0x40014800
 8004614:	40001800 	.word	0x40001800
 8004618:	40001c00 	.word	0x40001c00
 800461c:	40002000 	.word	0x40002000

08004620 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	f023 0201 	bic.w	r2, r3, #1
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800464e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f023 0303 	bic.w	r3, r3, #3
 8004656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	4313      	orrs	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f023 0302 	bic.w	r3, r3, #2
 8004668:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	697a      	ldr	r2, [r7, #20]
 8004670:	4313      	orrs	r3, r2
 8004672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a20      	ldr	r2, [pc, #128]	; (80046f8 <TIM_OC1_SetConfig+0xd8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d003      	beq.n	8004684 <TIM_OC1_SetConfig+0x64>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a1f      	ldr	r2, [pc, #124]	; (80046fc <TIM_OC1_SetConfig+0xdc>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d10c      	bne.n	800469e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f023 0308 	bic.w	r3, r3, #8
 800468a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	4313      	orrs	r3, r2
 8004694:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f023 0304 	bic.w	r3, r3, #4
 800469c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a15      	ldr	r2, [pc, #84]	; (80046f8 <TIM_OC1_SetConfig+0xd8>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d003      	beq.n	80046ae <TIM_OC1_SetConfig+0x8e>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a14      	ldr	r2, [pc, #80]	; (80046fc <TIM_OC1_SetConfig+0xdc>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d111      	bne.n	80046d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	621a      	str	r2, [r3, #32]
}
 80046ec:	bf00      	nop
 80046ee:	371c      	adds	r7, #28
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr
 80046f8:	40010000 	.word	0x40010000
 80046fc:	40010400 	.word	0x40010400

08004700 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004700:	b480      	push	{r7}
 8004702:	b087      	sub	sp, #28
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	f023 0210 	bic.w	r2, r3, #16
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800472e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	021b      	lsls	r3, r3, #8
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4313      	orrs	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f023 0320 	bic.w	r3, r3, #32
 800474a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	4313      	orrs	r3, r2
 8004756:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a22      	ldr	r2, [pc, #136]	; (80047e4 <TIM_OC2_SetConfig+0xe4>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d003      	beq.n	8004768 <TIM_OC2_SetConfig+0x68>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a21      	ldr	r2, [pc, #132]	; (80047e8 <TIM_OC2_SetConfig+0xe8>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d10d      	bne.n	8004784 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800476e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4313      	orrs	r3, r2
 800477a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004782:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a17      	ldr	r2, [pc, #92]	; (80047e4 <TIM_OC2_SetConfig+0xe4>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d003      	beq.n	8004794 <TIM_OC2_SetConfig+0x94>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a16      	ldr	r2, [pc, #88]	; (80047e8 <TIM_OC2_SetConfig+0xe8>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d113      	bne.n	80047bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800479a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	621a      	str	r2, [r3, #32]
}
 80047d6:	bf00      	nop
 80047d8:	371c      	adds	r7, #28
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	40010000 	.word	0x40010000
 80047e8:	40010400 	.word	0x40010400

080047ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800481a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f023 0303 	bic.w	r3, r3, #3
 8004822:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	4313      	orrs	r3, r2
 800482c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004834:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	021b      	lsls	r3, r3, #8
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	4313      	orrs	r3, r2
 8004840:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a21      	ldr	r2, [pc, #132]	; (80048cc <TIM_OC3_SetConfig+0xe0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d003      	beq.n	8004852 <TIM_OC3_SetConfig+0x66>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a20      	ldr	r2, [pc, #128]	; (80048d0 <TIM_OC3_SetConfig+0xe4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d10d      	bne.n	800486e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004858:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	021b      	lsls	r3, r3, #8
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	4313      	orrs	r3, r2
 8004864:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800486c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a16      	ldr	r2, [pc, #88]	; (80048cc <TIM_OC3_SetConfig+0xe0>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d003      	beq.n	800487e <TIM_OC3_SetConfig+0x92>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a15      	ldr	r2, [pc, #84]	; (80048d0 <TIM_OC3_SetConfig+0xe4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d113      	bne.n	80048a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800488c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	011b      	lsls	r3, r3, #4
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	4313      	orrs	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	621a      	str	r2, [r3, #32]
}
 80048c0:	bf00      	nop
 80048c2:	371c      	adds	r7, #28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	40010000 	.word	0x40010000
 80048d0:	40010400 	.word	0x40010400

080048d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b087      	sub	sp, #28
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800490a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	021b      	lsls	r3, r3, #8
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4313      	orrs	r3, r2
 8004916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800491e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	031b      	lsls	r3, r3, #12
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	4313      	orrs	r3, r2
 800492a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a12      	ldr	r2, [pc, #72]	; (8004978 <TIM_OC4_SetConfig+0xa4>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d003      	beq.n	800493c <TIM_OC4_SetConfig+0x68>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a11      	ldr	r2, [pc, #68]	; (800497c <TIM_OC4_SetConfig+0xa8>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d109      	bne.n	8004950 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004942:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	019b      	lsls	r3, r3, #6
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	4313      	orrs	r3, r2
 800494e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	621a      	str	r2, [r3, #32]
}
 800496a:	bf00      	nop
 800496c:	371c      	adds	r7, #28
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40010000 	.word	0x40010000
 800497c:	40010400 	.word	0x40010400

08004980 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	607a      	str	r2, [r7, #4]
 800498c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	f023 0201 	bic.w	r2, r3, #1
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6a1b      	ldr	r3, [r3, #32]
 80049a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	4a28      	ldr	r2, [pc, #160]	; (8004a4c <TIM_TI1_SetConfig+0xcc>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d01b      	beq.n	80049e6 <TIM_TI1_SetConfig+0x66>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b4:	d017      	beq.n	80049e6 <TIM_TI1_SetConfig+0x66>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	4a25      	ldr	r2, [pc, #148]	; (8004a50 <TIM_TI1_SetConfig+0xd0>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d013      	beq.n	80049e6 <TIM_TI1_SetConfig+0x66>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4a24      	ldr	r2, [pc, #144]	; (8004a54 <TIM_TI1_SetConfig+0xd4>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00f      	beq.n	80049e6 <TIM_TI1_SetConfig+0x66>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	4a23      	ldr	r2, [pc, #140]	; (8004a58 <TIM_TI1_SetConfig+0xd8>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d00b      	beq.n	80049e6 <TIM_TI1_SetConfig+0x66>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a22      	ldr	r2, [pc, #136]	; (8004a5c <TIM_TI1_SetConfig+0xdc>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d007      	beq.n	80049e6 <TIM_TI1_SetConfig+0x66>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4a21      	ldr	r2, [pc, #132]	; (8004a60 <TIM_TI1_SetConfig+0xe0>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d003      	beq.n	80049e6 <TIM_TI1_SetConfig+0x66>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	4a20      	ldr	r2, [pc, #128]	; (8004a64 <TIM_TI1_SetConfig+0xe4>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d101      	bne.n	80049ea <TIM_TI1_SetConfig+0x6a>
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <TIM_TI1_SetConfig+0x6c>
 80049ea:	2300      	movs	r3, #0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d008      	beq.n	8004a02 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	f023 0303 	bic.w	r3, r3, #3
 80049f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]
 8004a00:	e003      	b.n	8004a0a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f023 030a 	bic.w	r3, r3, #10
 8004a24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f003 030a 	and.w	r3, r3, #10
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40010000 	.word	0x40010000
 8004a50:	40000400 	.word	0x40000400
 8004a54:	40000800 	.word	0x40000800
 8004a58:	40000c00 	.word	0x40000c00
 8004a5c:	40010400 	.word	0x40010400
 8004a60:	40014000 	.word	0x40014000
 8004a64:	40001800 	.word	0x40001800

08004a68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	f023 0201 	bic.w	r2, r3, #1
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	011b      	lsls	r3, r3, #4
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f023 030a 	bic.w	r3, r3, #10
 8004aa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	621a      	str	r2, [r3, #32]
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b087      	sub	sp, #28
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	60f8      	str	r0, [r7, #12]
 8004ace:	60b9      	str	r1, [r7, #8]
 8004ad0:	607a      	str	r2, [r7, #4]
 8004ad2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	f023 0210 	bic.w	r2, r3, #16
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004af2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	021b      	lsls	r3, r3, #8
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	031b      	lsls	r3, r3, #12
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b18:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	011b      	lsls	r3, r3, #4
 8004b1e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	621a      	str	r2, [r3, #32]
}
 8004b34:	bf00      	nop
 8004b36:	371c      	adds	r7, #28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b087      	sub	sp, #28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	f023 0210 	bic.w	r2, r3, #16
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b6a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	031b      	lsls	r3, r3, #12
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b7c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	621a      	str	r2, [r3, #32]
}
 8004b94:	bf00      	nop
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f023 0303 	bic.w	r3, r3, #3
 8004bcc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bdc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	011b      	lsls	r3, r3, #4
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004bf0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	021b      	lsls	r3, r3, #8
 8004bf6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	621a      	str	r2, [r3, #32]
}
 8004c0c:	bf00      	nop
 8004c0e:	371c      	adds	r7, #28
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b087      	sub	sp, #28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	021b      	lsls	r3, r3, #8
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c56:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	031b      	lsls	r3, r3, #12
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004c6a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	031b      	lsls	r3, r3, #12
 8004c70:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	621a      	str	r2, [r3, #32]
}
 8004c86:	bf00      	nop
 8004c88:	371c      	adds	r7, #28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b085      	sub	sp, #20
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
 8004c9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ca8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f043 0307 	orr.w	r3, r3, #7
 8004cb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	609a      	str	r2, [r3, #8]
}
 8004cbc:	bf00      	nop
 8004cbe:	3714      	adds	r7, #20
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
 8004cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ce2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	021a      	lsls	r2, r3, #8
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	431a      	orrs	r2, r3
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	609a      	str	r2, [r3, #8]
}
 8004cfc:	bf00      	nop
 8004cfe:	371c      	adds	r7, #28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 031f 	and.w	r3, r3, #31
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a1a      	ldr	r2, [r3, #32]
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	401a      	ands	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6a1a      	ldr	r2, [r3, #32]
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	f003 031f 	and.w	r3, r3, #31
 8004d3a:	6879      	ldr	r1, [r7, #4]
 8004d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d40:	431a      	orrs	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	621a      	str	r2, [r3, #32]
}
 8004d46:	bf00      	nop
 8004d48:	371c      	adds	r7, #28
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
	...

08004d54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e05a      	b.n	8004e22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2202      	movs	r2, #2
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a21      	ldr	r2, [pc, #132]	; (8004e30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d022      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004db8:	d01d      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a1d      	ldr	r2, [pc, #116]	; (8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d018      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a1b      	ldr	r2, [pc, #108]	; (8004e38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d013      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a1a      	ldr	r2, [pc, #104]	; (8004e3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d00e      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a18      	ldr	r2, [pc, #96]	; (8004e40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d009      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a17      	ldr	r2, [pc, #92]	; (8004e44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d004      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d10c      	bne.n	8004e10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3714      	adds	r7, #20
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr
 8004e2e:	bf00      	nop
 8004e30:	40010000 	.word	0x40010000
 8004e34:	40000400 	.word	0x40000400
 8004e38:	40000800 	.word	0x40000800
 8004e3c:	40000c00 	.word	0x40000c00
 8004e40:	40010400 	.word	0x40010400
 8004e44:	40014000 	.word	0x40014000
 8004e48:	40001800 	.word	0x40001800

08004e4c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e56:	2300      	movs	r3, #0
 8004e58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d101      	bne.n	8004e68 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e64:	2302      	movs	r3, #2
 8004e66:	e03d      	b.n	8004ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d101      	bne.n	8004f2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e03f      	b.n	8004faa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d106      	bne.n	8004f44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f7fd f9a4 	bl	800228c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2224      	movs	r2, #36	; 0x24
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68da      	ldr	r2, [r3, #12]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 f929 	bl	80051b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	691a      	ldr	r2, [r3, #16]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	695a      	ldr	r2, [r3, #20]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68da      	ldr	r2, [r3, #12]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3708      	adds	r7, #8
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b08a      	sub	sp, #40	; 0x28
 8004fb6:	af02      	add	r7, sp, #8
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	603b      	str	r3, [r7, #0]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b20      	cmp	r3, #32
 8004fd0:	d17c      	bne.n	80050cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <HAL_UART_Transmit+0x2c>
 8004fd8:	88fb      	ldrh	r3, [r7, #6]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e075      	b.n	80050ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d101      	bne.n	8004ff0 <HAL_UART_Transmit+0x3e>
 8004fec:	2302      	movs	r3, #2
 8004fee:	e06e      	b.n	80050ce <HAL_UART_Transmit+0x11c>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2221      	movs	r2, #33	; 0x21
 8005002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005006:	f7fd fb27 	bl	8002658 <HAL_GetTick>
 800500a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	88fa      	ldrh	r2, [r7, #6]
 8005010:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	88fa      	ldrh	r2, [r7, #6]
 8005016:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005020:	d108      	bne.n	8005034 <HAL_UART_Transmit+0x82>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d104      	bne.n	8005034 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800502a:	2300      	movs	r3, #0
 800502c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	61bb      	str	r3, [r7, #24]
 8005032:	e003      	b.n	800503c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005038:	2300      	movs	r3, #0
 800503a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005044:	e02a      	b.n	800509c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2200      	movs	r2, #0
 800504e:	2180      	movs	r1, #128	; 0x80
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 f840 	bl	80050d6 <UART_WaitOnFlagUntilTimeout>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d001      	beq.n	8005060 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e036      	b.n	80050ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10b      	bne.n	800507e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	461a      	mov	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005074:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	3302      	adds	r3, #2
 800507a:	61bb      	str	r3, [r7, #24]
 800507c:	e007      	b.n	800508e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	781a      	ldrb	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	3301      	adds	r3, #1
 800508c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1cf      	bne.n	8005046 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2200      	movs	r2, #0
 80050ae:	2140      	movs	r1, #64	; 0x40
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 f810 	bl	80050d6 <UART_WaitOnFlagUntilTimeout>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d001      	beq.n	80050c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e006      	b.n	80050ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	e000      	b.n	80050ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
  }
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3720      	adds	r7, #32
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b090      	sub	sp, #64	; 0x40
 80050da:	af00      	add	r7, sp, #0
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	603b      	str	r3, [r7, #0]
 80050e2:	4613      	mov	r3, r2
 80050e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050e6:	e050      	b.n	800518a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050ee:	d04c      	beq.n	800518a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80050f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <UART_WaitOnFlagUntilTimeout+0x30>
 80050f6:	f7fd faaf 	bl	8002658 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005102:	429a      	cmp	r2, r3
 8005104:	d241      	bcs.n	800518a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	330c      	adds	r3, #12
 800510c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005110:	e853 3f00 	ldrex	r3, [r3]
 8005114:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005118:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800511c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	330c      	adds	r3, #12
 8005124:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005126:	637a      	str	r2, [r7, #52]	; 0x34
 8005128:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800512c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800512e:	e841 2300 	strex	r3, r2, [r1]
 8005132:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1e5      	bne.n	8005106 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	3314      	adds	r3, #20
 8005140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	e853 3f00 	ldrex	r3, [r3]
 8005148:	613b      	str	r3, [r7, #16]
   return(result);
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f023 0301 	bic.w	r3, r3, #1
 8005150:	63bb      	str	r3, [r7, #56]	; 0x38
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	3314      	adds	r3, #20
 8005158:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800515a:	623a      	str	r2, [r7, #32]
 800515c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515e:	69f9      	ldr	r1, [r7, #28]
 8005160:	6a3a      	ldr	r2, [r7, #32]
 8005162:	e841 2300 	strex	r3, r2, [r1]
 8005166:	61bb      	str	r3, [r7, #24]
   return(result);
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1e5      	bne.n	800513a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2220      	movs	r2, #32
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2220      	movs	r2, #32
 800517a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e00f      	b.n	80051aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	4013      	ands	r3, r2
 8005194:	68ba      	ldr	r2, [r7, #8]
 8005196:	429a      	cmp	r2, r3
 8005198:	bf0c      	ite	eq
 800519a:	2301      	moveq	r3, #1
 800519c:	2300      	movne	r3, #0
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	461a      	mov	r2, r3
 80051a2:	79fb      	ldrb	r3, [r7, #7]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d09f      	beq.n	80050e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3740      	adds	r7, #64	; 0x40
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
	...

080051b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b8:	b09f      	sub	sp, #124	; 0x7c
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80051c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ca:	68d9      	ldr	r1, [r3, #12]
 80051cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	ea40 0301 	orr.w	r3, r0, r1
 80051d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051d8:	689a      	ldr	r2, [r3, #8]
 80051da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	431a      	orrs	r2, r3
 80051e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	431a      	orrs	r2, r3
 80051e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80051ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80051f8:	f021 010c 	bic.w	r1, r1, #12
 80051fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005202:	430b      	orrs	r3, r1
 8005204:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005206:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005210:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005212:	6999      	ldr	r1, [r3, #24]
 8005214:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	ea40 0301 	orr.w	r3, r0, r1
 800521c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800521e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	4bc5      	ldr	r3, [pc, #788]	; (8005538 <UART_SetConfig+0x384>)
 8005224:	429a      	cmp	r2, r3
 8005226:	d004      	beq.n	8005232 <UART_SetConfig+0x7e>
 8005228:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	4bc3      	ldr	r3, [pc, #780]	; (800553c <UART_SetConfig+0x388>)
 800522e:	429a      	cmp	r2, r3
 8005230:	d103      	bne.n	800523a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005232:	f7fd fe07 	bl	8002e44 <HAL_RCC_GetPCLK2Freq>
 8005236:	6778      	str	r0, [r7, #116]	; 0x74
 8005238:	e002      	b.n	8005240 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800523a:	f7fd fdef 	bl	8002e1c <HAL_RCC_GetPCLK1Freq>
 800523e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005242:	69db      	ldr	r3, [r3, #28]
 8005244:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005248:	f040 80b6 	bne.w	80053b8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800524c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800524e:	461c      	mov	r4, r3
 8005250:	f04f 0500 	mov.w	r5, #0
 8005254:	4622      	mov	r2, r4
 8005256:	462b      	mov	r3, r5
 8005258:	1891      	adds	r1, r2, r2
 800525a:	6439      	str	r1, [r7, #64]	; 0x40
 800525c:	415b      	adcs	r3, r3
 800525e:	647b      	str	r3, [r7, #68]	; 0x44
 8005260:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005264:	1912      	adds	r2, r2, r4
 8005266:	eb45 0303 	adc.w	r3, r5, r3
 800526a:	f04f 0000 	mov.w	r0, #0
 800526e:	f04f 0100 	mov.w	r1, #0
 8005272:	00d9      	lsls	r1, r3, #3
 8005274:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005278:	00d0      	lsls	r0, r2, #3
 800527a:	4602      	mov	r2, r0
 800527c:	460b      	mov	r3, r1
 800527e:	1911      	adds	r1, r2, r4
 8005280:	6639      	str	r1, [r7, #96]	; 0x60
 8005282:	416b      	adcs	r3, r5
 8005284:	667b      	str	r3, [r7, #100]	; 0x64
 8005286:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	461a      	mov	r2, r3
 800528c:	f04f 0300 	mov.w	r3, #0
 8005290:	1891      	adds	r1, r2, r2
 8005292:	63b9      	str	r1, [r7, #56]	; 0x38
 8005294:	415b      	adcs	r3, r3
 8005296:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005298:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800529c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80052a0:	f7fb fcf2 	bl	8000c88 <__aeabi_uldivmod>
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	4ba5      	ldr	r3, [pc, #660]	; (8005540 <UART_SetConfig+0x38c>)
 80052aa:	fba3 2302 	umull	r2, r3, r3, r2
 80052ae:	095b      	lsrs	r3, r3, #5
 80052b0:	011e      	lsls	r6, r3, #4
 80052b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052b4:	461c      	mov	r4, r3
 80052b6:	f04f 0500 	mov.w	r5, #0
 80052ba:	4622      	mov	r2, r4
 80052bc:	462b      	mov	r3, r5
 80052be:	1891      	adds	r1, r2, r2
 80052c0:	6339      	str	r1, [r7, #48]	; 0x30
 80052c2:	415b      	adcs	r3, r3
 80052c4:	637b      	str	r3, [r7, #52]	; 0x34
 80052c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80052ca:	1912      	adds	r2, r2, r4
 80052cc:	eb45 0303 	adc.w	r3, r5, r3
 80052d0:	f04f 0000 	mov.w	r0, #0
 80052d4:	f04f 0100 	mov.w	r1, #0
 80052d8:	00d9      	lsls	r1, r3, #3
 80052da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80052de:	00d0      	lsls	r0, r2, #3
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	1911      	adds	r1, r2, r4
 80052e6:	65b9      	str	r1, [r7, #88]	; 0x58
 80052e8:	416b      	adcs	r3, r5
 80052ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	461a      	mov	r2, r3
 80052f2:	f04f 0300 	mov.w	r3, #0
 80052f6:	1891      	adds	r1, r2, r2
 80052f8:	62b9      	str	r1, [r7, #40]	; 0x28
 80052fa:	415b      	adcs	r3, r3
 80052fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005302:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005306:	f7fb fcbf 	bl	8000c88 <__aeabi_uldivmod>
 800530a:	4602      	mov	r2, r0
 800530c:	460b      	mov	r3, r1
 800530e:	4b8c      	ldr	r3, [pc, #560]	; (8005540 <UART_SetConfig+0x38c>)
 8005310:	fba3 1302 	umull	r1, r3, r3, r2
 8005314:	095b      	lsrs	r3, r3, #5
 8005316:	2164      	movs	r1, #100	; 0x64
 8005318:	fb01 f303 	mul.w	r3, r1, r3
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	3332      	adds	r3, #50	; 0x32
 8005322:	4a87      	ldr	r2, [pc, #540]	; (8005540 <UART_SetConfig+0x38c>)
 8005324:	fba2 2303 	umull	r2, r3, r2, r3
 8005328:	095b      	lsrs	r3, r3, #5
 800532a:	005b      	lsls	r3, r3, #1
 800532c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005330:	441e      	add	r6, r3
 8005332:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005334:	4618      	mov	r0, r3
 8005336:	f04f 0100 	mov.w	r1, #0
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	1894      	adds	r4, r2, r2
 8005340:	623c      	str	r4, [r7, #32]
 8005342:	415b      	adcs	r3, r3
 8005344:	627b      	str	r3, [r7, #36]	; 0x24
 8005346:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800534a:	1812      	adds	r2, r2, r0
 800534c:	eb41 0303 	adc.w	r3, r1, r3
 8005350:	f04f 0400 	mov.w	r4, #0
 8005354:	f04f 0500 	mov.w	r5, #0
 8005358:	00dd      	lsls	r5, r3, #3
 800535a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800535e:	00d4      	lsls	r4, r2, #3
 8005360:	4622      	mov	r2, r4
 8005362:	462b      	mov	r3, r5
 8005364:	1814      	adds	r4, r2, r0
 8005366:	653c      	str	r4, [r7, #80]	; 0x50
 8005368:	414b      	adcs	r3, r1
 800536a:	657b      	str	r3, [r7, #84]	; 0x54
 800536c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	461a      	mov	r2, r3
 8005372:	f04f 0300 	mov.w	r3, #0
 8005376:	1891      	adds	r1, r2, r2
 8005378:	61b9      	str	r1, [r7, #24]
 800537a:	415b      	adcs	r3, r3
 800537c:	61fb      	str	r3, [r7, #28]
 800537e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005382:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005386:	f7fb fc7f 	bl	8000c88 <__aeabi_uldivmod>
 800538a:	4602      	mov	r2, r0
 800538c:	460b      	mov	r3, r1
 800538e:	4b6c      	ldr	r3, [pc, #432]	; (8005540 <UART_SetConfig+0x38c>)
 8005390:	fba3 1302 	umull	r1, r3, r3, r2
 8005394:	095b      	lsrs	r3, r3, #5
 8005396:	2164      	movs	r1, #100	; 0x64
 8005398:	fb01 f303 	mul.w	r3, r1, r3
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	3332      	adds	r3, #50	; 0x32
 80053a2:	4a67      	ldr	r2, [pc, #412]	; (8005540 <UART_SetConfig+0x38c>)
 80053a4:	fba2 2303 	umull	r2, r3, r2, r3
 80053a8:	095b      	lsrs	r3, r3, #5
 80053aa:	f003 0207 	and.w	r2, r3, #7
 80053ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4432      	add	r2, r6
 80053b4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053b6:	e0b9      	b.n	800552c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053ba:	461c      	mov	r4, r3
 80053bc:	f04f 0500 	mov.w	r5, #0
 80053c0:	4622      	mov	r2, r4
 80053c2:	462b      	mov	r3, r5
 80053c4:	1891      	adds	r1, r2, r2
 80053c6:	6139      	str	r1, [r7, #16]
 80053c8:	415b      	adcs	r3, r3
 80053ca:	617b      	str	r3, [r7, #20]
 80053cc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80053d0:	1912      	adds	r2, r2, r4
 80053d2:	eb45 0303 	adc.w	r3, r5, r3
 80053d6:	f04f 0000 	mov.w	r0, #0
 80053da:	f04f 0100 	mov.w	r1, #0
 80053de:	00d9      	lsls	r1, r3, #3
 80053e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053e4:	00d0      	lsls	r0, r2, #3
 80053e6:	4602      	mov	r2, r0
 80053e8:	460b      	mov	r3, r1
 80053ea:	eb12 0804 	adds.w	r8, r2, r4
 80053ee:	eb43 0905 	adc.w	r9, r3, r5
 80053f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f04f 0100 	mov.w	r1, #0
 80053fc:	f04f 0200 	mov.w	r2, #0
 8005400:	f04f 0300 	mov.w	r3, #0
 8005404:	008b      	lsls	r3, r1, #2
 8005406:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800540a:	0082      	lsls	r2, r0, #2
 800540c:	4640      	mov	r0, r8
 800540e:	4649      	mov	r1, r9
 8005410:	f7fb fc3a 	bl	8000c88 <__aeabi_uldivmod>
 8005414:	4602      	mov	r2, r0
 8005416:	460b      	mov	r3, r1
 8005418:	4b49      	ldr	r3, [pc, #292]	; (8005540 <UART_SetConfig+0x38c>)
 800541a:	fba3 2302 	umull	r2, r3, r3, r2
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	011e      	lsls	r6, r3, #4
 8005422:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005424:	4618      	mov	r0, r3
 8005426:	f04f 0100 	mov.w	r1, #0
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	1894      	adds	r4, r2, r2
 8005430:	60bc      	str	r4, [r7, #8]
 8005432:	415b      	adcs	r3, r3
 8005434:	60fb      	str	r3, [r7, #12]
 8005436:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800543a:	1812      	adds	r2, r2, r0
 800543c:	eb41 0303 	adc.w	r3, r1, r3
 8005440:	f04f 0400 	mov.w	r4, #0
 8005444:	f04f 0500 	mov.w	r5, #0
 8005448:	00dd      	lsls	r5, r3, #3
 800544a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800544e:	00d4      	lsls	r4, r2, #3
 8005450:	4622      	mov	r2, r4
 8005452:	462b      	mov	r3, r5
 8005454:	1814      	adds	r4, r2, r0
 8005456:	64bc      	str	r4, [r7, #72]	; 0x48
 8005458:	414b      	adcs	r3, r1
 800545a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800545c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	4618      	mov	r0, r3
 8005462:	f04f 0100 	mov.w	r1, #0
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	f04f 0300 	mov.w	r3, #0
 800546e:	008b      	lsls	r3, r1, #2
 8005470:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005474:	0082      	lsls	r2, r0, #2
 8005476:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800547a:	f7fb fc05 	bl	8000c88 <__aeabi_uldivmod>
 800547e:	4602      	mov	r2, r0
 8005480:	460b      	mov	r3, r1
 8005482:	4b2f      	ldr	r3, [pc, #188]	; (8005540 <UART_SetConfig+0x38c>)
 8005484:	fba3 1302 	umull	r1, r3, r3, r2
 8005488:	095b      	lsrs	r3, r3, #5
 800548a:	2164      	movs	r1, #100	; 0x64
 800548c:	fb01 f303 	mul.w	r3, r1, r3
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	3332      	adds	r3, #50	; 0x32
 8005496:	4a2a      	ldr	r2, [pc, #168]	; (8005540 <UART_SetConfig+0x38c>)
 8005498:	fba2 2303 	umull	r2, r3, r2, r3
 800549c:	095b      	lsrs	r3, r3, #5
 800549e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054a2:	441e      	add	r6, r3
 80054a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054a6:	4618      	mov	r0, r3
 80054a8:	f04f 0100 	mov.w	r1, #0
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	1894      	adds	r4, r2, r2
 80054b2:	603c      	str	r4, [r7, #0]
 80054b4:	415b      	adcs	r3, r3
 80054b6:	607b      	str	r3, [r7, #4]
 80054b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054bc:	1812      	adds	r2, r2, r0
 80054be:	eb41 0303 	adc.w	r3, r1, r3
 80054c2:	f04f 0400 	mov.w	r4, #0
 80054c6:	f04f 0500 	mov.w	r5, #0
 80054ca:	00dd      	lsls	r5, r3, #3
 80054cc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80054d0:	00d4      	lsls	r4, r2, #3
 80054d2:	4622      	mov	r2, r4
 80054d4:	462b      	mov	r3, r5
 80054d6:	eb12 0a00 	adds.w	sl, r2, r0
 80054da:	eb43 0b01 	adc.w	fp, r3, r1
 80054de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f04f 0100 	mov.w	r1, #0
 80054e8:	f04f 0200 	mov.w	r2, #0
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	008b      	lsls	r3, r1, #2
 80054f2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80054f6:	0082      	lsls	r2, r0, #2
 80054f8:	4650      	mov	r0, sl
 80054fa:	4659      	mov	r1, fp
 80054fc:	f7fb fbc4 	bl	8000c88 <__aeabi_uldivmod>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	4b0e      	ldr	r3, [pc, #56]	; (8005540 <UART_SetConfig+0x38c>)
 8005506:	fba3 1302 	umull	r1, r3, r3, r2
 800550a:	095b      	lsrs	r3, r3, #5
 800550c:	2164      	movs	r1, #100	; 0x64
 800550e:	fb01 f303 	mul.w	r3, r1, r3
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	3332      	adds	r3, #50	; 0x32
 8005518:	4a09      	ldr	r2, [pc, #36]	; (8005540 <UART_SetConfig+0x38c>)
 800551a:	fba2 2303 	umull	r2, r3, r2, r3
 800551e:	095b      	lsrs	r3, r3, #5
 8005520:	f003 020f 	and.w	r2, r3, #15
 8005524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4432      	add	r2, r6
 800552a:	609a      	str	r2, [r3, #8]
}
 800552c:	bf00      	nop
 800552e:	377c      	adds	r7, #124	; 0x7c
 8005530:	46bd      	mov	sp, r7
 8005532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005536:	bf00      	nop
 8005538:	40011000 	.word	0x40011000
 800553c:	40011400 	.word	0x40011400
 8005540:	51eb851f 	.word	0x51eb851f

08005544 <DWT_Delay_us>:
uint32_t DWT_Delay_Init(void);


// This Function Provides Delay In Microseconds Using DWT
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 800554c:	4b0f      	ldr	r3, [pc, #60]	; (800558c <DWT_Delay_us+0x48>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8005552:	f7fd fc57 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 8005556:	4603      	mov	r3, r0
 8005558:	4a0d      	ldr	r2, [pc, #52]	; (8005590 <DWT_Delay_us+0x4c>)
 800555a:	fba2 2303 	umull	r2, r3, r2, r3
 800555e:	0c9b      	lsrs	r3, r3, #18
 8005560:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	fb02 f303 	mul.w	r3, r2, r3
 800556a:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 800556c:	bf00      	nop
 800556e:	4b07      	ldr	r3, [pc, #28]	; (800558c <DWT_Delay_us+0x48>)
 8005570:	685a      	ldr	r2, [r3, #4]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	1ad2      	subs	r2, r2, r3
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	1acb      	subs	r3, r1, r3
 800557c:	429a      	cmp	r2, r3
 800557e:	d3f6      	bcc.n	800556e <DWT_Delay_us+0x2a>
}
 8005580:	bf00      	nop
 8005582:	bf00      	nop
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	e0001000 	.word	0xe0001000
 8005590:	431bde83 	.word	0x431bde83

08005594 <HCSR04_Init>:
static HCSR04_info gs_HCSR04_info[HCSR04_UNITS] = {0};



void HCSR04_Init(uint8_t au8_HCSR04_Instance, TIM_HandleTypeDef* TMR_Handle)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b096      	sub	sp, #88	; 0x58
 8005598:	af00      	add	r7, sp, #0
 800559a:	4603      	mov	r3, r0
 800559c:	6039      	str	r1, [r7, #0]
 800559e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 80055a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]
 80055a8:	605a      	str	r2, [r3, #4]
 80055aa:	609a      	str	r2, [r3, #8]
 80055ac:	60da      	str	r2, [r3, #12]
 80055ae:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80055b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80055b4:	2200      	movs	r2, #0
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	605a      	str	r2, [r3, #4]
 80055ba:	609a      	str	r2, [r3, #8]
 80055bc:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80055c2:	2200      	movs	r2, #0
 80055c4:	601a      	str	r2, [r3, #0]
 80055c6:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = {0};
 80055c8:	f107 031c 	add.w	r3, r7, #28
 80055cc:	2200      	movs	r2, #0
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	605a      	str	r2, [r3, #4]
 80055d2:	609a      	str	r2, [r3, #8]
 80055d4:	60da      	str	r2, [r3, #12]

    DWT_Delay_Init();
 80055d6:	f000 fca1 	bl	8005f1c <DWT_Delay_Init>

	/*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOA)
 80055da:	79fa      	ldrb	r2, [r7, #7]
 80055dc:	4997      	ldr	r1, [pc, #604]	; (800583c <HCSR04_Init+0x2a8>)
 80055de:	4613      	mov	r3, r2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	440b      	add	r3, r1
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a95      	ldr	r2, [pc, #596]	; (8005840 <HCSR04_Init+0x2ac>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d10e      	bne.n	800560e <HCSR04_Init+0x7a>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 80055f0:	2300      	movs	r3, #0
 80055f2:	61bb      	str	r3, [r7, #24]
 80055f4:	4b93      	ldr	r3, [pc, #588]	; (8005844 <HCSR04_Init+0x2b0>)
 80055f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f8:	4a92      	ldr	r2, [pc, #584]	; (8005844 <HCSR04_Init+0x2b0>)
 80055fa:	f043 0301 	orr.w	r3, r3, #1
 80055fe:	6313      	str	r3, [r2, #48]	; 0x30
 8005600:	4b90      	ldr	r3, [pc, #576]	; (8005844 <HCSR04_Init+0x2b0>)
 8005602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005604:	f003 0301 	and.w	r3, r3, #1
 8005608:	61bb      	str	r3, [r7, #24]
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	e066      	b.n	80056dc <HCSR04_Init+0x148>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOB)
 800560e:	79fa      	ldrb	r2, [r7, #7]
 8005610:	498a      	ldr	r1, [pc, #552]	; (800583c <HCSR04_Init+0x2a8>)
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	440b      	add	r3, r1
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a8a      	ldr	r2, [pc, #552]	; (8005848 <HCSR04_Init+0x2b4>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d10e      	bne.n	8005642 <HCSR04_Init+0xae>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8005624:	2300      	movs	r3, #0
 8005626:	617b      	str	r3, [r7, #20]
 8005628:	4b86      	ldr	r3, [pc, #536]	; (8005844 <HCSR04_Init+0x2b0>)
 800562a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800562c:	4a85      	ldr	r2, [pc, #532]	; (8005844 <HCSR04_Init+0x2b0>)
 800562e:	f043 0302 	orr.w	r3, r3, #2
 8005632:	6313      	str	r3, [r2, #48]	; 0x30
 8005634:	4b83      	ldr	r3, [pc, #524]	; (8005844 <HCSR04_Init+0x2b0>)
 8005636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	617b      	str	r3, [r7, #20]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	e04c      	b.n	80056dc <HCSR04_Init+0x148>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOC)
 8005642:	79fa      	ldrb	r2, [r7, #7]
 8005644:	497d      	ldr	r1, [pc, #500]	; (800583c <HCSR04_Init+0x2a8>)
 8005646:	4613      	mov	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	440b      	add	r3, r1
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a7e      	ldr	r2, [pc, #504]	; (800584c <HCSR04_Init+0x2b8>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d10e      	bne.n	8005676 <HCSR04_Init+0xe2>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8005658:	2300      	movs	r3, #0
 800565a:	613b      	str	r3, [r7, #16]
 800565c:	4b79      	ldr	r3, [pc, #484]	; (8005844 <HCSR04_Init+0x2b0>)
 800565e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005660:	4a78      	ldr	r2, [pc, #480]	; (8005844 <HCSR04_Init+0x2b0>)
 8005662:	f043 0304 	orr.w	r3, r3, #4
 8005666:	6313      	str	r3, [r2, #48]	; 0x30
 8005668:	4b76      	ldr	r3, [pc, #472]	; (8005844 <HCSR04_Init+0x2b0>)
 800566a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	e032      	b.n	80056dc <HCSR04_Init+0x148>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOD)
 8005676:	79fa      	ldrb	r2, [r7, #7]
 8005678:	4970      	ldr	r1, [pc, #448]	; (800583c <HCSR04_Init+0x2a8>)
 800567a:	4613      	mov	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4413      	add	r3, r2
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	440b      	add	r3, r1
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a72      	ldr	r2, [pc, #456]	; (8005850 <HCSR04_Init+0x2bc>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d10e      	bne.n	80056aa <HCSR04_Init+0x116>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 800568c:	2300      	movs	r3, #0
 800568e:	60fb      	str	r3, [r7, #12]
 8005690:	4b6c      	ldr	r3, [pc, #432]	; (8005844 <HCSR04_Init+0x2b0>)
 8005692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005694:	4a6b      	ldr	r2, [pc, #428]	; (8005844 <HCSR04_Init+0x2b0>)
 8005696:	f043 0308 	orr.w	r3, r3, #8
 800569a:	6313      	str	r3, [r2, #48]	; 0x30
 800569c:	4b69      	ldr	r3, [pc, #420]	; (8005844 <HCSR04_Init+0x2b0>)
 800569e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a0:	f003 0308 	and.w	r3, r3, #8
 80056a4:	60fb      	str	r3, [r7, #12]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	e018      	b.n	80056dc <HCSR04_Init+0x148>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOE)
 80056aa:	79fa      	ldrb	r2, [r7, #7]
 80056ac:	4963      	ldr	r1, [pc, #396]	; (800583c <HCSR04_Init+0x2a8>)
 80056ae:	4613      	mov	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	440b      	add	r3, r1
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a66      	ldr	r2, [pc, #408]	; (8005854 <HCSR04_Init+0x2c0>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d10d      	bne.n	80056dc <HCSR04_Init+0x148>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 80056c0:	2300      	movs	r3, #0
 80056c2:	60bb      	str	r3, [r7, #8]
 80056c4:	4b5f      	ldr	r3, [pc, #380]	; (8005844 <HCSR04_Init+0x2b0>)
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	4a5e      	ldr	r2, [pc, #376]	; (8005844 <HCSR04_Init+0x2b0>)
 80056ca:	f043 0310 	orr.w	r3, r3, #16
 80056ce:	6313      	str	r3, [r2, #48]	; 0x30
 80056d0:	4b5c      	ldr	r3, [pc, #368]	; (8005844 <HCSR04_Init+0x2b0>)
 80056d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d4:	f003 0310 	and.w	r3, r3, #16
 80056d8:	60bb      	str	r3, [r7, #8]
 80056da:	68bb      	ldr	r3, [r7, #8]
    }
    TRIG_GPIO_InitStruct.Pin = HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN;
 80056dc:	79fa      	ldrb	r2, [r7, #7]
 80056de:	4957      	ldr	r1, [pc, #348]	; (800583c <HCSR04_Init+0x2a8>)
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	440b      	add	r3, r1
 80056ea:	3304      	adds	r3, #4
 80056ec:	881b      	ldrh	r3, [r3, #0]
 80056ee:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056f0:	2301      	movs	r3, #1
 80056f2:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056f4:	2300      	movs	r3, #0
 80056f6:	64fb      	str	r3, [r7, #76]	; 0x4c
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056f8:	2300      	movs	r3, #0
 80056fa:	653b      	str	r3, [r7, #80]	; 0x50
	HAL_GPIO_Init(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, &TRIG_GPIO_InitStruct);
 80056fc:	79fa      	ldrb	r2, [r7, #7]
 80056fe:	494f      	ldr	r1, [pc, #316]	; (800583c <HCSR04_Init+0x2a8>)
 8005700:	4613      	mov	r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	4413      	add	r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	440b      	add	r3, r1
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8005710:	4611      	mov	r1, r2
 8005712:	4618      	mov	r0, r3
 8005714:	f7fd f8e2 	bl	80028dc <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	gs_HCSR04_info[au8_HCSR04_Instance].TMR_PSC = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance->PSC;
 8005718:	79fa      	ldrb	r2, [r7, #7]
 800571a:	4948      	ldr	r1, [pc, #288]	; (800583c <HCSR04_Init+0x2a8>)
 800571c:	4613      	mov	r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	4413      	add	r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	440b      	add	r3, r1
 8005726:	3308      	adds	r3, #8
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	79fa      	ldrb	r2, [r7, #7]
 800572c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800572e:	484a      	ldr	r0, [pc, #296]	; (8005858 <HCSR04_Init+0x2c4>)
 8005730:	4613      	mov	r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4403      	add	r3, r0
 800573a:	3304      	adds	r3, #4
 800573c:	6019      	str	r1, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance->ARR;
 800573e:	79fa      	ldrb	r2, [r7, #7]
 8005740:	493e      	ldr	r1, [pc, #248]	; (800583c <HCSR04_Init+0x2a8>)
 8005742:	4613      	mov	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	4413      	add	r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	440b      	add	r3, r1
 800574c:	3308      	adds	r3, #8
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	79fa      	ldrb	r2, [r7, #7]
 8005752:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005754:	4840      	ldr	r0, [pc, #256]	; (8005858 <HCSR04_Init+0x2c4>)
 8005756:	4613      	mov	r3, r2
 8005758:	00db      	lsls	r3, r3, #3
 800575a:	4413      	add	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4403      	add	r3, r0
 8005760:	3308      	adds	r3, #8
 8005762:	6019      	str	r1, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].TMR_OVC = 0;
 8005764:	79fa      	ldrb	r2, [r7, #7]
 8005766:	493c      	ldr	r1, [pc, #240]	; (8005858 <HCSR04_Init+0x2c4>)
 8005768:	4613      	mov	r3, r2
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	4413      	add	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	440b      	add	r3, r1
 8005772:	3302      	adds	r3, #2
 8005774:	2200      	movs	r2, #0
 8005776:	801a      	strh	r2, [r3, #0]
		gs_HCSR04_info[au8_HCSR04_Instance].HTIM = TMR_Handle;
 8005778:	79fa      	ldrb	r2, [r7, #7]
 800577a:	4937      	ldr	r1, [pc, #220]	; (8005858 <HCSR04_Init+0x2c4>)
 800577c:	4613      	mov	r3, r2
 800577e:	00db      	lsls	r3, r3, #3
 8005780:	4413      	add	r3, r2
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	440b      	add	r3, r1
 8005786:	331c      	adds	r3, #28
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	601a      	str	r2, [r3, #0]
	if(gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR == 0)
 800578c:	79fa      	ldrb	r2, [r7, #7]
 800578e:	4932      	ldr	r1, [pc, #200]	; (8005858 <HCSR04_Init+0x2c4>)
 8005790:	4613      	mov	r3, r2
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	4413      	add	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	440b      	add	r3, r1
 800579a:	3308      	adds	r3, #8
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10a      	bne.n	80057b8 <HCSR04_Init+0x224>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR = 65535;
 80057a2:	79fa      	ldrb	r2, [r7, #7]
 80057a4:	492c      	ldr	r1, [pc, #176]	; (8005858 <HCSR04_Init+0x2c4>)
 80057a6:	4613      	mov	r3, r2
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	4413      	add	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	440b      	add	r3, r1
 80057b0:	3308      	adds	r3, #8
 80057b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057b6:	601a      	str	r2, [r3, #0]
	}
	if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_1)
 80057b8:	79fa      	ldrb	r2, [r7, #7]
 80057ba:	4920      	ldr	r1, [pc, #128]	; (800583c <HCSR04_Init+0x2a8>)
 80057bc:	4613      	mov	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	4413      	add	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	440b      	add	r3, r1
 80057c6:	330c      	adds	r3, #12
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10a      	bne.n	80057e4 <HCSR04_Init+0x250>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ce:	79fa      	ldrb	r2, [r7, #7]
 80057d0:	4921      	ldr	r1, [pc, #132]	; (8005858 <HCSR04_Init+0x2c4>)
 80057d2:	4613      	mov	r3, r2
 80057d4:	00db      	lsls	r3, r3, #3
 80057d6:	4413      	add	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	440b      	add	r3, r1
 80057dc:	3320      	adds	r3, #32
 80057de:	2201      	movs	r2, #1
 80057e0:	701a      	strb	r2, [r3, #0]
 80057e2:	e050      	b.n	8005886 <HCSR04_Init+0x2f2>
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_2)
 80057e4:	79fa      	ldrb	r2, [r7, #7]
 80057e6:	4915      	ldr	r1, [pc, #84]	; (800583c <HCSR04_Init+0x2a8>)
 80057e8:	4613      	mov	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	440b      	add	r3, r1
 80057f2:	330c      	adds	r3, #12
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d10a      	bne.n	8005810 <HCSR04_Init+0x27c>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 80057fa:	79fa      	ldrb	r2, [r7, #7]
 80057fc:	4916      	ldr	r1, [pc, #88]	; (8005858 <HCSR04_Init+0x2c4>)
 80057fe:	4613      	mov	r3, r2
 8005800:	00db      	lsls	r3, r3, #3
 8005802:	4413      	add	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	440b      	add	r3, r1
 8005808:	3320      	adds	r3, #32
 800580a:	2202      	movs	r2, #2
 800580c:	701a      	strb	r2, [r3, #0]
 800580e:	e03a      	b.n	8005886 <HCSR04_Init+0x2f2>
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_3)
 8005810:	79fa      	ldrb	r2, [r7, #7]
 8005812:	490a      	ldr	r1, [pc, #40]	; (800583c <HCSR04_Init+0x2a8>)
 8005814:	4613      	mov	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4413      	add	r3, r2
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	440b      	add	r3, r1
 800581e:	330c      	adds	r3, #12
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b08      	cmp	r3, #8
 8005824:	d11a      	bne.n	800585c <HCSR04_Init+0x2c8>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 8005826:	79fa      	ldrb	r2, [r7, #7]
 8005828:	490b      	ldr	r1, [pc, #44]	; (8005858 <HCSR04_Init+0x2c4>)
 800582a:	4613      	mov	r3, r2
 800582c:	00db      	lsls	r3, r3, #3
 800582e:	4413      	add	r3, r2
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	440b      	add	r3, r1
 8005834:	3320      	adds	r3, #32
 8005836:	2204      	movs	r2, #4
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	e024      	b.n	8005886 <HCSR04_Init+0x2f2>
 800583c:	08008dec 	.word	0x08008dec
 8005840:	40020000 	.word	0x40020000
 8005844:	40023800 	.word	0x40023800
 8005848:	40020400 	.word	0x40020400
 800584c:	40020800 	.word	0x40020800
 8005850:	40020c00 	.word	0x40020c00
 8005854:	40021000 	.word	0x40021000
 8005858:	20000228 	.word	0x20000228
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_4)
 800585c:	79fa      	ldrb	r2, [r7, #7]
 800585e:	4941      	ldr	r1, [pc, #260]	; (8005964 <HCSR04_Init+0x3d0>)
 8005860:	4613      	mov	r3, r2
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	4413      	add	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	440b      	add	r3, r1
 800586a:	330c      	adds	r3, #12
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b0c      	cmp	r3, #12
 8005870:	d109      	bne.n	8005886 <HCSR04_Init+0x2f2>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 8005872:	79fa      	ldrb	r2, [r7, #7]
 8005874:	493c      	ldr	r1, [pc, #240]	; (8005968 <HCSR04_Init+0x3d4>)
 8005876:	4613      	mov	r3, r2
 8005878:	00db      	lsls	r3, r3, #3
 800587a:	4413      	add	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	440b      	add	r3, r1
 8005880:	3320      	adds	r3, #32
 8005882:	2208      	movs	r2, #8
 8005884:	701a      	strb	r2, [r3, #0]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/

	TMR_Handle->Instance = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance;
 8005886:	79fa      	ldrb	r2, [r7, #7]
 8005888:	4936      	ldr	r1, [pc, #216]	; (8005964 <HCSR04_Init+0x3d0>)
 800588a:	4613      	mov	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	4413      	add	r3, r2
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	440b      	add	r3, r1
 8005894:	3308      	adds	r3, #8
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	601a      	str	r2, [r3, #0]
	TMR_Handle->Init.Prescaler = gs_HCSR04_info[au8_HCSR04_Instance].TMR_PSC;
 800589c:	79fa      	ldrb	r2, [r7, #7]
 800589e:	4932      	ldr	r1, [pc, #200]	; (8005968 <HCSR04_Init+0x3d4>)
 80058a0:	4613      	mov	r3, r2
 80058a2:	00db      	lsls	r3, r3, #3
 80058a4:	4413      	add	r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	440b      	add	r3, r1
 80058aa:	3304      	adds	r3, #4
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	605a      	str	r2, [r3, #4]
	TMR_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	2200      	movs	r2, #0
 80058b6:	609a      	str	r2, [r3, #8]
	TMR_Handle->Init.Period = gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR;
 80058b8:	79fa      	ldrb	r2, [r7, #7]
 80058ba:	492b      	ldr	r1, [pc, #172]	; (8005968 <HCSR04_Init+0x3d4>)
 80058bc:	4613      	mov	r3, r2
 80058be:	00db      	lsls	r3, r3, #3
 80058c0:	4413      	add	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	440b      	add	r3, r1
 80058c6:	3308      	adds	r3, #8
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	60da      	str	r2, [r3, #12]
	TMR_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2200      	movs	r2, #0
 80058d2:	611a      	str	r2, [r3, #16]
	TMR_Handle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2280      	movs	r2, #128	; 0x80
 80058d8:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(TMR_Handle);
 80058da:	6838      	ldr	r0, [r7, #0]
 80058dc:	f7fd ff16 	bl	800370c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058e4:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_ConfigClockSource(TMR_Handle, &sClockSourceConfig);
 80058e6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80058ea:	4619      	mov	r1, r3
 80058ec:	6838      	ldr	r0, [r7, #0]
 80058ee:	f7fe fccd 	bl	800428c <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(TMR_Handle);
 80058f2:	6838      	ldr	r0, [r7, #0]
 80058f4:	f7fe f8e2 	bl	8003abc <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058f8:	2300      	movs	r3, #0
 80058fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80058fc:	2300      	movs	r3, #0
 80058fe:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIMEx_MasterConfigSynchronization(TMR_Handle, &sMasterConfig);
 8005900:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005904:	4619      	mov	r1, r3
 8005906:	6838      	ldr	r0, [r7, #0]
 8005908:	f7ff fa24 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800590c:	2300      	movs	r3, #0
 800590e:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005910:	2301      	movs	r3, #1
 8005912:	623b      	str	r3, [r7, #32]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005914:	2300      	movs	r3, #0
 8005916:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigIC.ICFilter = 0;
 8005918:	2300      	movs	r3, #0
 800591a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_TIM_IC_ConfigChannel(TMR_Handle, &sConfigIC, HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH);
 800591c:	79fa      	ldrb	r2, [r7, #7]
 800591e:	4911      	ldr	r1, [pc, #68]	; (8005964 <HCSR04_Init+0x3d0>)
 8005920:	4613      	mov	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4413      	add	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	440b      	add	r3, r1
 800592a:	330c      	adds	r3, #12
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	f107 031c 	add.w	r3, r7, #28
 8005932:	4619      	mov	r1, r3
 8005934:	6838      	ldr	r0, [r7, #0]
 8005936:	f7fe fb4b 	bl	8003fd0 <HAL_TIM_IC_ConfigChannel>

	/*--------[ Start The ICU Channel ]-------*/

	HAL_TIM_Base_Start_IT(TMR_Handle);
 800593a:	6838      	ldr	r0, [r7, #0]
 800593c:	f7fd ff36 	bl	80037ac <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(TMR_Handle, HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH);
 8005940:	79fa      	ldrb	r2, [r7, #7]
 8005942:	4908      	ldr	r1, [pc, #32]	; (8005964 <HCSR04_Init+0x3d0>)
 8005944:	4613      	mov	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	440b      	add	r3, r1
 800594e:	330c      	adds	r3, #12
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4619      	mov	r1, r3
 8005954:	6838      	ldr	r0, [r7, #0]
 8005956:	f7fe f90b 	bl	8003b70 <HAL_TIM_IC_Start_IT>
}
 800595a:	bf00      	nop
 800595c:	3758      	adds	r7, #88	; 0x58
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	08008dec 	.word	0x08008dec
 8005968:	20000228 	.word	0x20000228

0800596c <HCSR04_TMR_OVF_ISR>:


void HCSR04_TMR_OVF_ISR(TIM_HandleTypeDef* htim)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8005974:	2300      	movs	r3, #0
 8005976:	73fb      	strb	r3, [r7, #15]
	for(i=0; i<HCSR04_UNITS; i++)
 8005978:	2300      	movs	r3, #0
 800597a:	73fb      	strb	r3, [r7, #15]
 800597c:	e023      	b.n	80059c6 <HCSR04_TMR_OVF_ISR+0x5a>
	{
		if(htim->Instance == HCSR04_CfgParam[i].TIM_Instance)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6819      	ldr	r1, [r3, #0]
 8005982:	7bfa      	ldrb	r2, [r7, #15]
 8005984:	4815      	ldr	r0, [pc, #84]	; (80059dc <HCSR04_TMR_OVF_ISR+0x70>)
 8005986:	4613      	mov	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	4403      	add	r3, r0
 8005990:	3308      	adds	r3, #8
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4299      	cmp	r1, r3
 8005996:	d113      	bne.n	80059c0 <HCSR04_TMR_OVF_ISR+0x54>
		{
			gs_HCSR04_info[i].TMR_OVC++;
 8005998:	7bfa      	ldrb	r2, [r7, #15]
 800599a:	4911      	ldr	r1, [pc, #68]	; (80059e0 <HCSR04_TMR_OVF_ISR+0x74>)
 800599c:	4613      	mov	r3, r2
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4413      	add	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	440b      	add	r3, r1
 80059a6:	3302      	adds	r3, #2
 80059a8:	881b      	ldrh	r3, [r3, #0]
 80059aa:	3301      	adds	r3, #1
 80059ac:	b298      	uxth	r0, r3
 80059ae:	490c      	ldr	r1, [pc, #48]	; (80059e0 <HCSR04_TMR_OVF_ISR+0x74>)
 80059b0:	4613      	mov	r3, r2
 80059b2:	00db      	lsls	r3, r3, #3
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	3302      	adds	r3, #2
 80059bc:	4602      	mov	r2, r0
 80059be:	801a      	strh	r2, [r3, #0]
	for(i=0; i<HCSR04_UNITS; i++)
 80059c0:	7bfb      	ldrb	r3, [r7, #15]
 80059c2:	3301      	adds	r3, #1
 80059c4:	73fb      	strb	r3, [r7, #15]
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d9d8      	bls.n	800597e <HCSR04_TMR_OVF_ISR+0x12>
		}
	}
}
 80059cc:	bf00      	nop
 80059ce:	bf00      	nop
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	08008dec 	.word	0x08008dec
 80059e0:	20000228 	.word	0x20000228
 80059e4:	00000000 	.word	0x00000000

080059e8 <HCSR04_TMR_IC_ISR>:


void HCSR04_TMR_IC_ISR(TIM_HandleTypeDef* htim)
{
 80059e8:	b5b0      	push	{r4, r5, r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	73fb      	strb	r3, [r7, #15]
	uint32_t PS = 0;
 80059f4:	2300      	movs	r3, #0
 80059f6:	60bb      	str	r3, [r7, #8]
	for(i=0; i<HCSR04_UNITS; i++)
 80059f8:	2300      	movs	r3, #0
 80059fa:	73fb      	strb	r3, [r7, #15]
 80059fc:	e22a      	b.n	8005e54 <HCSR04_TMR_IC_ISR+0x46c>
	{
		if((htim->Instance == HCSR04_CfgParam[i].TIM_Instance) && (htim->Channel == gs_HCSR04_info[i].ACTIV_CH))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6819      	ldr	r1, [r3, #0]
 8005a02:	7bfa      	ldrb	r2, [r7, #15]
 8005a04:	486b      	ldr	r0, [pc, #428]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005a06:	4613      	mov	r3, r2
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	4413      	add	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4403      	add	r3, r0
 8005a10:	3308      	adds	r3, #8
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4299      	cmp	r1, r3
 8005a16:	f040 821a 	bne.w	8005e4e <HCSR04_TMR_IC_ISR+0x466>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	7f19      	ldrb	r1, [r3, #28]
 8005a1e:	7bfa      	ldrb	r2, [r7, #15]
 8005a20:	4865      	ldr	r0, [pc, #404]	; (8005bb8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8005a22:	4613      	mov	r3, r2
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	4413      	add	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	4403      	add	r3, r0
 8005a2c:	3320      	adds	r3, #32
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	4299      	cmp	r1, r3
 8005a32:	f040 820c 	bne.w	8005e4e <HCSR04_TMR_IC_ISR+0x466>
		{
			if (gs_HCSR04_info[i].EDGE_STATE == 0)
 8005a36:	7bfa      	ldrb	r2, [r7, #15]
 8005a38:	495f      	ldr	r1, [pc, #380]	; (8005bb8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	00db      	lsls	r3, r3, #3
 8005a3e:	4413      	add	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	440b      	add	r3, r1
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f040 80b8 	bne.w	8005bbc <HCSR04_TMR_IC_ISR+0x1d4>
			{
				// Capture T1 & Reverse The ICU Edge Polarity
				gs_HCSR04_info[i].T1 = HAL_TIM_ReadCapturedValue(htim, HCSR04_CfgParam[i].IC_TIM_CH);
 8005a4c:	7bfa      	ldrb	r2, [r7, #15]
 8005a4e:	4959      	ldr	r1, [pc, #356]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005a50:	4613      	mov	r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	4413      	add	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	440b      	add	r3, r1
 8005a5a:	330c      	adds	r3, #12
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	7bfc      	ldrb	r4, [r7, #15]
 8005a60:	4619      	mov	r1, r3
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7fe fcda 	bl	800441c <HAL_TIM_ReadCapturedValue>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	4953      	ldr	r1, [pc, #332]	; (8005bb8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8005a6c:	4623      	mov	r3, r4
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	4423      	add	r3, r4
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	440b      	add	r3, r1
 8005a76:	330c      	adds	r3, #12
 8005a78:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].EDGE_STATE = 1;
 8005a7a:	7bfa      	ldrb	r2, [r7, #15]
 8005a7c:	494e      	ldr	r1, [pc, #312]	; (8005bb8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8005a7e:	4613      	mov	r3, r2
 8005a80:	00db      	lsls	r3, r3, #3
 8005a82:	4413      	add	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	440b      	add	r3, r1
 8005a88:	2201      	movs	r2, #1
 8005a8a:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR04_CfgParam[i].IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8005a8c:	7bfa      	ldrb	r2, [r7, #15]
 8005a8e:	4949      	ldr	r1, [pc, #292]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005a90:	4613      	mov	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	440b      	add	r3, r1
 8005a9a:	330c      	adds	r3, #12
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d108      	bne.n	8005ab4 <HCSR04_TMR_IC_ISR+0xcc>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6a1a      	ldr	r2, [r3, #32]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 020a 	bic.w	r2, r2, #10
 8005ab0:	621a      	str	r2, [r3, #32]
 8005ab2:	e02f      	b.n	8005b14 <HCSR04_TMR_IC_ISR+0x12c>
 8005ab4:	7bfa      	ldrb	r2, [r7, #15]
 8005ab6:	493f      	ldr	r1, [pc, #252]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005ab8:	4613      	mov	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4413      	add	r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	330c      	adds	r3, #12
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b04      	cmp	r3, #4
 8005ac8:	d108      	bne.n	8005adc <HCSR04_TMR_IC_ISR+0xf4>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	6a1b      	ldr	r3, [r3, #32]
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	6812      	ldr	r2, [r2, #0]
 8005ad4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ad8:	6213      	str	r3, [r2, #32]
 8005ada:	e01b      	b.n	8005b14 <HCSR04_TMR_IC_ISR+0x12c>
 8005adc:	7bfa      	ldrb	r2, [r7, #15]
 8005ade:	4935      	ldr	r1, [pc, #212]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	4413      	add	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	440b      	add	r3, r1
 8005aea:	330c      	adds	r3, #12
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b08      	cmp	r3, #8
 8005af0:	d108      	bne.n	8005b04 <HCSR04_TMR_IC_ISR+0x11c>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6a1b      	ldr	r3, [r3, #32]
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	6812      	ldr	r2, [r2, #0]
 8005afc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005b00:	6213      	str	r3, [r2, #32]
 8005b02:	e007      	b.n	8005b14 <HCSR04_TMR_IC_ISR+0x12c>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	6812      	ldr	r2, [r2, #0]
 8005b0e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005b12:	6213      	str	r3, [r2, #32]
 8005b14:	7bfa      	ldrb	r2, [r7, #15]
 8005b16:	4927      	ldr	r1, [pc, #156]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005b18:	4613      	mov	r3, r2
 8005b1a:	009b      	lsls	r3, r3, #2
 8005b1c:	4413      	add	r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	440b      	add	r3, r1
 8005b22:	330c      	adds	r3, #12
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d108      	bne.n	8005b3c <HCSR04_TMR_IC_ISR+0x154>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6a1a      	ldr	r2, [r3, #32]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0202 	orr.w	r2, r2, #2
 8005b38:	621a      	str	r2, [r3, #32]
 8005b3a:	e02f      	b.n	8005b9c <HCSR04_TMR_IC_ISR+0x1b4>
 8005b3c:	7bfa      	ldrb	r2, [r7, #15]
 8005b3e:	491d      	ldr	r1, [pc, #116]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	440b      	add	r3, r1
 8005b4a:	330c      	adds	r3, #12
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b04      	cmp	r3, #4
 8005b50:	d108      	bne.n	8005b64 <HCSR04_TMR_IC_ISR+0x17c>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6a1b      	ldr	r3, [r3, #32]
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	6812      	ldr	r2, [r2, #0]
 8005b5c:	f043 0320 	orr.w	r3, r3, #32
 8005b60:	6213      	str	r3, [r2, #32]
 8005b62:	e01b      	b.n	8005b9c <HCSR04_TMR_IC_ISR+0x1b4>
 8005b64:	7bfa      	ldrb	r2, [r7, #15]
 8005b66:	4913      	ldr	r1, [pc, #76]	; (8005bb4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8005b68:	4613      	mov	r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4413      	add	r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	440b      	add	r3, r1
 8005b72:	330c      	adds	r3, #12
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d108      	bne.n	8005b8c <HCSR04_TMR_IC_ISR+0x1a4>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6812      	ldr	r2, [r2, #0]
 8005b84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b88:	6213      	str	r3, [r2, #32]
 8005b8a:	e007      	b.n	8005b9c <HCSR04_TMR_IC_ISR+0x1b4>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	6812      	ldr	r2, [r2, #0]
 8005b96:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005b9a:	6213      	str	r3, [r2, #32]
				gs_HCSR04_info[i].TMR_OVC = 0;
 8005b9c:	7bfa      	ldrb	r2, [r7, #15]
 8005b9e:	4906      	ldr	r1, [pc, #24]	; (8005bb8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	4413      	add	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	440b      	add	r3, r1
 8005baa:	3302      	adds	r3, #2
 8005bac:	2200      	movs	r2, #0
 8005bae:	801a      	strh	r2, [r3, #0]
 8005bb0:	e14d      	b.n	8005e4e <HCSR04_TMR_IC_ISR+0x466>
 8005bb2:	bf00      	nop
 8005bb4:	08008dec 	.word	0x08008dec
 8005bb8:	20000228 	.word	0x20000228
			}
			else if (gs_HCSR04_info[i].EDGE_STATE == 1)
 8005bbc:	7bfa      	ldrb	r2, [r7, #15]
 8005bbe:	49ac      	ldr	r1, [pc, #688]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	00db      	lsls	r3, r3, #3
 8005bc4:	4413      	add	r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	440b      	add	r3, r1
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	f040 813e 	bne.w	8005e4e <HCSR04_TMR_IC_ISR+0x466>
			{
				// Read The Current ARR & Prescaler Values For The Timer
				PS = HCSR04_CfgParam[i].TIM_Instance->PSC;
 8005bd2:	7bfa      	ldrb	r2, [r7, #15]
 8005bd4:	49a7      	ldr	r1, [pc, #668]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4413      	add	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	440b      	add	r3, r1
 8005be0:	3308      	adds	r3, #8
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be6:	60bb      	str	r3, [r7, #8]
				gs_HCSR04_info[i].TMR_ARR = HCSR04_CfgParam[i].TIM_Instance->ARR;
 8005be8:	7bfa      	ldrb	r2, [r7, #15]
 8005bea:	49a2      	ldr	r1, [pc, #648]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	440b      	add	r3, r1
 8005bf6:	3308      	adds	r3, #8
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	7bfa      	ldrb	r2, [r7, #15]
 8005bfc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005bfe:	489c      	ldr	r0, [pc, #624]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005c00:	4613      	mov	r3, r2
 8005c02:	00db      	lsls	r3, r3, #3
 8005c04:	4413      	add	r3, r2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	4403      	add	r3, r0
 8005c0a:	3308      	adds	r3, #8
 8005c0c:	6019      	str	r1, [r3, #0]
				// Capture T2 & Calculate The Distance
				gs_HCSR04_info[i].T2 = HAL_TIM_ReadCapturedValue(htim, HCSR04_CfgParam[i].IC_TIM_CH);
 8005c0e:	7bfa      	ldrb	r2, [r7, #15]
 8005c10:	4998      	ldr	r1, [pc, #608]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005c12:	4613      	mov	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	440b      	add	r3, r1
 8005c1c:	330c      	adds	r3, #12
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	7bfc      	ldrb	r4, [r7, #15]
 8005c22:	4619      	mov	r1, r3
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f7fe fbf9 	bl	800441c <HAL_TIM_ReadCapturedValue>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	4990      	ldr	r1, [pc, #576]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005c2e:	4623      	mov	r3, r4
 8005c30:	00db      	lsls	r3, r3, #3
 8005c32:	4423      	add	r3, r4
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	3310      	adds	r3, #16
 8005c3a:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].T2 += (gs_HCSR04_info[i].TMR_OVC * (gs_HCSR04_info[i].TMR_ARR+1));
 8005c3c:	7bfa      	ldrb	r2, [r7, #15]
 8005c3e:	498c      	ldr	r1, [pc, #560]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005c40:	4613      	mov	r3, r2
 8005c42:	00db      	lsls	r3, r3, #3
 8005c44:	4413      	add	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	440b      	add	r3, r1
 8005c4a:	3310      	adds	r3, #16
 8005c4c:	6819      	ldr	r1, [r3, #0]
 8005c4e:	7bfa      	ldrb	r2, [r7, #15]
 8005c50:	4887      	ldr	r0, [pc, #540]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005c52:	4613      	mov	r3, r2
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	4413      	add	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4403      	add	r3, r0
 8005c5c:	3302      	adds	r3, #2
 8005c5e:	881b      	ldrh	r3, [r3, #0]
 8005c60:	461c      	mov	r4, r3
 8005c62:	7bfa      	ldrb	r2, [r7, #15]
 8005c64:	4882      	ldr	r0, [pc, #520]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005c66:	4613      	mov	r3, r2
 8005c68:	00db      	lsls	r3, r3, #3
 8005c6a:	4413      	add	r3, r2
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	4403      	add	r3, r0
 8005c70:	3308      	adds	r3, #8
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3301      	adds	r3, #1
 8005c76:	fb03 f304 	mul.w	r3, r3, r4
 8005c7a:	7bfa      	ldrb	r2, [r7, #15]
 8005c7c:	4419      	add	r1, r3
 8005c7e:	487c      	ldr	r0, [pc, #496]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005c80:	4613      	mov	r3, r2
 8005c82:	00db      	lsls	r3, r3, #3
 8005c84:	4413      	add	r3, r2
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	4403      	add	r3, r0
 8005c8a:	3310      	adds	r3, #16
 8005c8c:	6019      	str	r1, [r3, #0]
				gs_HCSR04_info[i].DIFF = gs_HCSR04_info[i].T2 - gs_HCSR04_info[i].T1;
 8005c8e:	7bfa      	ldrb	r2, [r7, #15]
 8005c90:	4977      	ldr	r1, [pc, #476]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005c92:	4613      	mov	r3, r2
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	4413      	add	r3, r2
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	440b      	add	r3, r1
 8005c9c:	3310      	adds	r3, #16
 8005c9e:	6819      	ldr	r1, [r3, #0]
 8005ca0:	7bfa      	ldrb	r2, [r7, #15]
 8005ca2:	4873      	ldr	r0, [pc, #460]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	4413      	add	r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4403      	add	r3, r0
 8005cae:	330c      	adds	r3, #12
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	7bfa      	ldrb	r2, [r7, #15]
 8005cb4:	1ac9      	subs	r1, r1, r3
 8005cb6:	486e      	ldr	r0, [pc, #440]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005cb8:	4613      	mov	r3, r2
 8005cba:	00db      	lsls	r3, r3, #3
 8005cbc:	4413      	add	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4403      	add	r3, r0
 8005cc2:	3314      	adds	r3, #20
 8005cc4:	6019      	str	r1, [r3, #0]
				// Write The Distance Value To The Global Struct & Reverse The ICU Edge
				gs_HCSR04_info[i].DISTANCE = (gs_HCSR04_info[i].DIFF * 0.017)/(HCSR04_CfgParam[i].TIM_CLK_MHz/(PS+1));
 8005cc6:	7bfa      	ldrb	r2, [r7, #15]
 8005cc8:	4969      	ldr	r1, [pc, #420]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005cca:	4613      	mov	r3, r2
 8005ccc:	00db      	lsls	r3, r3, #3
 8005cce:	4413      	add	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	440b      	add	r3, r1
 8005cd4:	3314      	adds	r3, #20
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7fa fc33 	bl	8000544 <__aeabi_ui2d>
 8005cde:	a362      	add	r3, pc, #392	; (adr r3, 8005e68 <HCSR04_TMR_IC_ISR+0x480>)
 8005ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce4:	f7fa fca8 	bl	8000638 <__aeabi_dmul>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	4614      	mov	r4, r2
 8005cee:	461d      	mov	r5, r3
 8005cf0:	7bfa      	ldrb	r2, [r7, #15]
 8005cf2:	4960      	ldr	r1, [pc, #384]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	4413      	add	r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	440b      	add	r3, r1
 8005cfe:	3310      	adds	r3, #16
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	3301      	adds	r3, #1
 8005d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fa fc1a 	bl	8000544 <__aeabi_ui2d>
 8005d10:	4602      	mov	r2, r0
 8005d12:	460b      	mov	r3, r1
 8005d14:	4620      	mov	r0, r4
 8005d16:	4629      	mov	r1, r5
 8005d18:	f7fa fdb8 	bl	800088c <__aeabi_ddiv>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	460b      	mov	r3, r1
 8005d20:	7bfc      	ldrb	r4, [r7, #15]
 8005d22:	4610      	mov	r0, r2
 8005d24:	4619      	mov	r1, r3
 8005d26:	f7fa ff5f 	bl	8000be8 <__aeabi_d2f>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	4950      	ldr	r1, [pc, #320]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005d2e:	4623      	mov	r3, r4
 8005d30:	00db      	lsls	r3, r3, #3
 8005d32:	4423      	add	r3, r4
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	440b      	add	r3, r1
 8005d38:	3318      	adds	r3, #24
 8005d3a:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].EDGE_STATE = 0;
 8005d3c:	7bfa      	ldrb	r2, [r7, #15]
 8005d3e:	494c      	ldr	r1, [pc, #304]	; (8005e70 <HCSR04_TMR_IC_ISR+0x488>)
 8005d40:	4613      	mov	r3, r2
 8005d42:	00db      	lsls	r3, r3, #3
 8005d44:	4413      	add	r3, r2
 8005d46:	009b      	lsls	r3, r3, #2
 8005d48:	440b      	add	r3, r1
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR04_CfgParam[i].IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8005d4e:	7bfa      	ldrb	r2, [r7, #15]
 8005d50:	4948      	ldr	r1, [pc, #288]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005d52:	4613      	mov	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	4413      	add	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	440b      	add	r3, r1
 8005d5c:	330c      	adds	r3, #12
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d108      	bne.n	8005d76 <HCSR04_TMR_IC_ISR+0x38e>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	6a1a      	ldr	r2, [r3, #32]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 020a 	bic.w	r2, r2, #10
 8005d72:	621a      	str	r2, [r3, #32]
 8005d74:	e02f      	b.n	8005dd6 <HCSR04_TMR_IC_ISR+0x3ee>
 8005d76:	7bfa      	ldrb	r2, [r7, #15]
 8005d78:	493e      	ldr	r1, [pc, #248]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	440b      	add	r3, r1
 8005d84:	330c      	adds	r3, #12
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2b04      	cmp	r3, #4
 8005d8a:	d108      	bne.n	8005d9e <HCSR04_TMR_IC_ISR+0x3b6>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d9a:	6213      	str	r3, [r2, #32]
 8005d9c:	e01b      	b.n	8005dd6 <HCSR04_TMR_IC_ISR+0x3ee>
 8005d9e:	7bfa      	ldrb	r2, [r7, #15]
 8005da0:	4934      	ldr	r1, [pc, #208]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005da2:	4613      	mov	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	4413      	add	r3, r2
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	440b      	add	r3, r1
 8005dac:	330c      	adds	r3, #12
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d108      	bne.n	8005dc6 <HCSR04_TMR_IC_ISR+0x3de>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6812      	ldr	r2, [r2, #0]
 8005dbe:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005dc2:	6213      	str	r3, [r2, #32]
 8005dc4:	e007      	b.n	8005dd6 <HCSR04_TMR_IC_ISR+0x3ee>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	6812      	ldr	r2, [r2, #0]
 8005dd0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005dd4:	6213      	str	r3, [r2, #32]
 8005dd6:	7bfa      	ldrb	r2, [r7, #15]
 8005dd8:	4926      	ldr	r1, [pc, #152]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005dda:	4613      	mov	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4413      	add	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	440b      	add	r3, r1
 8005de4:	330c      	adds	r3, #12
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d106      	bne.n	8005dfa <HCSR04_TMR_IC_ISR+0x412>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	6a12      	ldr	r2, [r2, #32]
 8005df6:	621a      	str	r2, [r3, #32]
 8005df8:	e029      	b.n	8005e4e <HCSR04_TMR_IC_ISR+0x466>
 8005dfa:	7bfa      	ldrb	r2, [r7, #15]
 8005dfc:	491d      	ldr	r1, [pc, #116]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005dfe:	4613      	mov	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	4413      	add	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	440b      	add	r3, r1
 8005e08:	330c      	adds	r3, #12
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b04      	cmp	r3, #4
 8005e0e:	d106      	bne.n	8005e1e <HCSR04_TMR_IC_ISR+0x436>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	6812      	ldr	r2, [r2, #0]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	6213      	str	r3, [r2, #32]
 8005e1c:	e017      	b.n	8005e4e <HCSR04_TMR_IC_ISR+0x466>
 8005e1e:	7bfa      	ldrb	r2, [r7, #15]
 8005e20:	4914      	ldr	r1, [pc, #80]	; (8005e74 <HCSR04_TMR_IC_ISR+0x48c>)
 8005e22:	4613      	mov	r3, r2
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4413      	add	r3, r2
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	440b      	add	r3, r1
 8005e2c:	330c      	adds	r3, #12
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b08      	cmp	r3, #8
 8005e32:	d106      	bne.n	8005e42 <HCSR04_TMR_IC_ISR+0x45a>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	6213      	str	r3, [r2, #32]
 8005e40:	e005      	b.n	8005e4e <HCSR04_TMR_IC_ISR+0x466>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	6812      	ldr	r2, [r2, #0]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	6213      	str	r3, [r2, #32]
	for(i=0; i<HCSR04_UNITS; i++)
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
 8005e50:	3301      	adds	r3, #1
 8005e52:	73fb      	strb	r3, [r7, #15]
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
 8005e56:	2b03      	cmp	r3, #3
 8005e58:	f67f add1 	bls.w	80059fe <HCSR04_TMR_IC_ISR+0x16>
			}
		}
	}
}
 8005e5c:	bf00      	nop
 8005e5e:	bf00      	nop
 8005e60:	3710      	adds	r7, #16
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bdb0      	pop	{r4, r5, r7, pc}
 8005e66:	bf00      	nop
 8005e68:	b020c49c 	.word	0xb020c49c
 8005e6c:	3f916872 	.word	0x3f916872
 8005e70:	20000228 	.word	0x20000228
 8005e74:	08008dec 	.word	0x08008dec

08005e78 <HCSR04_Read>:

float HCSR04_Read(uint8_t au8_HCSR04_Instance)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	4603      	mov	r3, r0
 8005e80:	71fb      	strb	r3, [r7, #7]
	return gs_HCSR04_info[au8_HCSR04_Instance].DISTANCE;
 8005e82:	79fa      	ldrb	r2, [r7, #7]
 8005e84:	4908      	ldr	r1, [pc, #32]	; (8005ea8 <HCSR04_Read+0x30>)
 8005e86:	4613      	mov	r3, r2
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	3318      	adds	r3, #24
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	ee07 3a90 	vmov	s15, r3
}
 8005e98:	eeb0 0a67 	vmov.f32	s0, s15
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	20000228 	.word	0x20000228

08005eac <HCSR04_Trigger>:

void HCSR04_Trigger(uint8_t au8_HCSR04_Instance)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN, 1);
 8005eb6:	79fa      	ldrb	r2, [r7, #7]
 8005eb8:	4917      	ldr	r1, [pc, #92]	; (8005f18 <HCSR04_Trigger+0x6c>)
 8005eba:	4613      	mov	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	440b      	add	r3, r1
 8005ec4:	6818      	ldr	r0, [r3, #0]
 8005ec6:	79fa      	ldrb	r2, [r7, #7]
 8005ec8:	4913      	ldr	r1, [pc, #76]	; (8005f18 <HCSR04_Trigger+0x6c>)
 8005eca:	4613      	mov	r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	4413      	add	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	440b      	add	r3, r1
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	881b      	ldrh	r3, [r3, #0]
 8005ed8:	2201      	movs	r2, #1
 8005eda:	4619      	mov	r1, r3
 8005edc:	f7fc fe92 	bl	8002c04 <HAL_GPIO_WritePin>
	DWT_Delay_us(2);
 8005ee0:	2002      	movs	r0, #2
 8005ee2:	f7ff fb2f 	bl	8005544 <DWT_Delay_us>
	HAL_GPIO_WritePin(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN, 0);
 8005ee6:	79fa      	ldrb	r2, [r7, #7]
 8005ee8:	490b      	ldr	r1, [pc, #44]	; (8005f18 <HCSR04_Trigger+0x6c>)
 8005eea:	4613      	mov	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	4413      	add	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	440b      	add	r3, r1
 8005ef4:	6818      	ldr	r0, [r3, #0]
 8005ef6:	79fa      	ldrb	r2, [r7, #7]
 8005ef8:	4907      	ldr	r1, [pc, #28]	; (8005f18 <HCSR04_Trigger+0x6c>)
 8005efa:	4613      	mov	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4413      	add	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	440b      	add	r3, r1
 8005f04:	3304      	adds	r3, #4
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	f7fc fe7a 	bl	8002c04 <HAL_GPIO_WritePin>
}
 8005f10:	bf00      	nop
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	08008dec 	.word	0x08008dec

08005f1c <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8005f20:	4b14      	ldr	r3, [pc, #80]	; (8005f74 <DWT_Delay_Init+0x58>)
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	4a13      	ldr	r2, [pc, #76]	; (8005f74 <DWT_Delay_Init+0x58>)
 8005f26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f2a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8005f2c:	4b11      	ldr	r3, [pc, #68]	; (8005f74 <DWT_Delay_Init+0x58>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	4a10      	ldr	r2, [pc, #64]	; (8005f74 <DWT_Delay_Init+0x58>)
 8005f32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f36:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8005f38:	4b0f      	ldr	r3, [pc, #60]	; (8005f78 <DWT_Delay_Init+0x5c>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a0e      	ldr	r2, [pc, #56]	; (8005f78 <DWT_Delay_Init+0x5c>)
 8005f3e:	f023 0301 	bic.w	r3, r3, #1
 8005f42:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8005f44:	4b0c      	ldr	r3, [pc, #48]	; (8005f78 <DWT_Delay_Init+0x5c>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a0b      	ldr	r2, [pc, #44]	; (8005f78 <DWT_Delay_Init+0x5c>)
 8005f4a:	f043 0301 	orr.w	r3, r3, #1
 8005f4e:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8005f50:	4b09      	ldr	r3, [pc, #36]	; (8005f78 <DWT_Delay_Init+0x5c>)
 8005f52:	2200      	movs	r2, #0
 8005f54:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8005f56:	bf00      	nop
    __ASM volatile ("NOP");
 8005f58:	bf00      	nop
    __ASM volatile ("NOP");
 8005f5a:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8005f5c:	4b06      	ldr	r3, [pc, #24]	; (8005f78 <DWT_Delay_Init+0x5c>)
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8005f64:	2300      	movs	r3, #0
 8005f66:	e000      	b.n	8005f6a <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8005f68:	2301      	movs	r3, #1
    }
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr
 8005f74:	e000edf0 	.word	0xe000edf0
 8005f78:	e0001000 	.word	0xe0001000

08005f7c <__errno>:
 8005f7c:	4b01      	ldr	r3, [pc, #4]	; (8005f84 <__errno+0x8>)
 8005f7e:	6818      	ldr	r0, [r3, #0]
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	20000028 	.word	0x20000028

08005f88 <__libc_init_array>:
 8005f88:	b570      	push	{r4, r5, r6, lr}
 8005f8a:	4d0d      	ldr	r5, [pc, #52]	; (8005fc0 <__libc_init_array+0x38>)
 8005f8c:	4c0d      	ldr	r4, [pc, #52]	; (8005fc4 <__libc_init_array+0x3c>)
 8005f8e:	1b64      	subs	r4, r4, r5
 8005f90:	10a4      	asrs	r4, r4, #2
 8005f92:	2600      	movs	r6, #0
 8005f94:	42a6      	cmp	r6, r4
 8005f96:	d109      	bne.n	8005fac <__libc_init_array+0x24>
 8005f98:	4d0b      	ldr	r5, [pc, #44]	; (8005fc8 <__libc_init_array+0x40>)
 8005f9a:	4c0c      	ldr	r4, [pc, #48]	; (8005fcc <__libc_init_array+0x44>)
 8005f9c:	f002 feb6 	bl	8008d0c <_init>
 8005fa0:	1b64      	subs	r4, r4, r5
 8005fa2:	10a4      	asrs	r4, r4, #2
 8005fa4:	2600      	movs	r6, #0
 8005fa6:	42a6      	cmp	r6, r4
 8005fa8:	d105      	bne.n	8005fb6 <__libc_init_array+0x2e>
 8005faa:	bd70      	pop	{r4, r5, r6, pc}
 8005fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fb0:	4798      	blx	r3
 8005fb2:	3601      	adds	r6, #1
 8005fb4:	e7ee      	b.n	8005f94 <__libc_init_array+0xc>
 8005fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fba:	4798      	blx	r3
 8005fbc:	3601      	adds	r6, #1
 8005fbe:	e7f2      	b.n	8005fa6 <__libc_init_array+0x1e>
 8005fc0:	08009224 	.word	0x08009224
 8005fc4:	08009224 	.word	0x08009224
 8005fc8:	08009224 	.word	0x08009224
 8005fcc:	08009228 	.word	0x08009228

08005fd0 <memset>:
 8005fd0:	4402      	add	r2, r0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d100      	bne.n	8005fda <memset+0xa>
 8005fd8:	4770      	bx	lr
 8005fda:	f803 1b01 	strb.w	r1, [r3], #1
 8005fde:	e7f9      	b.n	8005fd4 <memset+0x4>

08005fe0 <__cvt>:
 8005fe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe4:	ec55 4b10 	vmov	r4, r5, d0
 8005fe8:	2d00      	cmp	r5, #0
 8005fea:	460e      	mov	r6, r1
 8005fec:	4619      	mov	r1, r3
 8005fee:	462b      	mov	r3, r5
 8005ff0:	bfbb      	ittet	lt
 8005ff2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005ff6:	461d      	movlt	r5, r3
 8005ff8:	2300      	movge	r3, #0
 8005ffa:	232d      	movlt	r3, #45	; 0x2d
 8005ffc:	700b      	strb	r3, [r1, #0]
 8005ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006000:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006004:	4691      	mov	r9, r2
 8006006:	f023 0820 	bic.w	r8, r3, #32
 800600a:	bfbc      	itt	lt
 800600c:	4622      	movlt	r2, r4
 800600e:	4614      	movlt	r4, r2
 8006010:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006014:	d005      	beq.n	8006022 <__cvt+0x42>
 8006016:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800601a:	d100      	bne.n	800601e <__cvt+0x3e>
 800601c:	3601      	adds	r6, #1
 800601e:	2102      	movs	r1, #2
 8006020:	e000      	b.n	8006024 <__cvt+0x44>
 8006022:	2103      	movs	r1, #3
 8006024:	ab03      	add	r3, sp, #12
 8006026:	9301      	str	r3, [sp, #4]
 8006028:	ab02      	add	r3, sp, #8
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	ec45 4b10 	vmov	d0, r4, r5
 8006030:	4653      	mov	r3, sl
 8006032:	4632      	mov	r2, r6
 8006034:	f000 fcec 	bl	8006a10 <_dtoa_r>
 8006038:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800603c:	4607      	mov	r7, r0
 800603e:	d102      	bne.n	8006046 <__cvt+0x66>
 8006040:	f019 0f01 	tst.w	r9, #1
 8006044:	d022      	beq.n	800608c <__cvt+0xac>
 8006046:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800604a:	eb07 0906 	add.w	r9, r7, r6
 800604e:	d110      	bne.n	8006072 <__cvt+0x92>
 8006050:	783b      	ldrb	r3, [r7, #0]
 8006052:	2b30      	cmp	r3, #48	; 0x30
 8006054:	d10a      	bne.n	800606c <__cvt+0x8c>
 8006056:	2200      	movs	r2, #0
 8006058:	2300      	movs	r3, #0
 800605a:	4620      	mov	r0, r4
 800605c:	4629      	mov	r1, r5
 800605e:	f7fa fd53 	bl	8000b08 <__aeabi_dcmpeq>
 8006062:	b918      	cbnz	r0, 800606c <__cvt+0x8c>
 8006064:	f1c6 0601 	rsb	r6, r6, #1
 8006068:	f8ca 6000 	str.w	r6, [sl]
 800606c:	f8da 3000 	ldr.w	r3, [sl]
 8006070:	4499      	add	r9, r3
 8006072:	2200      	movs	r2, #0
 8006074:	2300      	movs	r3, #0
 8006076:	4620      	mov	r0, r4
 8006078:	4629      	mov	r1, r5
 800607a:	f7fa fd45 	bl	8000b08 <__aeabi_dcmpeq>
 800607e:	b108      	cbz	r0, 8006084 <__cvt+0xa4>
 8006080:	f8cd 900c 	str.w	r9, [sp, #12]
 8006084:	2230      	movs	r2, #48	; 0x30
 8006086:	9b03      	ldr	r3, [sp, #12]
 8006088:	454b      	cmp	r3, r9
 800608a:	d307      	bcc.n	800609c <__cvt+0xbc>
 800608c:	9b03      	ldr	r3, [sp, #12]
 800608e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006090:	1bdb      	subs	r3, r3, r7
 8006092:	4638      	mov	r0, r7
 8006094:	6013      	str	r3, [r2, #0]
 8006096:	b004      	add	sp, #16
 8006098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800609c:	1c59      	adds	r1, r3, #1
 800609e:	9103      	str	r1, [sp, #12]
 80060a0:	701a      	strb	r2, [r3, #0]
 80060a2:	e7f0      	b.n	8006086 <__cvt+0xa6>

080060a4 <__exponent>:
 80060a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060a6:	4603      	mov	r3, r0
 80060a8:	2900      	cmp	r1, #0
 80060aa:	bfb8      	it	lt
 80060ac:	4249      	neglt	r1, r1
 80060ae:	f803 2b02 	strb.w	r2, [r3], #2
 80060b2:	bfb4      	ite	lt
 80060b4:	222d      	movlt	r2, #45	; 0x2d
 80060b6:	222b      	movge	r2, #43	; 0x2b
 80060b8:	2909      	cmp	r1, #9
 80060ba:	7042      	strb	r2, [r0, #1]
 80060bc:	dd2a      	ble.n	8006114 <__exponent+0x70>
 80060be:	f10d 0407 	add.w	r4, sp, #7
 80060c2:	46a4      	mov	ip, r4
 80060c4:	270a      	movs	r7, #10
 80060c6:	46a6      	mov	lr, r4
 80060c8:	460a      	mov	r2, r1
 80060ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80060ce:	fb07 1516 	mls	r5, r7, r6, r1
 80060d2:	3530      	adds	r5, #48	; 0x30
 80060d4:	2a63      	cmp	r2, #99	; 0x63
 80060d6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80060da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80060de:	4631      	mov	r1, r6
 80060e0:	dcf1      	bgt.n	80060c6 <__exponent+0x22>
 80060e2:	3130      	adds	r1, #48	; 0x30
 80060e4:	f1ae 0502 	sub.w	r5, lr, #2
 80060e8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80060ec:	1c44      	adds	r4, r0, #1
 80060ee:	4629      	mov	r1, r5
 80060f0:	4561      	cmp	r1, ip
 80060f2:	d30a      	bcc.n	800610a <__exponent+0x66>
 80060f4:	f10d 0209 	add.w	r2, sp, #9
 80060f8:	eba2 020e 	sub.w	r2, r2, lr
 80060fc:	4565      	cmp	r5, ip
 80060fe:	bf88      	it	hi
 8006100:	2200      	movhi	r2, #0
 8006102:	4413      	add	r3, r2
 8006104:	1a18      	subs	r0, r3, r0
 8006106:	b003      	add	sp, #12
 8006108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800610a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800610e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006112:	e7ed      	b.n	80060f0 <__exponent+0x4c>
 8006114:	2330      	movs	r3, #48	; 0x30
 8006116:	3130      	adds	r1, #48	; 0x30
 8006118:	7083      	strb	r3, [r0, #2]
 800611a:	70c1      	strb	r1, [r0, #3]
 800611c:	1d03      	adds	r3, r0, #4
 800611e:	e7f1      	b.n	8006104 <__exponent+0x60>

08006120 <_printf_float>:
 8006120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006124:	ed2d 8b02 	vpush	{d8}
 8006128:	b08d      	sub	sp, #52	; 0x34
 800612a:	460c      	mov	r4, r1
 800612c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006130:	4616      	mov	r6, r2
 8006132:	461f      	mov	r7, r3
 8006134:	4605      	mov	r5, r0
 8006136:	f001 fa57 	bl	80075e8 <_localeconv_r>
 800613a:	f8d0 a000 	ldr.w	sl, [r0]
 800613e:	4650      	mov	r0, sl
 8006140:	f7fa f866 	bl	8000210 <strlen>
 8006144:	2300      	movs	r3, #0
 8006146:	930a      	str	r3, [sp, #40]	; 0x28
 8006148:	6823      	ldr	r3, [r4, #0]
 800614a:	9305      	str	r3, [sp, #20]
 800614c:	f8d8 3000 	ldr.w	r3, [r8]
 8006150:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006154:	3307      	adds	r3, #7
 8006156:	f023 0307 	bic.w	r3, r3, #7
 800615a:	f103 0208 	add.w	r2, r3, #8
 800615e:	f8c8 2000 	str.w	r2, [r8]
 8006162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006166:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800616a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800616e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006172:	9307      	str	r3, [sp, #28]
 8006174:	f8cd 8018 	str.w	r8, [sp, #24]
 8006178:	ee08 0a10 	vmov	s16, r0
 800617c:	4b9f      	ldr	r3, [pc, #636]	; (80063fc <_printf_float+0x2dc>)
 800617e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006182:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006186:	f7fa fcf1 	bl	8000b6c <__aeabi_dcmpun>
 800618a:	bb88      	cbnz	r0, 80061f0 <_printf_float+0xd0>
 800618c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006190:	4b9a      	ldr	r3, [pc, #616]	; (80063fc <_printf_float+0x2dc>)
 8006192:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006196:	f7fa fccb 	bl	8000b30 <__aeabi_dcmple>
 800619a:	bb48      	cbnz	r0, 80061f0 <_printf_float+0xd0>
 800619c:	2200      	movs	r2, #0
 800619e:	2300      	movs	r3, #0
 80061a0:	4640      	mov	r0, r8
 80061a2:	4649      	mov	r1, r9
 80061a4:	f7fa fcba 	bl	8000b1c <__aeabi_dcmplt>
 80061a8:	b110      	cbz	r0, 80061b0 <_printf_float+0x90>
 80061aa:	232d      	movs	r3, #45	; 0x2d
 80061ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061b0:	4b93      	ldr	r3, [pc, #588]	; (8006400 <_printf_float+0x2e0>)
 80061b2:	4894      	ldr	r0, [pc, #592]	; (8006404 <_printf_float+0x2e4>)
 80061b4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80061b8:	bf94      	ite	ls
 80061ba:	4698      	movls	r8, r3
 80061bc:	4680      	movhi	r8, r0
 80061be:	2303      	movs	r3, #3
 80061c0:	6123      	str	r3, [r4, #16]
 80061c2:	9b05      	ldr	r3, [sp, #20]
 80061c4:	f023 0204 	bic.w	r2, r3, #4
 80061c8:	6022      	str	r2, [r4, #0]
 80061ca:	f04f 0900 	mov.w	r9, #0
 80061ce:	9700      	str	r7, [sp, #0]
 80061d0:	4633      	mov	r3, r6
 80061d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80061d4:	4621      	mov	r1, r4
 80061d6:	4628      	mov	r0, r5
 80061d8:	f000 f9d8 	bl	800658c <_printf_common>
 80061dc:	3001      	adds	r0, #1
 80061de:	f040 8090 	bne.w	8006302 <_printf_float+0x1e2>
 80061e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061e6:	b00d      	add	sp, #52	; 0x34
 80061e8:	ecbd 8b02 	vpop	{d8}
 80061ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061f0:	4642      	mov	r2, r8
 80061f2:	464b      	mov	r3, r9
 80061f4:	4640      	mov	r0, r8
 80061f6:	4649      	mov	r1, r9
 80061f8:	f7fa fcb8 	bl	8000b6c <__aeabi_dcmpun>
 80061fc:	b140      	cbz	r0, 8006210 <_printf_float+0xf0>
 80061fe:	464b      	mov	r3, r9
 8006200:	2b00      	cmp	r3, #0
 8006202:	bfbc      	itt	lt
 8006204:	232d      	movlt	r3, #45	; 0x2d
 8006206:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800620a:	487f      	ldr	r0, [pc, #508]	; (8006408 <_printf_float+0x2e8>)
 800620c:	4b7f      	ldr	r3, [pc, #508]	; (800640c <_printf_float+0x2ec>)
 800620e:	e7d1      	b.n	80061b4 <_printf_float+0x94>
 8006210:	6863      	ldr	r3, [r4, #4]
 8006212:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006216:	9206      	str	r2, [sp, #24]
 8006218:	1c5a      	adds	r2, r3, #1
 800621a:	d13f      	bne.n	800629c <_printf_float+0x17c>
 800621c:	2306      	movs	r3, #6
 800621e:	6063      	str	r3, [r4, #4]
 8006220:	9b05      	ldr	r3, [sp, #20]
 8006222:	6861      	ldr	r1, [r4, #4]
 8006224:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006228:	2300      	movs	r3, #0
 800622a:	9303      	str	r3, [sp, #12]
 800622c:	ab0a      	add	r3, sp, #40	; 0x28
 800622e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006232:	ab09      	add	r3, sp, #36	; 0x24
 8006234:	ec49 8b10 	vmov	d0, r8, r9
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	6022      	str	r2, [r4, #0]
 800623c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006240:	4628      	mov	r0, r5
 8006242:	f7ff fecd 	bl	8005fe0 <__cvt>
 8006246:	9b06      	ldr	r3, [sp, #24]
 8006248:	9909      	ldr	r1, [sp, #36]	; 0x24
 800624a:	2b47      	cmp	r3, #71	; 0x47
 800624c:	4680      	mov	r8, r0
 800624e:	d108      	bne.n	8006262 <_printf_float+0x142>
 8006250:	1cc8      	adds	r0, r1, #3
 8006252:	db02      	blt.n	800625a <_printf_float+0x13a>
 8006254:	6863      	ldr	r3, [r4, #4]
 8006256:	4299      	cmp	r1, r3
 8006258:	dd41      	ble.n	80062de <_printf_float+0x1be>
 800625a:	f1ab 0b02 	sub.w	fp, fp, #2
 800625e:	fa5f fb8b 	uxtb.w	fp, fp
 8006262:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006266:	d820      	bhi.n	80062aa <_printf_float+0x18a>
 8006268:	3901      	subs	r1, #1
 800626a:	465a      	mov	r2, fp
 800626c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006270:	9109      	str	r1, [sp, #36]	; 0x24
 8006272:	f7ff ff17 	bl	80060a4 <__exponent>
 8006276:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006278:	1813      	adds	r3, r2, r0
 800627a:	2a01      	cmp	r2, #1
 800627c:	4681      	mov	r9, r0
 800627e:	6123      	str	r3, [r4, #16]
 8006280:	dc02      	bgt.n	8006288 <_printf_float+0x168>
 8006282:	6822      	ldr	r2, [r4, #0]
 8006284:	07d2      	lsls	r2, r2, #31
 8006286:	d501      	bpl.n	800628c <_printf_float+0x16c>
 8006288:	3301      	adds	r3, #1
 800628a:	6123      	str	r3, [r4, #16]
 800628c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006290:	2b00      	cmp	r3, #0
 8006292:	d09c      	beq.n	80061ce <_printf_float+0xae>
 8006294:	232d      	movs	r3, #45	; 0x2d
 8006296:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800629a:	e798      	b.n	80061ce <_printf_float+0xae>
 800629c:	9a06      	ldr	r2, [sp, #24]
 800629e:	2a47      	cmp	r2, #71	; 0x47
 80062a0:	d1be      	bne.n	8006220 <_printf_float+0x100>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1bc      	bne.n	8006220 <_printf_float+0x100>
 80062a6:	2301      	movs	r3, #1
 80062a8:	e7b9      	b.n	800621e <_printf_float+0xfe>
 80062aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80062ae:	d118      	bne.n	80062e2 <_printf_float+0x1c2>
 80062b0:	2900      	cmp	r1, #0
 80062b2:	6863      	ldr	r3, [r4, #4]
 80062b4:	dd0b      	ble.n	80062ce <_printf_float+0x1ae>
 80062b6:	6121      	str	r1, [r4, #16]
 80062b8:	b913      	cbnz	r3, 80062c0 <_printf_float+0x1a0>
 80062ba:	6822      	ldr	r2, [r4, #0]
 80062bc:	07d0      	lsls	r0, r2, #31
 80062be:	d502      	bpl.n	80062c6 <_printf_float+0x1a6>
 80062c0:	3301      	adds	r3, #1
 80062c2:	440b      	add	r3, r1
 80062c4:	6123      	str	r3, [r4, #16]
 80062c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80062c8:	f04f 0900 	mov.w	r9, #0
 80062cc:	e7de      	b.n	800628c <_printf_float+0x16c>
 80062ce:	b913      	cbnz	r3, 80062d6 <_printf_float+0x1b6>
 80062d0:	6822      	ldr	r2, [r4, #0]
 80062d2:	07d2      	lsls	r2, r2, #31
 80062d4:	d501      	bpl.n	80062da <_printf_float+0x1ba>
 80062d6:	3302      	adds	r3, #2
 80062d8:	e7f4      	b.n	80062c4 <_printf_float+0x1a4>
 80062da:	2301      	movs	r3, #1
 80062dc:	e7f2      	b.n	80062c4 <_printf_float+0x1a4>
 80062de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80062e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062e4:	4299      	cmp	r1, r3
 80062e6:	db05      	blt.n	80062f4 <_printf_float+0x1d4>
 80062e8:	6823      	ldr	r3, [r4, #0]
 80062ea:	6121      	str	r1, [r4, #16]
 80062ec:	07d8      	lsls	r0, r3, #31
 80062ee:	d5ea      	bpl.n	80062c6 <_printf_float+0x1a6>
 80062f0:	1c4b      	adds	r3, r1, #1
 80062f2:	e7e7      	b.n	80062c4 <_printf_float+0x1a4>
 80062f4:	2900      	cmp	r1, #0
 80062f6:	bfd4      	ite	le
 80062f8:	f1c1 0202 	rsble	r2, r1, #2
 80062fc:	2201      	movgt	r2, #1
 80062fe:	4413      	add	r3, r2
 8006300:	e7e0      	b.n	80062c4 <_printf_float+0x1a4>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	055a      	lsls	r2, r3, #21
 8006306:	d407      	bmi.n	8006318 <_printf_float+0x1f8>
 8006308:	6923      	ldr	r3, [r4, #16]
 800630a:	4642      	mov	r2, r8
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	d12c      	bne.n	8006370 <_printf_float+0x250>
 8006316:	e764      	b.n	80061e2 <_printf_float+0xc2>
 8006318:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800631c:	f240 80e0 	bls.w	80064e0 <_printf_float+0x3c0>
 8006320:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006324:	2200      	movs	r2, #0
 8006326:	2300      	movs	r3, #0
 8006328:	f7fa fbee 	bl	8000b08 <__aeabi_dcmpeq>
 800632c:	2800      	cmp	r0, #0
 800632e:	d034      	beq.n	800639a <_printf_float+0x27a>
 8006330:	4a37      	ldr	r2, [pc, #220]	; (8006410 <_printf_float+0x2f0>)
 8006332:	2301      	movs	r3, #1
 8006334:	4631      	mov	r1, r6
 8006336:	4628      	mov	r0, r5
 8006338:	47b8      	blx	r7
 800633a:	3001      	adds	r0, #1
 800633c:	f43f af51 	beq.w	80061e2 <_printf_float+0xc2>
 8006340:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006344:	429a      	cmp	r2, r3
 8006346:	db02      	blt.n	800634e <_printf_float+0x22e>
 8006348:	6823      	ldr	r3, [r4, #0]
 800634a:	07d8      	lsls	r0, r3, #31
 800634c:	d510      	bpl.n	8006370 <_printf_float+0x250>
 800634e:	ee18 3a10 	vmov	r3, s16
 8006352:	4652      	mov	r2, sl
 8006354:	4631      	mov	r1, r6
 8006356:	4628      	mov	r0, r5
 8006358:	47b8      	blx	r7
 800635a:	3001      	adds	r0, #1
 800635c:	f43f af41 	beq.w	80061e2 <_printf_float+0xc2>
 8006360:	f04f 0800 	mov.w	r8, #0
 8006364:	f104 091a 	add.w	r9, r4, #26
 8006368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800636a:	3b01      	subs	r3, #1
 800636c:	4543      	cmp	r3, r8
 800636e:	dc09      	bgt.n	8006384 <_printf_float+0x264>
 8006370:	6823      	ldr	r3, [r4, #0]
 8006372:	079b      	lsls	r3, r3, #30
 8006374:	f100 8105 	bmi.w	8006582 <_printf_float+0x462>
 8006378:	68e0      	ldr	r0, [r4, #12]
 800637a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800637c:	4298      	cmp	r0, r3
 800637e:	bfb8      	it	lt
 8006380:	4618      	movlt	r0, r3
 8006382:	e730      	b.n	80061e6 <_printf_float+0xc6>
 8006384:	2301      	movs	r3, #1
 8006386:	464a      	mov	r2, r9
 8006388:	4631      	mov	r1, r6
 800638a:	4628      	mov	r0, r5
 800638c:	47b8      	blx	r7
 800638e:	3001      	adds	r0, #1
 8006390:	f43f af27 	beq.w	80061e2 <_printf_float+0xc2>
 8006394:	f108 0801 	add.w	r8, r8, #1
 8006398:	e7e6      	b.n	8006368 <_printf_float+0x248>
 800639a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800639c:	2b00      	cmp	r3, #0
 800639e:	dc39      	bgt.n	8006414 <_printf_float+0x2f4>
 80063a0:	4a1b      	ldr	r2, [pc, #108]	; (8006410 <_printf_float+0x2f0>)
 80063a2:	2301      	movs	r3, #1
 80063a4:	4631      	mov	r1, r6
 80063a6:	4628      	mov	r0, r5
 80063a8:	47b8      	blx	r7
 80063aa:	3001      	adds	r0, #1
 80063ac:	f43f af19 	beq.w	80061e2 <_printf_float+0xc2>
 80063b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063b4:	4313      	orrs	r3, r2
 80063b6:	d102      	bne.n	80063be <_printf_float+0x29e>
 80063b8:	6823      	ldr	r3, [r4, #0]
 80063ba:	07d9      	lsls	r1, r3, #31
 80063bc:	d5d8      	bpl.n	8006370 <_printf_float+0x250>
 80063be:	ee18 3a10 	vmov	r3, s16
 80063c2:	4652      	mov	r2, sl
 80063c4:	4631      	mov	r1, r6
 80063c6:	4628      	mov	r0, r5
 80063c8:	47b8      	blx	r7
 80063ca:	3001      	adds	r0, #1
 80063cc:	f43f af09 	beq.w	80061e2 <_printf_float+0xc2>
 80063d0:	f04f 0900 	mov.w	r9, #0
 80063d4:	f104 0a1a 	add.w	sl, r4, #26
 80063d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063da:	425b      	negs	r3, r3
 80063dc:	454b      	cmp	r3, r9
 80063de:	dc01      	bgt.n	80063e4 <_printf_float+0x2c4>
 80063e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063e2:	e792      	b.n	800630a <_printf_float+0x1ea>
 80063e4:	2301      	movs	r3, #1
 80063e6:	4652      	mov	r2, sl
 80063e8:	4631      	mov	r1, r6
 80063ea:	4628      	mov	r0, r5
 80063ec:	47b8      	blx	r7
 80063ee:	3001      	adds	r0, #1
 80063f0:	f43f aef7 	beq.w	80061e2 <_printf_float+0xc2>
 80063f4:	f109 0901 	add.w	r9, r9, #1
 80063f8:	e7ee      	b.n	80063d8 <_printf_float+0x2b8>
 80063fa:	bf00      	nop
 80063fc:	7fefffff 	.word	0x7fefffff
 8006400:	08008e40 	.word	0x08008e40
 8006404:	08008e44 	.word	0x08008e44
 8006408:	08008e4c 	.word	0x08008e4c
 800640c:	08008e48 	.word	0x08008e48
 8006410:	08008e50 	.word	0x08008e50
 8006414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006416:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006418:	429a      	cmp	r2, r3
 800641a:	bfa8      	it	ge
 800641c:	461a      	movge	r2, r3
 800641e:	2a00      	cmp	r2, #0
 8006420:	4691      	mov	r9, r2
 8006422:	dc37      	bgt.n	8006494 <_printf_float+0x374>
 8006424:	f04f 0b00 	mov.w	fp, #0
 8006428:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800642c:	f104 021a 	add.w	r2, r4, #26
 8006430:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006432:	9305      	str	r3, [sp, #20]
 8006434:	eba3 0309 	sub.w	r3, r3, r9
 8006438:	455b      	cmp	r3, fp
 800643a:	dc33      	bgt.n	80064a4 <_printf_float+0x384>
 800643c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006440:	429a      	cmp	r2, r3
 8006442:	db3b      	blt.n	80064bc <_printf_float+0x39c>
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	07da      	lsls	r2, r3, #31
 8006448:	d438      	bmi.n	80064bc <_printf_float+0x39c>
 800644a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800644c:	9b05      	ldr	r3, [sp, #20]
 800644e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	eba2 0901 	sub.w	r9, r2, r1
 8006456:	4599      	cmp	r9, r3
 8006458:	bfa8      	it	ge
 800645a:	4699      	movge	r9, r3
 800645c:	f1b9 0f00 	cmp.w	r9, #0
 8006460:	dc35      	bgt.n	80064ce <_printf_float+0x3ae>
 8006462:	f04f 0800 	mov.w	r8, #0
 8006466:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800646a:	f104 0a1a 	add.w	sl, r4, #26
 800646e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006472:	1a9b      	subs	r3, r3, r2
 8006474:	eba3 0309 	sub.w	r3, r3, r9
 8006478:	4543      	cmp	r3, r8
 800647a:	f77f af79 	ble.w	8006370 <_printf_float+0x250>
 800647e:	2301      	movs	r3, #1
 8006480:	4652      	mov	r2, sl
 8006482:	4631      	mov	r1, r6
 8006484:	4628      	mov	r0, r5
 8006486:	47b8      	blx	r7
 8006488:	3001      	adds	r0, #1
 800648a:	f43f aeaa 	beq.w	80061e2 <_printf_float+0xc2>
 800648e:	f108 0801 	add.w	r8, r8, #1
 8006492:	e7ec      	b.n	800646e <_printf_float+0x34e>
 8006494:	4613      	mov	r3, r2
 8006496:	4631      	mov	r1, r6
 8006498:	4642      	mov	r2, r8
 800649a:	4628      	mov	r0, r5
 800649c:	47b8      	blx	r7
 800649e:	3001      	adds	r0, #1
 80064a0:	d1c0      	bne.n	8006424 <_printf_float+0x304>
 80064a2:	e69e      	b.n	80061e2 <_printf_float+0xc2>
 80064a4:	2301      	movs	r3, #1
 80064a6:	4631      	mov	r1, r6
 80064a8:	4628      	mov	r0, r5
 80064aa:	9205      	str	r2, [sp, #20]
 80064ac:	47b8      	blx	r7
 80064ae:	3001      	adds	r0, #1
 80064b0:	f43f ae97 	beq.w	80061e2 <_printf_float+0xc2>
 80064b4:	9a05      	ldr	r2, [sp, #20]
 80064b6:	f10b 0b01 	add.w	fp, fp, #1
 80064ba:	e7b9      	b.n	8006430 <_printf_float+0x310>
 80064bc:	ee18 3a10 	vmov	r3, s16
 80064c0:	4652      	mov	r2, sl
 80064c2:	4631      	mov	r1, r6
 80064c4:	4628      	mov	r0, r5
 80064c6:	47b8      	blx	r7
 80064c8:	3001      	adds	r0, #1
 80064ca:	d1be      	bne.n	800644a <_printf_float+0x32a>
 80064cc:	e689      	b.n	80061e2 <_printf_float+0xc2>
 80064ce:	9a05      	ldr	r2, [sp, #20]
 80064d0:	464b      	mov	r3, r9
 80064d2:	4442      	add	r2, r8
 80064d4:	4631      	mov	r1, r6
 80064d6:	4628      	mov	r0, r5
 80064d8:	47b8      	blx	r7
 80064da:	3001      	adds	r0, #1
 80064dc:	d1c1      	bne.n	8006462 <_printf_float+0x342>
 80064de:	e680      	b.n	80061e2 <_printf_float+0xc2>
 80064e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064e2:	2a01      	cmp	r2, #1
 80064e4:	dc01      	bgt.n	80064ea <_printf_float+0x3ca>
 80064e6:	07db      	lsls	r3, r3, #31
 80064e8:	d538      	bpl.n	800655c <_printf_float+0x43c>
 80064ea:	2301      	movs	r3, #1
 80064ec:	4642      	mov	r2, r8
 80064ee:	4631      	mov	r1, r6
 80064f0:	4628      	mov	r0, r5
 80064f2:	47b8      	blx	r7
 80064f4:	3001      	adds	r0, #1
 80064f6:	f43f ae74 	beq.w	80061e2 <_printf_float+0xc2>
 80064fa:	ee18 3a10 	vmov	r3, s16
 80064fe:	4652      	mov	r2, sl
 8006500:	4631      	mov	r1, r6
 8006502:	4628      	mov	r0, r5
 8006504:	47b8      	blx	r7
 8006506:	3001      	adds	r0, #1
 8006508:	f43f ae6b 	beq.w	80061e2 <_printf_float+0xc2>
 800650c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006510:	2200      	movs	r2, #0
 8006512:	2300      	movs	r3, #0
 8006514:	f7fa faf8 	bl	8000b08 <__aeabi_dcmpeq>
 8006518:	b9d8      	cbnz	r0, 8006552 <_printf_float+0x432>
 800651a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800651c:	f108 0201 	add.w	r2, r8, #1
 8006520:	3b01      	subs	r3, #1
 8006522:	4631      	mov	r1, r6
 8006524:	4628      	mov	r0, r5
 8006526:	47b8      	blx	r7
 8006528:	3001      	adds	r0, #1
 800652a:	d10e      	bne.n	800654a <_printf_float+0x42a>
 800652c:	e659      	b.n	80061e2 <_printf_float+0xc2>
 800652e:	2301      	movs	r3, #1
 8006530:	4652      	mov	r2, sl
 8006532:	4631      	mov	r1, r6
 8006534:	4628      	mov	r0, r5
 8006536:	47b8      	blx	r7
 8006538:	3001      	adds	r0, #1
 800653a:	f43f ae52 	beq.w	80061e2 <_printf_float+0xc2>
 800653e:	f108 0801 	add.w	r8, r8, #1
 8006542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006544:	3b01      	subs	r3, #1
 8006546:	4543      	cmp	r3, r8
 8006548:	dcf1      	bgt.n	800652e <_printf_float+0x40e>
 800654a:	464b      	mov	r3, r9
 800654c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006550:	e6dc      	b.n	800630c <_printf_float+0x1ec>
 8006552:	f04f 0800 	mov.w	r8, #0
 8006556:	f104 0a1a 	add.w	sl, r4, #26
 800655a:	e7f2      	b.n	8006542 <_printf_float+0x422>
 800655c:	2301      	movs	r3, #1
 800655e:	4642      	mov	r2, r8
 8006560:	e7df      	b.n	8006522 <_printf_float+0x402>
 8006562:	2301      	movs	r3, #1
 8006564:	464a      	mov	r2, r9
 8006566:	4631      	mov	r1, r6
 8006568:	4628      	mov	r0, r5
 800656a:	47b8      	blx	r7
 800656c:	3001      	adds	r0, #1
 800656e:	f43f ae38 	beq.w	80061e2 <_printf_float+0xc2>
 8006572:	f108 0801 	add.w	r8, r8, #1
 8006576:	68e3      	ldr	r3, [r4, #12]
 8006578:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800657a:	1a5b      	subs	r3, r3, r1
 800657c:	4543      	cmp	r3, r8
 800657e:	dcf0      	bgt.n	8006562 <_printf_float+0x442>
 8006580:	e6fa      	b.n	8006378 <_printf_float+0x258>
 8006582:	f04f 0800 	mov.w	r8, #0
 8006586:	f104 0919 	add.w	r9, r4, #25
 800658a:	e7f4      	b.n	8006576 <_printf_float+0x456>

0800658c <_printf_common>:
 800658c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006590:	4616      	mov	r6, r2
 8006592:	4699      	mov	r9, r3
 8006594:	688a      	ldr	r2, [r1, #8]
 8006596:	690b      	ldr	r3, [r1, #16]
 8006598:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800659c:	4293      	cmp	r3, r2
 800659e:	bfb8      	it	lt
 80065a0:	4613      	movlt	r3, r2
 80065a2:	6033      	str	r3, [r6, #0]
 80065a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065a8:	4607      	mov	r7, r0
 80065aa:	460c      	mov	r4, r1
 80065ac:	b10a      	cbz	r2, 80065b2 <_printf_common+0x26>
 80065ae:	3301      	adds	r3, #1
 80065b0:	6033      	str	r3, [r6, #0]
 80065b2:	6823      	ldr	r3, [r4, #0]
 80065b4:	0699      	lsls	r1, r3, #26
 80065b6:	bf42      	ittt	mi
 80065b8:	6833      	ldrmi	r3, [r6, #0]
 80065ba:	3302      	addmi	r3, #2
 80065bc:	6033      	strmi	r3, [r6, #0]
 80065be:	6825      	ldr	r5, [r4, #0]
 80065c0:	f015 0506 	ands.w	r5, r5, #6
 80065c4:	d106      	bne.n	80065d4 <_printf_common+0x48>
 80065c6:	f104 0a19 	add.w	sl, r4, #25
 80065ca:	68e3      	ldr	r3, [r4, #12]
 80065cc:	6832      	ldr	r2, [r6, #0]
 80065ce:	1a9b      	subs	r3, r3, r2
 80065d0:	42ab      	cmp	r3, r5
 80065d2:	dc26      	bgt.n	8006622 <_printf_common+0x96>
 80065d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065d8:	1e13      	subs	r3, r2, #0
 80065da:	6822      	ldr	r2, [r4, #0]
 80065dc:	bf18      	it	ne
 80065de:	2301      	movne	r3, #1
 80065e0:	0692      	lsls	r2, r2, #26
 80065e2:	d42b      	bmi.n	800663c <_printf_common+0xb0>
 80065e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065e8:	4649      	mov	r1, r9
 80065ea:	4638      	mov	r0, r7
 80065ec:	47c0      	blx	r8
 80065ee:	3001      	adds	r0, #1
 80065f0:	d01e      	beq.n	8006630 <_printf_common+0xa4>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	68e5      	ldr	r5, [r4, #12]
 80065f6:	6832      	ldr	r2, [r6, #0]
 80065f8:	f003 0306 	and.w	r3, r3, #6
 80065fc:	2b04      	cmp	r3, #4
 80065fe:	bf08      	it	eq
 8006600:	1aad      	subeq	r5, r5, r2
 8006602:	68a3      	ldr	r3, [r4, #8]
 8006604:	6922      	ldr	r2, [r4, #16]
 8006606:	bf0c      	ite	eq
 8006608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800660c:	2500      	movne	r5, #0
 800660e:	4293      	cmp	r3, r2
 8006610:	bfc4      	itt	gt
 8006612:	1a9b      	subgt	r3, r3, r2
 8006614:	18ed      	addgt	r5, r5, r3
 8006616:	2600      	movs	r6, #0
 8006618:	341a      	adds	r4, #26
 800661a:	42b5      	cmp	r5, r6
 800661c:	d11a      	bne.n	8006654 <_printf_common+0xc8>
 800661e:	2000      	movs	r0, #0
 8006620:	e008      	b.n	8006634 <_printf_common+0xa8>
 8006622:	2301      	movs	r3, #1
 8006624:	4652      	mov	r2, sl
 8006626:	4649      	mov	r1, r9
 8006628:	4638      	mov	r0, r7
 800662a:	47c0      	blx	r8
 800662c:	3001      	adds	r0, #1
 800662e:	d103      	bne.n	8006638 <_printf_common+0xac>
 8006630:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006638:	3501      	adds	r5, #1
 800663a:	e7c6      	b.n	80065ca <_printf_common+0x3e>
 800663c:	18e1      	adds	r1, r4, r3
 800663e:	1c5a      	adds	r2, r3, #1
 8006640:	2030      	movs	r0, #48	; 0x30
 8006642:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006646:	4422      	add	r2, r4
 8006648:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800664c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006650:	3302      	adds	r3, #2
 8006652:	e7c7      	b.n	80065e4 <_printf_common+0x58>
 8006654:	2301      	movs	r3, #1
 8006656:	4622      	mov	r2, r4
 8006658:	4649      	mov	r1, r9
 800665a:	4638      	mov	r0, r7
 800665c:	47c0      	blx	r8
 800665e:	3001      	adds	r0, #1
 8006660:	d0e6      	beq.n	8006630 <_printf_common+0xa4>
 8006662:	3601      	adds	r6, #1
 8006664:	e7d9      	b.n	800661a <_printf_common+0x8e>
	...

08006668 <_printf_i>:
 8006668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800666c:	460c      	mov	r4, r1
 800666e:	4691      	mov	r9, r2
 8006670:	7e27      	ldrb	r7, [r4, #24]
 8006672:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006674:	2f78      	cmp	r7, #120	; 0x78
 8006676:	4680      	mov	r8, r0
 8006678:	469a      	mov	sl, r3
 800667a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800667e:	d807      	bhi.n	8006690 <_printf_i+0x28>
 8006680:	2f62      	cmp	r7, #98	; 0x62
 8006682:	d80a      	bhi.n	800669a <_printf_i+0x32>
 8006684:	2f00      	cmp	r7, #0
 8006686:	f000 80d8 	beq.w	800683a <_printf_i+0x1d2>
 800668a:	2f58      	cmp	r7, #88	; 0x58
 800668c:	f000 80a3 	beq.w	80067d6 <_printf_i+0x16e>
 8006690:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006694:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006698:	e03a      	b.n	8006710 <_printf_i+0xa8>
 800669a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800669e:	2b15      	cmp	r3, #21
 80066a0:	d8f6      	bhi.n	8006690 <_printf_i+0x28>
 80066a2:	a001      	add	r0, pc, #4	; (adr r0, 80066a8 <_printf_i+0x40>)
 80066a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80066a8:	08006701 	.word	0x08006701
 80066ac:	08006715 	.word	0x08006715
 80066b0:	08006691 	.word	0x08006691
 80066b4:	08006691 	.word	0x08006691
 80066b8:	08006691 	.word	0x08006691
 80066bc:	08006691 	.word	0x08006691
 80066c0:	08006715 	.word	0x08006715
 80066c4:	08006691 	.word	0x08006691
 80066c8:	08006691 	.word	0x08006691
 80066cc:	08006691 	.word	0x08006691
 80066d0:	08006691 	.word	0x08006691
 80066d4:	08006821 	.word	0x08006821
 80066d8:	08006745 	.word	0x08006745
 80066dc:	08006803 	.word	0x08006803
 80066e0:	08006691 	.word	0x08006691
 80066e4:	08006691 	.word	0x08006691
 80066e8:	08006843 	.word	0x08006843
 80066ec:	08006691 	.word	0x08006691
 80066f0:	08006745 	.word	0x08006745
 80066f4:	08006691 	.word	0x08006691
 80066f8:	08006691 	.word	0x08006691
 80066fc:	0800680b 	.word	0x0800680b
 8006700:	680b      	ldr	r3, [r1, #0]
 8006702:	1d1a      	adds	r2, r3, #4
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	600a      	str	r2, [r1, #0]
 8006708:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800670c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006710:	2301      	movs	r3, #1
 8006712:	e0a3      	b.n	800685c <_printf_i+0x1f4>
 8006714:	6825      	ldr	r5, [r4, #0]
 8006716:	6808      	ldr	r0, [r1, #0]
 8006718:	062e      	lsls	r6, r5, #24
 800671a:	f100 0304 	add.w	r3, r0, #4
 800671e:	d50a      	bpl.n	8006736 <_printf_i+0xce>
 8006720:	6805      	ldr	r5, [r0, #0]
 8006722:	600b      	str	r3, [r1, #0]
 8006724:	2d00      	cmp	r5, #0
 8006726:	da03      	bge.n	8006730 <_printf_i+0xc8>
 8006728:	232d      	movs	r3, #45	; 0x2d
 800672a:	426d      	negs	r5, r5
 800672c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006730:	485e      	ldr	r0, [pc, #376]	; (80068ac <_printf_i+0x244>)
 8006732:	230a      	movs	r3, #10
 8006734:	e019      	b.n	800676a <_printf_i+0x102>
 8006736:	f015 0f40 	tst.w	r5, #64	; 0x40
 800673a:	6805      	ldr	r5, [r0, #0]
 800673c:	600b      	str	r3, [r1, #0]
 800673e:	bf18      	it	ne
 8006740:	b22d      	sxthne	r5, r5
 8006742:	e7ef      	b.n	8006724 <_printf_i+0xbc>
 8006744:	680b      	ldr	r3, [r1, #0]
 8006746:	6825      	ldr	r5, [r4, #0]
 8006748:	1d18      	adds	r0, r3, #4
 800674a:	6008      	str	r0, [r1, #0]
 800674c:	0628      	lsls	r0, r5, #24
 800674e:	d501      	bpl.n	8006754 <_printf_i+0xec>
 8006750:	681d      	ldr	r5, [r3, #0]
 8006752:	e002      	b.n	800675a <_printf_i+0xf2>
 8006754:	0669      	lsls	r1, r5, #25
 8006756:	d5fb      	bpl.n	8006750 <_printf_i+0xe8>
 8006758:	881d      	ldrh	r5, [r3, #0]
 800675a:	4854      	ldr	r0, [pc, #336]	; (80068ac <_printf_i+0x244>)
 800675c:	2f6f      	cmp	r7, #111	; 0x6f
 800675e:	bf0c      	ite	eq
 8006760:	2308      	moveq	r3, #8
 8006762:	230a      	movne	r3, #10
 8006764:	2100      	movs	r1, #0
 8006766:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800676a:	6866      	ldr	r6, [r4, #4]
 800676c:	60a6      	str	r6, [r4, #8]
 800676e:	2e00      	cmp	r6, #0
 8006770:	bfa2      	ittt	ge
 8006772:	6821      	ldrge	r1, [r4, #0]
 8006774:	f021 0104 	bicge.w	r1, r1, #4
 8006778:	6021      	strge	r1, [r4, #0]
 800677a:	b90d      	cbnz	r5, 8006780 <_printf_i+0x118>
 800677c:	2e00      	cmp	r6, #0
 800677e:	d04d      	beq.n	800681c <_printf_i+0x1b4>
 8006780:	4616      	mov	r6, r2
 8006782:	fbb5 f1f3 	udiv	r1, r5, r3
 8006786:	fb03 5711 	mls	r7, r3, r1, r5
 800678a:	5dc7      	ldrb	r7, [r0, r7]
 800678c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006790:	462f      	mov	r7, r5
 8006792:	42bb      	cmp	r3, r7
 8006794:	460d      	mov	r5, r1
 8006796:	d9f4      	bls.n	8006782 <_printf_i+0x11a>
 8006798:	2b08      	cmp	r3, #8
 800679a:	d10b      	bne.n	80067b4 <_printf_i+0x14c>
 800679c:	6823      	ldr	r3, [r4, #0]
 800679e:	07df      	lsls	r7, r3, #31
 80067a0:	d508      	bpl.n	80067b4 <_printf_i+0x14c>
 80067a2:	6923      	ldr	r3, [r4, #16]
 80067a4:	6861      	ldr	r1, [r4, #4]
 80067a6:	4299      	cmp	r1, r3
 80067a8:	bfde      	ittt	le
 80067aa:	2330      	movle	r3, #48	; 0x30
 80067ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067b0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80067b4:	1b92      	subs	r2, r2, r6
 80067b6:	6122      	str	r2, [r4, #16]
 80067b8:	f8cd a000 	str.w	sl, [sp]
 80067bc:	464b      	mov	r3, r9
 80067be:	aa03      	add	r2, sp, #12
 80067c0:	4621      	mov	r1, r4
 80067c2:	4640      	mov	r0, r8
 80067c4:	f7ff fee2 	bl	800658c <_printf_common>
 80067c8:	3001      	adds	r0, #1
 80067ca:	d14c      	bne.n	8006866 <_printf_i+0x1fe>
 80067cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067d0:	b004      	add	sp, #16
 80067d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067d6:	4835      	ldr	r0, [pc, #212]	; (80068ac <_printf_i+0x244>)
 80067d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80067dc:	6823      	ldr	r3, [r4, #0]
 80067de:	680e      	ldr	r6, [r1, #0]
 80067e0:	061f      	lsls	r7, r3, #24
 80067e2:	f856 5b04 	ldr.w	r5, [r6], #4
 80067e6:	600e      	str	r6, [r1, #0]
 80067e8:	d514      	bpl.n	8006814 <_printf_i+0x1ac>
 80067ea:	07d9      	lsls	r1, r3, #31
 80067ec:	bf44      	itt	mi
 80067ee:	f043 0320 	orrmi.w	r3, r3, #32
 80067f2:	6023      	strmi	r3, [r4, #0]
 80067f4:	b91d      	cbnz	r5, 80067fe <_printf_i+0x196>
 80067f6:	6823      	ldr	r3, [r4, #0]
 80067f8:	f023 0320 	bic.w	r3, r3, #32
 80067fc:	6023      	str	r3, [r4, #0]
 80067fe:	2310      	movs	r3, #16
 8006800:	e7b0      	b.n	8006764 <_printf_i+0xfc>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	f043 0320 	orr.w	r3, r3, #32
 8006808:	6023      	str	r3, [r4, #0]
 800680a:	2378      	movs	r3, #120	; 0x78
 800680c:	4828      	ldr	r0, [pc, #160]	; (80068b0 <_printf_i+0x248>)
 800680e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006812:	e7e3      	b.n	80067dc <_printf_i+0x174>
 8006814:	065e      	lsls	r6, r3, #25
 8006816:	bf48      	it	mi
 8006818:	b2ad      	uxthmi	r5, r5
 800681a:	e7e6      	b.n	80067ea <_printf_i+0x182>
 800681c:	4616      	mov	r6, r2
 800681e:	e7bb      	b.n	8006798 <_printf_i+0x130>
 8006820:	680b      	ldr	r3, [r1, #0]
 8006822:	6826      	ldr	r6, [r4, #0]
 8006824:	6960      	ldr	r0, [r4, #20]
 8006826:	1d1d      	adds	r5, r3, #4
 8006828:	600d      	str	r5, [r1, #0]
 800682a:	0635      	lsls	r5, r6, #24
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	d501      	bpl.n	8006834 <_printf_i+0x1cc>
 8006830:	6018      	str	r0, [r3, #0]
 8006832:	e002      	b.n	800683a <_printf_i+0x1d2>
 8006834:	0671      	lsls	r1, r6, #25
 8006836:	d5fb      	bpl.n	8006830 <_printf_i+0x1c8>
 8006838:	8018      	strh	r0, [r3, #0]
 800683a:	2300      	movs	r3, #0
 800683c:	6123      	str	r3, [r4, #16]
 800683e:	4616      	mov	r6, r2
 8006840:	e7ba      	b.n	80067b8 <_printf_i+0x150>
 8006842:	680b      	ldr	r3, [r1, #0]
 8006844:	1d1a      	adds	r2, r3, #4
 8006846:	600a      	str	r2, [r1, #0]
 8006848:	681e      	ldr	r6, [r3, #0]
 800684a:	6862      	ldr	r2, [r4, #4]
 800684c:	2100      	movs	r1, #0
 800684e:	4630      	mov	r0, r6
 8006850:	f7f9 fce6 	bl	8000220 <memchr>
 8006854:	b108      	cbz	r0, 800685a <_printf_i+0x1f2>
 8006856:	1b80      	subs	r0, r0, r6
 8006858:	6060      	str	r0, [r4, #4]
 800685a:	6863      	ldr	r3, [r4, #4]
 800685c:	6123      	str	r3, [r4, #16]
 800685e:	2300      	movs	r3, #0
 8006860:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006864:	e7a8      	b.n	80067b8 <_printf_i+0x150>
 8006866:	6923      	ldr	r3, [r4, #16]
 8006868:	4632      	mov	r2, r6
 800686a:	4649      	mov	r1, r9
 800686c:	4640      	mov	r0, r8
 800686e:	47d0      	blx	sl
 8006870:	3001      	adds	r0, #1
 8006872:	d0ab      	beq.n	80067cc <_printf_i+0x164>
 8006874:	6823      	ldr	r3, [r4, #0]
 8006876:	079b      	lsls	r3, r3, #30
 8006878:	d413      	bmi.n	80068a2 <_printf_i+0x23a>
 800687a:	68e0      	ldr	r0, [r4, #12]
 800687c:	9b03      	ldr	r3, [sp, #12]
 800687e:	4298      	cmp	r0, r3
 8006880:	bfb8      	it	lt
 8006882:	4618      	movlt	r0, r3
 8006884:	e7a4      	b.n	80067d0 <_printf_i+0x168>
 8006886:	2301      	movs	r3, #1
 8006888:	4632      	mov	r2, r6
 800688a:	4649      	mov	r1, r9
 800688c:	4640      	mov	r0, r8
 800688e:	47d0      	blx	sl
 8006890:	3001      	adds	r0, #1
 8006892:	d09b      	beq.n	80067cc <_printf_i+0x164>
 8006894:	3501      	adds	r5, #1
 8006896:	68e3      	ldr	r3, [r4, #12]
 8006898:	9903      	ldr	r1, [sp, #12]
 800689a:	1a5b      	subs	r3, r3, r1
 800689c:	42ab      	cmp	r3, r5
 800689e:	dcf2      	bgt.n	8006886 <_printf_i+0x21e>
 80068a0:	e7eb      	b.n	800687a <_printf_i+0x212>
 80068a2:	2500      	movs	r5, #0
 80068a4:	f104 0619 	add.w	r6, r4, #25
 80068a8:	e7f5      	b.n	8006896 <_printf_i+0x22e>
 80068aa:	bf00      	nop
 80068ac:	08008e52 	.word	0x08008e52
 80068b0:	08008e63 	.word	0x08008e63

080068b4 <siprintf>:
 80068b4:	b40e      	push	{r1, r2, r3}
 80068b6:	b500      	push	{lr}
 80068b8:	b09c      	sub	sp, #112	; 0x70
 80068ba:	ab1d      	add	r3, sp, #116	; 0x74
 80068bc:	9002      	str	r0, [sp, #8]
 80068be:	9006      	str	r0, [sp, #24]
 80068c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068c4:	4809      	ldr	r0, [pc, #36]	; (80068ec <siprintf+0x38>)
 80068c6:	9107      	str	r1, [sp, #28]
 80068c8:	9104      	str	r1, [sp, #16]
 80068ca:	4909      	ldr	r1, [pc, #36]	; (80068f0 <siprintf+0x3c>)
 80068cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80068d0:	9105      	str	r1, [sp, #20]
 80068d2:	6800      	ldr	r0, [r0, #0]
 80068d4:	9301      	str	r3, [sp, #4]
 80068d6:	a902      	add	r1, sp, #8
 80068d8:	f001 fb34 	bl	8007f44 <_svfiprintf_r>
 80068dc:	9b02      	ldr	r3, [sp, #8]
 80068de:	2200      	movs	r2, #0
 80068e0:	701a      	strb	r2, [r3, #0]
 80068e2:	b01c      	add	sp, #112	; 0x70
 80068e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80068e8:	b003      	add	sp, #12
 80068ea:	4770      	bx	lr
 80068ec:	20000028 	.word	0x20000028
 80068f0:	ffff0208 	.word	0xffff0208

080068f4 <quorem>:
 80068f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f8:	6903      	ldr	r3, [r0, #16]
 80068fa:	690c      	ldr	r4, [r1, #16]
 80068fc:	42a3      	cmp	r3, r4
 80068fe:	4607      	mov	r7, r0
 8006900:	f2c0 8081 	blt.w	8006a06 <quorem+0x112>
 8006904:	3c01      	subs	r4, #1
 8006906:	f101 0814 	add.w	r8, r1, #20
 800690a:	f100 0514 	add.w	r5, r0, #20
 800690e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006912:	9301      	str	r3, [sp, #4]
 8006914:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006918:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800691c:	3301      	adds	r3, #1
 800691e:	429a      	cmp	r2, r3
 8006920:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006924:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006928:	fbb2 f6f3 	udiv	r6, r2, r3
 800692c:	d331      	bcc.n	8006992 <quorem+0x9e>
 800692e:	f04f 0e00 	mov.w	lr, #0
 8006932:	4640      	mov	r0, r8
 8006934:	46ac      	mov	ip, r5
 8006936:	46f2      	mov	sl, lr
 8006938:	f850 2b04 	ldr.w	r2, [r0], #4
 800693c:	b293      	uxth	r3, r2
 800693e:	fb06 e303 	mla	r3, r6, r3, lr
 8006942:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006946:	b29b      	uxth	r3, r3
 8006948:	ebaa 0303 	sub.w	r3, sl, r3
 800694c:	0c12      	lsrs	r2, r2, #16
 800694e:	f8dc a000 	ldr.w	sl, [ip]
 8006952:	fb06 e202 	mla	r2, r6, r2, lr
 8006956:	fa13 f38a 	uxtah	r3, r3, sl
 800695a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800695e:	fa1f fa82 	uxth.w	sl, r2
 8006962:	f8dc 2000 	ldr.w	r2, [ip]
 8006966:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800696a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800696e:	b29b      	uxth	r3, r3
 8006970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006974:	4581      	cmp	r9, r0
 8006976:	f84c 3b04 	str.w	r3, [ip], #4
 800697a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800697e:	d2db      	bcs.n	8006938 <quorem+0x44>
 8006980:	f855 300b 	ldr.w	r3, [r5, fp]
 8006984:	b92b      	cbnz	r3, 8006992 <quorem+0x9e>
 8006986:	9b01      	ldr	r3, [sp, #4]
 8006988:	3b04      	subs	r3, #4
 800698a:	429d      	cmp	r5, r3
 800698c:	461a      	mov	r2, r3
 800698e:	d32e      	bcc.n	80069ee <quorem+0xfa>
 8006990:	613c      	str	r4, [r7, #16]
 8006992:	4638      	mov	r0, r7
 8006994:	f001 f8c0 	bl	8007b18 <__mcmp>
 8006998:	2800      	cmp	r0, #0
 800699a:	db24      	blt.n	80069e6 <quorem+0xf2>
 800699c:	3601      	adds	r6, #1
 800699e:	4628      	mov	r0, r5
 80069a0:	f04f 0c00 	mov.w	ip, #0
 80069a4:	f858 2b04 	ldr.w	r2, [r8], #4
 80069a8:	f8d0 e000 	ldr.w	lr, [r0]
 80069ac:	b293      	uxth	r3, r2
 80069ae:	ebac 0303 	sub.w	r3, ip, r3
 80069b2:	0c12      	lsrs	r2, r2, #16
 80069b4:	fa13 f38e 	uxtah	r3, r3, lr
 80069b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80069bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069c6:	45c1      	cmp	r9, r8
 80069c8:	f840 3b04 	str.w	r3, [r0], #4
 80069cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80069d0:	d2e8      	bcs.n	80069a4 <quorem+0xb0>
 80069d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069da:	b922      	cbnz	r2, 80069e6 <quorem+0xf2>
 80069dc:	3b04      	subs	r3, #4
 80069de:	429d      	cmp	r5, r3
 80069e0:	461a      	mov	r2, r3
 80069e2:	d30a      	bcc.n	80069fa <quorem+0x106>
 80069e4:	613c      	str	r4, [r7, #16]
 80069e6:	4630      	mov	r0, r6
 80069e8:	b003      	add	sp, #12
 80069ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ee:	6812      	ldr	r2, [r2, #0]
 80069f0:	3b04      	subs	r3, #4
 80069f2:	2a00      	cmp	r2, #0
 80069f4:	d1cc      	bne.n	8006990 <quorem+0x9c>
 80069f6:	3c01      	subs	r4, #1
 80069f8:	e7c7      	b.n	800698a <quorem+0x96>
 80069fa:	6812      	ldr	r2, [r2, #0]
 80069fc:	3b04      	subs	r3, #4
 80069fe:	2a00      	cmp	r2, #0
 8006a00:	d1f0      	bne.n	80069e4 <quorem+0xf0>
 8006a02:	3c01      	subs	r4, #1
 8006a04:	e7eb      	b.n	80069de <quorem+0xea>
 8006a06:	2000      	movs	r0, #0
 8006a08:	e7ee      	b.n	80069e8 <quorem+0xf4>
 8006a0a:	0000      	movs	r0, r0
 8006a0c:	0000      	movs	r0, r0
	...

08006a10 <_dtoa_r>:
 8006a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a14:	ed2d 8b02 	vpush	{d8}
 8006a18:	ec57 6b10 	vmov	r6, r7, d0
 8006a1c:	b095      	sub	sp, #84	; 0x54
 8006a1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006a20:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a24:	9105      	str	r1, [sp, #20]
 8006a26:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	9209      	str	r2, [sp, #36]	; 0x24
 8006a2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a30:	b975      	cbnz	r5, 8006a50 <_dtoa_r+0x40>
 8006a32:	2010      	movs	r0, #16
 8006a34:	f000 fddc 	bl	80075f0 <malloc>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	6260      	str	r0, [r4, #36]	; 0x24
 8006a3c:	b920      	cbnz	r0, 8006a48 <_dtoa_r+0x38>
 8006a3e:	4bb2      	ldr	r3, [pc, #712]	; (8006d08 <_dtoa_r+0x2f8>)
 8006a40:	21ea      	movs	r1, #234	; 0xea
 8006a42:	48b2      	ldr	r0, [pc, #712]	; (8006d0c <_dtoa_r+0x2fc>)
 8006a44:	f001 fb8e 	bl	8008164 <__assert_func>
 8006a48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006a4c:	6005      	str	r5, [r0, #0]
 8006a4e:	60c5      	str	r5, [r0, #12]
 8006a50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a52:	6819      	ldr	r1, [r3, #0]
 8006a54:	b151      	cbz	r1, 8006a6c <_dtoa_r+0x5c>
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	604a      	str	r2, [r1, #4]
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	4093      	lsls	r3, r2
 8006a5e:	608b      	str	r3, [r1, #8]
 8006a60:	4620      	mov	r0, r4
 8006a62:	f000 fe1b 	bl	800769c <_Bfree>
 8006a66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a68:	2200      	movs	r2, #0
 8006a6a:	601a      	str	r2, [r3, #0]
 8006a6c:	1e3b      	subs	r3, r7, #0
 8006a6e:	bfb9      	ittee	lt
 8006a70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006a74:	9303      	strlt	r3, [sp, #12]
 8006a76:	2300      	movge	r3, #0
 8006a78:	f8c8 3000 	strge.w	r3, [r8]
 8006a7c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006a80:	4ba3      	ldr	r3, [pc, #652]	; (8006d10 <_dtoa_r+0x300>)
 8006a82:	bfbc      	itt	lt
 8006a84:	2201      	movlt	r2, #1
 8006a86:	f8c8 2000 	strlt.w	r2, [r8]
 8006a8a:	ea33 0309 	bics.w	r3, r3, r9
 8006a8e:	d11b      	bne.n	8006ac8 <_dtoa_r+0xb8>
 8006a90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a92:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a96:	6013      	str	r3, [r2, #0]
 8006a98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a9c:	4333      	orrs	r3, r6
 8006a9e:	f000 857a 	beq.w	8007596 <_dtoa_r+0xb86>
 8006aa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006aa4:	b963      	cbnz	r3, 8006ac0 <_dtoa_r+0xb0>
 8006aa6:	4b9b      	ldr	r3, [pc, #620]	; (8006d14 <_dtoa_r+0x304>)
 8006aa8:	e024      	b.n	8006af4 <_dtoa_r+0xe4>
 8006aaa:	4b9b      	ldr	r3, [pc, #620]	; (8006d18 <_dtoa_r+0x308>)
 8006aac:	9300      	str	r3, [sp, #0]
 8006aae:	3308      	adds	r3, #8
 8006ab0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	9800      	ldr	r0, [sp, #0]
 8006ab6:	b015      	add	sp, #84	; 0x54
 8006ab8:	ecbd 8b02 	vpop	{d8}
 8006abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ac0:	4b94      	ldr	r3, [pc, #592]	; (8006d14 <_dtoa_r+0x304>)
 8006ac2:	9300      	str	r3, [sp, #0]
 8006ac4:	3303      	adds	r3, #3
 8006ac6:	e7f3      	b.n	8006ab0 <_dtoa_r+0xa0>
 8006ac8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006acc:	2200      	movs	r2, #0
 8006ace:	ec51 0b17 	vmov	r0, r1, d7
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006ad8:	f7fa f816 	bl	8000b08 <__aeabi_dcmpeq>
 8006adc:	4680      	mov	r8, r0
 8006ade:	b158      	cbz	r0, 8006af8 <_dtoa_r+0xe8>
 8006ae0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	6013      	str	r3, [r2, #0]
 8006ae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 8551 	beq.w	8007590 <_dtoa_r+0xb80>
 8006aee:	488b      	ldr	r0, [pc, #556]	; (8006d1c <_dtoa_r+0x30c>)
 8006af0:	6018      	str	r0, [r3, #0]
 8006af2:	1e43      	subs	r3, r0, #1
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	e7dd      	b.n	8006ab4 <_dtoa_r+0xa4>
 8006af8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006afc:	aa12      	add	r2, sp, #72	; 0x48
 8006afe:	a913      	add	r1, sp, #76	; 0x4c
 8006b00:	4620      	mov	r0, r4
 8006b02:	f001 f8ad 	bl	8007c60 <__d2b>
 8006b06:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006b0a:	4683      	mov	fp, r0
 8006b0c:	2d00      	cmp	r5, #0
 8006b0e:	d07c      	beq.n	8006c0a <_dtoa_r+0x1fa>
 8006b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b12:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006b16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b1a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006b1e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006b22:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006b26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006b2a:	4b7d      	ldr	r3, [pc, #500]	; (8006d20 <_dtoa_r+0x310>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	4630      	mov	r0, r6
 8006b30:	4639      	mov	r1, r7
 8006b32:	f7f9 fbc9 	bl	80002c8 <__aeabi_dsub>
 8006b36:	a36e      	add	r3, pc, #440	; (adr r3, 8006cf0 <_dtoa_r+0x2e0>)
 8006b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3c:	f7f9 fd7c 	bl	8000638 <__aeabi_dmul>
 8006b40:	a36d      	add	r3, pc, #436	; (adr r3, 8006cf8 <_dtoa_r+0x2e8>)
 8006b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b46:	f7f9 fbc1 	bl	80002cc <__adddf3>
 8006b4a:	4606      	mov	r6, r0
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	460f      	mov	r7, r1
 8006b50:	f7f9 fd08 	bl	8000564 <__aeabi_i2d>
 8006b54:	a36a      	add	r3, pc, #424	; (adr r3, 8006d00 <_dtoa_r+0x2f0>)
 8006b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5a:	f7f9 fd6d 	bl	8000638 <__aeabi_dmul>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	460b      	mov	r3, r1
 8006b62:	4630      	mov	r0, r6
 8006b64:	4639      	mov	r1, r7
 8006b66:	f7f9 fbb1 	bl	80002cc <__adddf3>
 8006b6a:	4606      	mov	r6, r0
 8006b6c:	460f      	mov	r7, r1
 8006b6e:	f7fa f813 	bl	8000b98 <__aeabi_d2iz>
 8006b72:	2200      	movs	r2, #0
 8006b74:	4682      	mov	sl, r0
 8006b76:	2300      	movs	r3, #0
 8006b78:	4630      	mov	r0, r6
 8006b7a:	4639      	mov	r1, r7
 8006b7c:	f7f9 ffce 	bl	8000b1c <__aeabi_dcmplt>
 8006b80:	b148      	cbz	r0, 8006b96 <_dtoa_r+0x186>
 8006b82:	4650      	mov	r0, sl
 8006b84:	f7f9 fcee 	bl	8000564 <__aeabi_i2d>
 8006b88:	4632      	mov	r2, r6
 8006b8a:	463b      	mov	r3, r7
 8006b8c:	f7f9 ffbc 	bl	8000b08 <__aeabi_dcmpeq>
 8006b90:	b908      	cbnz	r0, 8006b96 <_dtoa_r+0x186>
 8006b92:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006b96:	f1ba 0f16 	cmp.w	sl, #22
 8006b9a:	d854      	bhi.n	8006c46 <_dtoa_r+0x236>
 8006b9c:	4b61      	ldr	r3, [pc, #388]	; (8006d24 <_dtoa_r+0x314>)
 8006b9e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006baa:	f7f9 ffb7 	bl	8000b1c <__aeabi_dcmplt>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d04b      	beq.n	8006c4a <_dtoa_r+0x23a>
 8006bb2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	930e      	str	r3, [sp, #56]	; 0x38
 8006bba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bbc:	1b5d      	subs	r5, r3, r5
 8006bbe:	1e6b      	subs	r3, r5, #1
 8006bc0:	9304      	str	r3, [sp, #16]
 8006bc2:	bf43      	ittte	mi
 8006bc4:	2300      	movmi	r3, #0
 8006bc6:	f1c5 0801 	rsbmi	r8, r5, #1
 8006bca:	9304      	strmi	r3, [sp, #16]
 8006bcc:	f04f 0800 	movpl.w	r8, #0
 8006bd0:	f1ba 0f00 	cmp.w	sl, #0
 8006bd4:	db3b      	blt.n	8006c4e <_dtoa_r+0x23e>
 8006bd6:	9b04      	ldr	r3, [sp, #16]
 8006bd8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006bdc:	4453      	add	r3, sl
 8006bde:	9304      	str	r3, [sp, #16]
 8006be0:	2300      	movs	r3, #0
 8006be2:	9306      	str	r3, [sp, #24]
 8006be4:	9b05      	ldr	r3, [sp, #20]
 8006be6:	2b09      	cmp	r3, #9
 8006be8:	d869      	bhi.n	8006cbe <_dtoa_r+0x2ae>
 8006bea:	2b05      	cmp	r3, #5
 8006bec:	bfc4      	itt	gt
 8006bee:	3b04      	subgt	r3, #4
 8006bf0:	9305      	strgt	r3, [sp, #20]
 8006bf2:	9b05      	ldr	r3, [sp, #20]
 8006bf4:	f1a3 0302 	sub.w	r3, r3, #2
 8006bf8:	bfcc      	ite	gt
 8006bfa:	2500      	movgt	r5, #0
 8006bfc:	2501      	movle	r5, #1
 8006bfe:	2b03      	cmp	r3, #3
 8006c00:	d869      	bhi.n	8006cd6 <_dtoa_r+0x2c6>
 8006c02:	e8df f003 	tbb	[pc, r3]
 8006c06:	4e2c      	.short	0x4e2c
 8006c08:	5a4c      	.short	0x5a4c
 8006c0a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006c0e:	441d      	add	r5, r3
 8006c10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c14:	2b20      	cmp	r3, #32
 8006c16:	bfc1      	itttt	gt
 8006c18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006c1c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006c20:	fa09 f303 	lslgt.w	r3, r9, r3
 8006c24:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006c28:	bfda      	itte	le
 8006c2a:	f1c3 0320 	rsble	r3, r3, #32
 8006c2e:	fa06 f003 	lslle.w	r0, r6, r3
 8006c32:	4318      	orrgt	r0, r3
 8006c34:	f7f9 fc86 	bl	8000544 <__aeabi_ui2d>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006c40:	3d01      	subs	r5, #1
 8006c42:	9310      	str	r3, [sp, #64]	; 0x40
 8006c44:	e771      	b.n	8006b2a <_dtoa_r+0x11a>
 8006c46:	2301      	movs	r3, #1
 8006c48:	e7b6      	b.n	8006bb8 <_dtoa_r+0x1a8>
 8006c4a:	900e      	str	r0, [sp, #56]	; 0x38
 8006c4c:	e7b5      	b.n	8006bba <_dtoa_r+0x1aa>
 8006c4e:	f1ca 0300 	rsb	r3, sl, #0
 8006c52:	9306      	str	r3, [sp, #24]
 8006c54:	2300      	movs	r3, #0
 8006c56:	eba8 080a 	sub.w	r8, r8, sl
 8006c5a:	930d      	str	r3, [sp, #52]	; 0x34
 8006c5c:	e7c2      	b.n	8006be4 <_dtoa_r+0x1d4>
 8006c5e:	2300      	movs	r3, #0
 8006c60:	9308      	str	r3, [sp, #32]
 8006c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	dc39      	bgt.n	8006cdc <_dtoa_r+0x2cc>
 8006c68:	f04f 0901 	mov.w	r9, #1
 8006c6c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c70:	464b      	mov	r3, r9
 8006c72:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006c76:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c78:	2200      	movs	r2, #0
 8006c7a:	6042      	str	r2, [r0, #4]
 8006c7c:	2204      	movs	r2, #4
 8006c7e:	f102 0614 	add.w	r6, r2, #20
 8006c82:	429e      	cmp	r6, r3
 8006c84:	6841      	ldr	r1, [r0, #4]
 8006c86:	d92f      	bls.n	8006ce8 <_dtoa_r+0x2d8>
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f000 fcc7 	bl	800761c <_Balloc>
 8006c8e:	9000      	str	r0, [sp, #0]
 8006c90:	2800      	cmp	r0, #0
 8006c92:	d14b      	bne.n	8006d2c <_dtoa_r+0x31c>
 8006c94:	4b24      	ldr	r3, [pc, #144]	; (8006d28 <_dtoa_r+0x318>)
 8006c96:	4602      	mov	r2, r0
 8006c98:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c9c:	e6d1      	b.n	8006a42 <_dtoa_r+0x32>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e7de      	b.n	8006c60 <_dtoa_r+0x250>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9308      	str	r3, [sp, #32]
 8006ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca8:	eb0a 0903 	add.w	r9, sl, r3
 8006cac:	f109 0301 	add.w	r3, r9, #1
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	9301      	str	r3, [sp, #4]
 8006cb4:	bfb8      	it	lt
 8006cb6:	2301      	movlt	r3, #1
 8006cb8:	e7dd      	b.n	8006c76 <_dtoa_r+0x266>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e7f2      	b.n	8006ca4 <_dtoa_r+0x294>
 8006cbe:	2501      	movs	r5, #1
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	9305      	str	r3, [sp, #20]
 8006cc4:	9508      	str	r5, [sp, #32]
 8006cc6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cd0:	2312      	movs	r3, #18
 8006cd2:	9209      	str	r2, [sp, #36]	; 0x24
 8006cd4:	e7cf      	b.n	8006c76 <_dtoa_r+0x266>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	9308      	str	r3, [sp, #32]
 8006cda:	e7f4      	b.n	8006cc6 <_dtoa_r+0x2b6>
 8006cdc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006ce0:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ce4:	464b      	mov	r3, r9
 8006ce6:	e7c6      	b.n	8006c76 <_dtoa_r+0x266>
 8006ce8:	3101      	adds	r1, #1
 8006cea:	6041      	str	r1, [r0, #4]
 8006cec:	0052      	lsls	r2, r2, #1
 8006cee:	e7c6      	b.n	8006c7e <_dtoa_r+0x26e>
 8006cf0:	636f4361 	.word	0x636f4361
 8006cf4:	3fd287a7 	.word	0x3fd287a7
 8006cf8:	8b60c8b3 	.word	0x8b60c8b3
 8006cfc:	3fc68a28 	.word	0x3fc68a28
 8006d00:	509f79fb 	.word	0x509f79fb
 8006d04:	3fd34413 	.word	0x3fd34413
 8006d08:	08008e81 	.word	0x08008e81
 8006d0c:	08008e98 	.word	0x08008e98
 8006d10:	7ff00000 	.word	0x7ff00000
 8006d14:	08008e7d 	.word	0x08008e7d
 8006d18:	08008e74 	.word	0x08008e74
 8006d1c:	08008e51 	.word	0x08008e51
 8006d20:	3ff80000 	.word	0x3ff80000
 8006d24:	08008f90 	.word	0x08008f90
 8006d28:	08008ef7 	.word	0x08008ef7
 8006d2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d2e:	9a00      	ldr	r2, [sp, #0]
 8006d30:	601a      	str	r2, [r3, #0]
 8006d32:	9b01      	ldr	r3, [sp, #4]
 8006d34:	2b0e      	cmp	r3, #14
 8006d36:	f200 80ad 	bhi.w	8006e94 <_dtoa_r+0x484>
 8006d3a:	2d00      	cmp	r5, #0
 8006d3c:	f000 80aa 	beq.w	8006e94 <_dtoa_r+0x484>
 8006d40:	f1ba 0f00 	cmp.w	sl, #0
 8006d44:	dd36      	ble.n	8006db4 <_dtoa_r+0x3a4>
 8006d46:	4ac3      	ldr	r2, [pc, #780]	; (8007054 <_dtoa_r+0x644>)
 8006d48:	f00a 030f 	and.w	r3, sl, #15
 8006d4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d50:	ed93 7b00 	vldr	d7, [r3]
 8006d54:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006d58:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006d5c:	eeb0 8a47 	vmov.f32	s16, s14
 8006d60:	eef0 8a67 	vmov.f32	s17, s15
 8006d64:	d016      	beq.n	8006d94 <_dtoa_r+0x384>
 8006d66:	4bbc      	ldr	r3, [pc, #752]	; (8007058 <_dtoa_r+0x648>)
 8006d68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006d6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d70:	f7f9 fd8c 	bl	800088c <__aeabi_ddiv>
 8006d74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d78:	f007 070f 	and.w	r7, r7, #15
 8006d7c:	2503      	movs	r5, #3
 8006d7e:	4eb6      	ldr	r6, [pc, #728]	; (8007058 <_dtoa_r+0x648>)
 8006d80:	b957      	cbnz	r7, 8006d98 <_dtoa_r+0x388>
 8006d82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d86:	ec53 2b18 	vmov	r2, r3, d8
 8006d8a:	f7f9 fd7f 	bl	800088c <__aeabi_ddiv>
 8006d8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d92:	e029      	b.n	8006de8 <_dtoa_r+0x3d8>
 8006d94:	2502      	movs	r5, #2
 8006d96:	e7f2      	b.n	8006d7e <_dtoa_r+0x36e>
 8006d98:	07f9      	lsls	r1, r7, #31
 8006d9a:	d508      	bpl.n	8006dae <_dtoa_r+0x39e>
 8006d9c:	ec51 0b18 	vmov	r0, r1, d8
 8006da0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006da4:	f7f9 fc48 	bl	8000638 <__aeabi_dmul>
 8006da8:	ec41 0b18 	vmov	d8, r0, r1
 8006dac:	3501      	adds	r5, #1
 8006dae:	107f      	asrs	r7, r7, #1
 8006db0:	3608      	adds	r6, #8
 8006db2:	e7e5      	b.n	8006d80 <_dtoa_r+0x370>
 8006db4:	f000 80a6 	beq.w	8006f04 <_dtoa_r+0x4f4>
 8006db8:	f1ca 0600 	rsb	r6, sl, #0
 8006dbc:	4ba5      	ldr	r3, [pc, #660]	; (8007054 <_dtoa_r+0x644>)
 8006dbe:	4fa6      	ldr	r7, [pc, #664]	; (8007058 <_dtoa_r+0x648>)
 8006dc0:	f006 020f 	and.w	r2, r6, #15
 8006dc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dcc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006dd0:	f7f9 fc32 	bl	8000638 <__aeabi_dmul>
 8006dd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dd8:	1136      	asrs	r6, r6, #4
 8006dda:	2300      	movs	r3, #0
 8006ddc:	2502      	movs	r5, #2
 8006dde:	2e00      	cmp	r6, #0
 8006de0:	f040 8085 	bne.w	8006eee <_dtoa_r+0x4de>
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1d2      	bne.n	8006d8e <_dtoa_r+0x37e>
 8006de8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f000 808c 	beq.w	8006f08 <_dtoa_r+0x4f8>
 8006df0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006df4:	4b99      	ldr	r3, [pc, #612]	; (800705c <_dtoa_r+0x64c>)
 8006df6:	2200      	movs	r2, #0
 8006df8:	4630      	mov	r0, r6
 8006dfa:	4639      	mov	r1, r7
 8006dfc:	f7f9 fe8e 	bl	8000b1c <__aeabi_dcmplt>
 8006e00:	2800      	cmp	r0, #0
 8006e02:	f000 8081 	beq.w	8006f08 <_dtoa_r+0x4f8>
 8006e06:	9b01      	ldr	r3, [sp, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d07d      	beq.n	8006f08 <_dtoa_r+0x4f8>
 8006e0c:	f1b9 0f00 	cmp.w	r9, #0
 8006e10:	dd3c      	ble.n	8006e8c <_dtoa_r+0x47c>
 8006e12:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006e16:	9307      	str	r3, [sp, #28]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	4b91      	ldr	r3, [pc, #580]	; (8007060 <_dtoa_r+0x650>)
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	4639      	mov	r1, r7
 8006e20:	f7f9 fc0a 	bl	8000638 <__aeabi_dmul>
 8006e24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e28:	3501      	adds	r5, #1
 8006e2a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006e2e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e32:	4628      	mov	r0, r5
 8006e34:	f7f9 fb96 	bl	8000564 <__aeabi_i2d>
 8006e38:	4632      	mov	r2, r6
 8006e3a:	463b      	mov	r3, r7
 8006e3c:	f7f9 fbfc 	bl	8000638 <__aeabi_dmul>
 8006e40:	4b88      	ldr	r3, [pc, #544]	; (8007064 <_dtoa_r+0x654>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	f7f9 fa42 	bl	80002cc <__adddf3>
 8006e48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006e4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e50:	9303      	str	r3, [sp, #12]
 8006e52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d15c      	bne.n	8006f12 <_dtoa_r+0x502>
 8006e58:	4b83      	ldr	r3, [pc, #524]	; (8007068 <_dtoa_r+0x658>)
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	4639      	mov	r1, r7
 8006e60:	f7f9 fa32 	bl	80002c8 <__aeabi_dsub>
 8006e64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e68:	4606      	mov	r6, r0
 8006e6a:	460f      	mov	r7, r1
 8006e6c:	f7f9 fe74 	bl	8000b58 <__aeabi_dcmpgt>
 8006e70:	2800      	cmp	r0, #0
 8006e72:	f040 8296 	bne.w	80073a2 <_dtoa_r+0x992>
 8006e76:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006e7a:	4630      	mov	r0, r6
 8006e7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e80:	4639      	mov	r1, r7
 8006e82:	f7f9 fe4b 	bl	8000b1c <__aeabi_dcmplt>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	f040 8288 	bne.w	800739c <_dtoa_r+0x98c>
 8006e8c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006e90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	f2c0 8158 	blt.w	800714c <_dtoa_r+0x73c>
 8006e9c:	f1ba 0f0e 	cmp.w	sl, #14
 8006ea0:	f300 8154 	bgt.w	800714c <_dtoa_r+0x73c>
 8006ea4:	4b6b      	ldr	r3, [pc, #428]	; (8007054 <_dtoa_r+0x644>)
 8006ea6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006eaa:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f280 80e3 	bge.w	800707c <_dtoa_r+0x66c>
 8006eb6:	9b01      	ldr	r3, [sp, #4]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f300 80df 	bgt.w	800707c <_dtoa_r+0x66c>
 8006ebe:	f040 826d 	bne.w	800739c <_dtoa_r+0x98c>
 8006ec2:	4b69      	ldr	r3, [pc, #420]	; (8007068 <_dtoa_r+0x658>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	4640      	mov	r0, r8
 8006ec8:	4649      	mov	r1, r9
 8006eca:	f7f9 fbb5 	bl	8000638 <__aeabi_dmul>
 8006ece:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ed2:	f7f9 fe37 	bl	8000b44 <__aeabi_dcmpge>
 8006ed6:	9e01      	ldr	r6, [sp, #4]
 8006ed8:	4637      	mov	r7, r6
 8006eda:	2800      	cmp	r0, #0
 8006edc:	f040 8243 	bne.w	8007366 <_dtoa_r+0x956>
 8006ee0:	9d00      	ldr	r5, [sp, #0]
 8006ee2:	2331      	movs	r3, #49	; 0x31
 8006ee4:	f805 3b01 	strb.w	r3, [r5], #1
 8006ee8:	f10a 0a01 	add.w	sl, sl, #1
 8006eec:	e23f      	b.n	800736e <_dtoa_r+0x95e>
 8006eee:	07f2      	lsls	r2, r6, #31
 8006ef0:	d505      	bpl.n	8006efe <_dtoa_r+0x4ee>
 8006ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ef6:	f7f9 fb9f 	bl	8000638 <__aeabi_dmul>
 8006efa:	3501      	adds	r5, #1
 8006efc:	2301      	movs	r3, #1
 8006efe:	1076      	asrs	r6, r6, #1
 8006f00:	3708      	adds	r7, #8
 8006f02:	e76c      	b.n	8006dde <_dtoa_r+0x3ce>
 8006f04:	2502      	movs	r5, #2
 8006f06:	e76f      	b.n	8006de8 <_dtoa_r+0x3d8>
 8006f08:	9b01      	ldr	r3, [sp, #4]
 8006f0a:	f8cd a01c 	str.w	sl, [sp, #28]
 8006f0e:	930c      	str	r3, [sp, #48]	; 0x30
 8006f10:	e78d      	b.n	8006e2e <_dtoa_r+0x41e>
 8006f12:	9900      	ldr	r1, [sp, #0]
 8006f14:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f18:	4b4e      	ldr	r3, [pc, #312]	; (8007054 <_dtoa_r+0x644>)
 8006f1a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f1e:	4401      	add	r1, r0
 8006f20:	9102      	str	r1, [sp, #8]
 8006f22:	9908      	ldr	r1, [sp, #32]
 8006f24:	eeb0 8a47 	vmov.f32	s16, s14
 8006f28:	eef0 8a67 	vmov.f32	s17, s15
 8006f2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f34:	2900      	cmp	r1, #0
 8006f36:	d045      	beq.n	8006fc4 <_dtoa_r+0x5b4>
 8006f38:	494c      	ldr	r1, [pc, #304]	; (800706c <_dtoa_r+0x65c>)
 8006f3a:	2000      	movs	r0, #0
 8006f3c:	f7f9 fca6 	bl	800088c <__aeabi_ddiv>
 8006f40:	ec53 2b18 	vmov	r2, r3, d8
 8006f44:	f7f9 f9c0 	bl	80002c8 <__aeabi_dsub>
 8006f48:	9d00      	ldr	r5, [sp, #0]
 8006f4a:	ec41 0b18 	vmov	d8, r0, r1
 8006f4e:	4639      	mov	r1, r7
 8006f50:	4630      	mov	r0, r6
 8006f52:	f7f9 fe21 	bl	8000b98 <__aeabi_d2iz>
 8006f56:	900c      	str	r0, [sp, #48]	; 0x30
 8006f58:	f7f9 fb04 	bl	8000564 <__aeabi_i2d>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4630      	mov	r0, r6
 8006f62:	4639      	mov	r1, r7
 8006f64:	f7f9 f9b0 	bl	80002c8 <__aeabi_dsub>
 8006f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f6a:	3330      	adds	r3, #48	; 0x30
 8006f6c:	f805 3b01 	strb.w	r3, [r5], #1
 8006f70:	ec53 2b18 	vmov	r2, r3, d8
 8006f74:	4606      	mov	r6, r0
 8006f76:	460f      	mov	r7, r1
 8006f78:	f7f9 fdd0 	bl	8000b1c <__aeabi_dcmplt>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	d165      	bne.n	800704c <_dtoa_r+0x63c>
 8006f80:	4632      	mov	r2, r6
 8006f82:	463b      	mov	r3, r7
 8006f84:	4935      	ldr	r1, [pc, #212]	; (800705c <_dtoa_r+0x64c>)
 8006f86:	2000      	movs	r0, #0
 8006f88:	f7f9 f99e 	bl	80002c8 <__aeabi_dsub>
 8006f8c:	ec53 2b18 	vmov	r2, r3, d8
 8006f90:	f7f9 fdc4 	bl	8000b1c <__aeabi_dcmplt>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	f040 80b9 	bne.w	800710c <_dtoa_r+0x6fc>
 8006f9a:	9b02      	ldr	r3, [sp, #8]
 8006f9c:	429d      	cmp	r5, r3
 8006f9e:	f43f af75 	beq.w	8006e8c <_dtoa_r+0x47c>
 8006fa2:	4b2f      	ldr	r3, [pc, #188]	; (8007060 <_dtoa_r+0x650>)
 8006fa4:	ec51 0b18 	vmov	r0, r1, d8
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f7f9 fb45 	bl	8000638 <__aeabi_dmul>
 8006fae:	4b2c      	ldr	r3, [pc, #176]	; (8007060 <_dtoa_r+0x650>)
 8006fb0:	ec41 0b18 	vmov	d8, r0, r1
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	4639      	mov	r1, r7
 8006fba:	f7f9 fb3d 	bl	8000638 <__aeabi_dmul>
 8006fbe:	4606      	mov	r6, r0
 8006fc0:	460f      	mov	r7, r1
 8006fc2:	e7c4      	b.n	8006f4e <_dtoa_r+0x53e>
 8006fc4:	ec51 0b17 	vmov	r0, r1, d7
 8006fc8:	f7f9 fb36 	bl	8000638 <__aeabi_dmul>
 8006fcc:	9b02      	ldr	r3, [sp, #8]
 8006fce:	9d00      	ldr	r5, [sp, #0]
 8006fd0:	930c      	str	r3, [sp, #48]	; 0x30
 8006fd2:	ec41 0b18 	vmov	d8, r0, r1
 8006fd6:	4639      	mov	r1, r7
 8006fd8:	4630      	mov	r0, r6
 8006fda:	f7f9 fddd 	bl	8000b98 <__aeabi_d2iz>
 8006fde:	9011      	str	r0, [sp, #68]	; 0x44
 8006fe0:	f7f9 fac0 	bl	8000564 <__aeabi_i2d>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	460b      	mov	r3, r1
 8006fe8:	4630      	mov	r0, r6
 8006fea:	4639      	mov	r1, r7
 8006fec:	f7f9 f96c 	bl	80002c8 <__aeabi_dsub>
 8006ff0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ff2:	3330      	adds	r3, #48	; 0x30
 8006ff4:	f805 3b01 	strb.w	r3, [r5], #1
 8006ff8:	9b02      	ldr	r3, [sp, #8]
 8006ffa:	429d      	cmp	r5, r3
 8006ffc:	4606      	mov	r6, r0
 8006ffe:	460f      	mov	r7, r1
 8007000:	f04f 0200 	mov.w	r2, #0
 8007004:	d134      	bne.n	8007070 <_dtoa_r+0x660>
 8007006:	4b19      	ldr	r3, [pc, #100]	; (800706c <_dtoa_r+0x65c>)
 8007008:	ec51 0b18 	vmov	r0, r1, d8
 800700c:	f7f9 f95e 	bl	80002cc <__adddf3>
 8007010:	4602      	mov	r2, r0
 8007012:	460b      	mov	r3, r1
 8007014:	4630      	mov	r0, r6
 8007016:	4639      	mov	r1, r7
 8007018:	f7f9 fd9e 	bl	8000b58 <__aeabi_dcmpgt>
 800701c:	2800      	cmp	r0, #0
 800701e:	d175      	bne.n	800710c <_dtoa_r+0x6fc>
 8007020:	ec53 2b18 	vmov	r2, r3, d8
 8007024:	4911      	ldr	r1, [pc, #68]	; (800706c <_dtoa_r+0x65c>)
 8007026:	2000      	movs	r0, #0
 8007028:	f7f9 f94e 	bl	80002c8 <__aeabi_dsub>
 800702c:	4602      	mov	r2, r0
 800702e:	460b      	mov	r3, r1
 8007030:	4630      	mov	r0, r6
 8007032:	4639      	mov	r1, r7
 8007034:	f7f9 fd72 	bl	8000b1c <__aeabi_dcmplt>
 8007038:	2800      	cmp	r0, #0
 800703a:	f43f af27 	beq.w	8006e8c <_dtoa_r+0x47c>
 800703e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007040:	1e6b      	subs	r3, r5, #1
 8007042:	930c      	str	r3, [sp, #48]	; 0x30
 8007044:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007048:	2b30      	cmp	r3, #48	; 0x30
 800704a:	d0f8      	beq.n	800703e <_dtoa_r+0x62e>
 800704c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007050:	e04a      	b.n	80070e8 <_dtoa_r+0x6d8>
 8007052:	bf00      	nop
 8007054:	08008f90 	.word	0x08008f90
 8007058:	08008f68 	.word	0x08008f68
 800705c:	3ff00000 	.word	0x3ff00000
 8007060:	40240000 	.word	0x40240000
 8007064:	401c0000 	.word	0x401c0000
 8007068:	40140000 	.word	0x40140000
 800706c:	3fe00000 	.word	0x3fe00000
 8007070:	4baf      	ldr	r3, [pc, #700]	; (8007330 <_dtoa_r+0x920>)
 8007072:	f7f9 fae1 	bl	8000638 <__aeabi_dmul>
 8007076:	4606      	mov	r6, r0
 8007078:	460f      	mov	r7, r1
 800707a:	e7ac      	b.n	8006fd6 <_dtoa_r+0x5c6>
 800707c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007080:	9d00      	ldr	r5, [sp, #0]
 8007082:	4642      	mov	r2, r8
 8007084:	464b      	mov	r3, r9
 8007086:	4630      	mov	r0, r6
 8007088:	4639      	mov	r1, r7
 800708a:	f7f9 fbff 	bl	800088c <__aeabi_ddiv>
 800708e:	f7f9 fd83 	bl	8000b98 <__aeabi_d2iz>
 8007092:	9002      	str	r0, [sp, #8]
 8007094:	f7f9 fa66 	bl	8000564 <__aeabi_i2d>
 8007098:	4642      	mov	r2, r8
 800709a:	464b      	mov	r3, r9
 800709c:	f7f9 facc 	bl	8000638 <__aeabi_dmul>
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	4630      	mov	r0, r6
 80070a6:	4639      	mov	r1, r7
 80070a8:	f7f9 f90e 	bl	80002c8 <__aeabi_dsub>
 80070ac:	9e02      	ldr	r6, [sp, #8]
 80070ae:	9f01      	ldr	r7, [sp, #4]
 80070b0:	3630      	adds	r6, #48	; 0x30
 80070b2:	f805 6b01 	strb.w	r6, [r5], #1
 80070b6:	9e00      	ldr	r6, [sp, #0]
 80070b8:	1bae      	subs	r6, r5, r6
 80070ba:	42b7      	cmp	r7, r6
 80070bc:	4602      	mov	r2, r0
 80070be:	460b      	mov	r3, r1
 80070c0:	d137      	bne.n	8007132 <_dtoa_r+0x722>
 80070c2:	f7f9 f903 	bl	80002cc <__adddf3>
 80070c6:	4642      	mov	r2, r8
 80070c8:	464b      	mov	r3, r9
 80070ca:	4606      	mov	r6, r0
 80070cc:	460f      	mov	r7, r1
 80070ce:	f7f9 fd43 	bl	8000b58 <__aeabi_dcmpgt>
 80070d2:	b9c8      	cbnz	r0, 8007108 <_dtoa_r+0x6f8>
 80070d4:	4642      	mov	r2, r8
 80070d6:	464b      	mov	r3, r9
 80070d8:	4630      	mov	r0, r6
 80070da:	4639      	mov	r1, r7
 80070dc:	f7f9 fd14 	bl	8000b08 <__aeabi_dcmpeq>
 80070e0:	b110      	cbz	r0, 80070e8 <_dtoa_r+0x6d8>
 80070e2:	9b02      	ldr	r3, [sp, #8]
 80070e4:	07d9      	lsls	r1, r3, #31
 80070e6:	d40f      	bmi.n	8007108 <_dtoa_r+0x6f8>
 80070e8:	4620      	mov	r0, r4
 80070ea:	4659      	mov	r1, fp
 80070ec:	f000 fad6 	bl	800769c <_Bfree>
 80070f0:	2300      	movs	r3, #0
 80070f2:	702b      	strb	r3, [r5, #0]
 80070f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070f6:	f10a 0001 	add.w	r0, sl, #1
 80070fa:	6018      	str	r0, [r3, #0]
 80070fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070fe:	2b00      	cmp	r3, #0
 8007100:	f43f acd8 	beq.w	8006ab4 <_dtoa_r+0xa4>
 8007104:	601d      	str	r5, [r3, #0]
 8007106:	e4d5      	b.n	8006ab4 <_dtoa_r+0xa4>
 8007108:	f8cd a01c 	str.w	sl, [sp, #28]
 800710c:	462b      	mov	r3, r5
 800710e:	461d      	mov	r5, r3
 8007110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007114:	2a39      	cmp	r2, #57	; 0x39
 8007116:	d108      	bne.n	800712a <_dtoa_r+0x71a>
 8007118:	9a00      	ldr	r2, [sp, #0]
 800711a:	429a      	cmp	r2, r3
 800711c:	d1f7      	bne.n	800710e <_dtoa_r+0x6fe>
 800711e:	9a07      	ldr	r2, [sp, #28]
 8007120:	9900      	ldr	r1, [sp, #0]
 8007122:	3201      	adds	r2, #1
 8007124:	9207      	str	r2, [sp, #28]
 8007126:	2230      	movs	r2, #48	; 0x30
 8007128:	700a      	strb	r2, [r1, #0]
 800712a:	781a      	ldrb	r2, [r3, #0]
 800712c:	3201      	adds	r2, #1
 800712e:	701a      	strb	r2, [r3, #0]
 8007130:	e78c      	b.n	800704c <_dtoa_r+0x63c>
 8007132:	4b7f      	ldr	r3, [pc, #508]	; (8007330 <_dtoa_r+0x920>)
 8007134:	2200      	movs	r2, #0
 8007136:	f7f9 fa7f 	bl	8000638 <__aeabi_dmul>
 800713a:	2200      	movs	r2, #0
 800713c:	2300      	movs	r3, #0
 800713e:	4606      	mov	r6, r0
 8007140:	460f      	mov	r7, r1
 8007142:	f7f9 fce1 	bl	8000b08 <__aeabi_dcmpeq>
 8007146:	2800      	cmp	r0, #0
 8007148:	d09b      	beq.n	8007082 <_dtoa_r+0x672>
 800714a:	e7cd      	b.n	80070e8 <_dtoa_r+0x6d8>
 800714c:	9a08      	ldr	r2, [sp, #32]
 800714e:	2a00      	cmp	r2, #0
 8007150:	f000 80c4 	beq.w	80072dc <_dtoa_r+0x8cc>
 8007154:	9a05      	ldr	r2, [sp, #20]
 8007156:	2a01      	cmp	r2, #1
 8007158:	f300 80a8 	bgt.w	80072ac <_dtoa_r+0x89c>
 800715c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800715e:	2a00      	cmp	r2, #0
 8007160:	f000 80a0 	beq.w	80072a4 <_dtoa_r+0x894>
 8007164:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007168:	9e06      	ldr	r6, [sp, #24]
 800716a:	4645      	mov	r5, r8
 800716c:	9a04      	ldr	r2, [sp, #16]
 800716e:	2101      	movs	r1, #1
 8007170:	441a      	add	r2, r3
 8007172:	4620      	mov	r0, r4
 8007174:	4498      	add	r8, r3
 8007176:	9204      	str	r2, [sp, #16]
 8007178:	f000 fb4c 	bl	8007814 <__i2b>
 800717c:	4607      	mov	r7, r0
 800717e:	2d00      	cmp	r5, #0
 8007180:	dd0b      	ble.n	800719a <_dtoa_r+0x78a>
 8007182:	9b04      	ldr	r3, [sp, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	dd08      	ble.n	800719a <_dtoa_r+0x78a>
 8007188:	42ab      	cmp	r3, r5
 800718a:	9a04      	ldr	r2, [sp, #16]
 800718c:	bfa8      	it	ge
 800718e:	462b      	movge	r3, r5
 8007190:	eba8 0803 	sub.w	r8, r8, r3
 8007194:	1aed      	subs	r5, r5, r3
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	9304      	str	r3, [sp, #16]
 800719a:	9b06      	ldr	r3, [sp, #24]
 800719c:	b1fb      	cbz	r3, 80071de <_dtoa_r+0x7ce>
 800719e:	9b08      	ldr	r3, [sp, #32]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 809f 	beq.w	80072e4 <_dtoa_r+0x8d4>
 80071a6:	2e00      	cmp	r6, #0
 80071a8:	dd11      	ble.n	80071ce <_dtoa_r+0x7be>
 80071aa:	4639      	mov	r1, r7
 80071ac:	4632      	mov	r2, r6
 80071ae:	4620      	mov	r0, r4
 80071b0:	f000 fbec 	bl	800798c <__pow5mult>
 80071b4:	465a      	mov	r2, fp
 80071b6:	4601      	mov	r1, r0
 80071b8:	4607      	mov	r7, r0
 80071ba:	4620      	mov	r0, r4
 80071bc:	f000 fb40 	bl	8007840 <__multiply>
 80071c0:	4659      	mov	r1, fp
 80071c2:	9007      	str	r0, [sp, #28]
 80071c4:	4620      	mov	r0, r4
 80071c6:	f000 fa69 	bl	800769c <_Bfree>
 80071ca:	9b07      	ldr	r3, [sp, #28]
 80071cc:	469b      	mov	fp, r3
 80071ce:	9b06      	ldr	r3, [sp, #24]
 80071d0:	1b9a      	subs	r2, r3, r6
 80071d2:	d004      	beq.n	80071de <_dtoa_r+0x7ce>
 80071d4:	4659      	mov	r1, fp
 80071d6:	4620      	mov	r0, r4
 80071d8:	f000 fbd8 	bl	800798c <__pow5mult>
 80071dc:	4683      	mov	fp, r0
 80071de:	2101      	movs	r1, #1
 80071e0:	4620      	mov	r0, r4
 80071e2:	f000 fb17 	bl	8007814 <__i2b>
 80071e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	4606      	mov	r6, r0
 80071ec:	dd7c      	ble.n	80072e8 <_dtoa_r+0x8d8>
 80071ee:	461a      	mov	r2, r3
 80071f0:	4601      	mov	r1, r0
 80071f2:	4620      	mov	r0, r4
 80071f4:	f000 fbca 	bl	800798c <__pow5mult>
 80071f8:	9b05      	ldr	r3, [sp, #20]
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	4606      	mov	r6, r0
 80071fe:	dd76      	ble.n	80072ee <_dtoa_r+0x8de>
 8007200:	2300      	movs	r3, #0
 8007202:	9306      	str	r3, [sp, #24]
 8007204:	6933      	ldr	r3, [r6, #16]
 8007206:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800720a:	6918      	ldr	r0, [r3, #16]
 800720c:	f000 fab2 	bl	8007774 <__hi0bits>
 8007210:	f1c0 0020 	rsb	r0, r0, #32
 8007214:	9b04      	ldr	r3, [sp, #16]
 8007216:	4418      	add	r0, r3
 8007218:	f010 001f 	ands.w	r0, r0, #31
 800721c:	f000 8086 	beq.w	800732c <_dtoa_r+0x91c>
 8007220:	f1c0 0320 	rsb	r3, r0, #32
 8007224:	2b04      	cmp	r3, #4
 8007226:	dd7f      	ble.n	8007328 <_dtoa_r+0x918>
 8007228:	f1c0 001c 	rsb	r0, r0, #28
 800722c:	9b04      	ldr	r3, [sp, #16]
 800722e:	4403      	add	r3, r0
 8007230:	4480      	add	r8, r0
 8007232:	4405      	add	r5, r0
 8007234:	9304      	str	r3, [sp, #16]
 8007236:	f1b8 0f00 	cmp.w	r8, #0
 800723a:	dd05      	ble.n	8007248 <_dtoa_r+0x838>
 800723c:	4659      	mov	r1, fp
 800723e:	4642      	mov	r2, r8
 8007240:	4620      	mov	r0, r4
 8007242:	f000 fbfd 	bl	8007a40 <__lshift>
 8007246:	4683      	mov	fp, r0
 8007248:	9b04      	ldr	r3, [sp, #16]
 800724a:	2b00      	cmp	r3, #0
 800724c:	dd05      	ble.n	800725a <_dtoa_r+0x84a>
 800724e:	4631      	mov	r1, r6
 8007250:	461a      	mov	r2, r3
 8007252:	4620      	mov	r0, r4
 8007254:	f000 fbf4 	bl	8007a40 <__lshift>
 8007258:	4606      	mov	r6, r0
 800725a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800725c:	2b00      	cmp	r3, #0
 800725e:	d069      	beq.n	8007334 <_dtoa_r+0x924>
 8007260:	4631      	mov	r1, r6
 8007262:	4658      	mov	r0, fp
 8007264:	f000 fc58 	bl	8007b18 <__mcmp>
 8007268:	2800      	cmp	r0, #0
 800726a:	da63      	bge.n	8007334 <_dtoa_r+0x924>
 800726c:	2300      	movs	r3, #0
 800726e:	4659      	mov	r1, fp
 8007270:	220a      	movs	r2, #10
 8007272:	4620      	mov	r0, r4
 8007274:	f000 fa34 	bl	80076e0 <__multadd>
 8007278:	9b08      	ldr	r3, [sp, #32]
 800727a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800727e:	4683      	mov	fp, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	f000 818f 	beq.w	80075a4 <_dtoa_r+0xb94>
 8007286:	4639      	mov	r1, r7
 8007288:	2300      	movs	r3, #0
 800728a:	220a      	movs	r2, #10
 800728c:	4620      	mov	r0, r4
 800728e:	f000 fa27 	bl	80076e0 <__multadd>
 8007292:	f1b9 0f00 	cmp.w	r9, #0
 8007296:	4607      	mov	r7, r0
 8007298:	f300 808e 	bgt.w	80073b8 <_dtoa_r+0x9a8>
 800729c:	9b05      	ldr	r3, [sp, #20]
 800729e:	2b02      	cmp	r3, #2
 80072a0:	dc50      	bgt.n	8007344 <_dtoa_r+0x934>
 80072a2:	e089      	b.n	80073b8 <_dtoa_r+0x9a8>
 80072a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80072aa:	e75d      	b.n	8007168 <_dtoa_r+0x758>
 80072ac:	9b01      	ldr	r3, [sp, #4]
 80072ae:	1e5e      	subs	r6, r3, #1
 80072b0:	9b06      	ldr	r3, [sp, #24]
 80072b2:	42b3      	cmp	r3, r6
 80072b4:	bfbf      	itttt	lt
 80072b6:	9b06      	ldrlt	r3, [sp, #24]
 80072b8:	9606      	strlt	r6, [sp, #24]
 80072ba:	1af2      	sublt	r2, r6, r3
 80072bc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80072be:	bfb6      	itet	lt
 80072c0:	189b      	addlt	r3, r3, r2
 80072c2:	1b9e      	subge	r6, r3, r6
 80072c4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80072c6:	9b01      	ldr	r3, [sp, #4]
 80072c8:	bfb8      	it	lt
 80072ca:	2600      	movlt	r6, #0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	bfb5      	itete	lt
 80072d0:	eba8 0503 	sublt.w	r5, r8, r3
 80072d4:	9b01      	ldrge	r3, [sp, #4]
 80072d6:	2300      	movlt	r3, #0
 80072d8:	4645      	movge	r5, r8
 80072da:	e747      	b.n	800716c <_dtoa_r+0x75c>
 80072dc:	9e06      	ldr	r6, [sp, #24]
 80072de:	9f08      	ldr	r7, [sp, #32]
 80072e0:	4645      	mov	r5, r8
 80072e2:	e74c      	b.n	800717e <_dtoa_r+0x76e>
 80072e4:	9a06      	ldr	r2, [sp, #24]
 80072e6:	e775      	b.n	80071d4 <_dtoa_r+0x7c4>
 80072e8:	9b05      	ldr	r3, [sp, #20]
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	dc18      	bgt.n	8007320 <_dtoa_r+0x910>
 80072ee:	9b02      	ldr	r3, [sp, #8]
 80072f0:	b9b3      	cbnz	r3, 8007320 <_dtoa_r+0x910>
 80072f2:	9b03      	ldr	r3, [sp, #12]
 80072f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072f8:	b9a3      	cbnz	r3, 8007324 <_dtoa_r+0x914>
 80072fa:	9b03      	ldr	r3, [sp, #12]
 80072fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007300:	0d1b      	lsrs	r3, r3, #20
 8007302:	051b      	lsls	r3, r3, #20
 8007304:	b12b      	cbz	r3, 8007312 <_dtoa_r+0x902>
 8007306:	9b04      	ldr	r3, [sp, #16]
 8007308:	3301      	adds	r3, #1
 800730a:	9304      	str	r3, [sp, #16]
 800730c:	f108 0801 	add.w	r8, r8, #1
 8007310:	2301      	movs	r3, #1
 8007312:	9306      	str	r3, [sp, #24]
 8007314:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007316:	2b00      	cmp	r3, #0
 8007318:	f47f af74 	bne.w	8007204 <_dtoa_r+0x7f4>
 800731c:	2001      	movs	r0, #1
 800731e:	e779      	b.n	8007214 <_dtoa_r+0x804>
 8007320:	2300      	movs	r3, #0
 8007322:	e7f6      	b.n	8007312 <_dtoa_r+0x902>
 8007324:	9b02      	ldr	r3, [sp, #8]
 8007326:	e7f4      	b.n	8007312 <_dtoa_r+0x902>
 8007328:	d085      	beq.n	8007236 <_dtoa_r+0x826>
 800732a:	4618      	mov	r0, r3
 800732c:	301c      	adds	r0, #28
 800732e:	e77d      	b.n	800722c <_dtoa_r+0x81c>
 8007330:	40240000 	.word	0x40240000
 8007334:	9b01      	ldr	r3, [sp, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	dc38      	bgt.n	80073ac <_dtoa_r+0x99c>
 800733a:	9b05      	ldr	r3, [sp, #20]
 800733c:	2b02      	cmp	r3, #2
 800733e:	dd35      	ble.n	80073ac <_dtoa_r+0x99c>
 8007340:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007344:	f1b9 0f00 	cmp.w	r9, #0
 8007348:	d10d      	bne.n	8007366 <_dtoa_r+0x956>
 800734a:	4631      	mov	r1, r6
 800734c:	464b      	mov	r3, r9
 800734e:	2205      	movs	r2, #5
 8007350:	4620      	mov	r0, r4
 8007352:	f000 f9c5 	bl	80076e0 <__multadd>
 8007356:	4601      	mov	r1, r0
 8007358:	4606      	mov	r6, r0
 800735a:	4658      	mov	r0, fp
 800735c:	f000 fbdc 	bl	8007b18 <__mcmp>
 8007360:	2800      	cmp	r0, #0
 8007362:	f73f adbd 	bgt.w	8006ee0 <_dtoa_r+0x4d0>
 8007366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007368:	9d00      	ldr	r5, [sp, #0]
 800736a:	ea6f 0a03 	mvn.w	sl, r3
 800736e:	f04f 0800 	mov.w	r8, #0
 8007372:	4631      	mov	r1, r6
 8007374:	4620      	mov	r0, r4
 8007376:	f000 f991 	bl	800769c <_Bfree>
 800737a:	2f00      	cmp	r7, #0
 800737c:	f43f aeb4 	beq.w	80070e8 <_dtoa_r+0x6d8>
 8007380:	f1b8 0f00 	cmp.w	r8, #0
 8007384:	d005      	beq.n	8007392 <_dtoa_r+0x982>
 8007386:	45b8      	cmp	r8, r7
 8007388:	d003      	beq.n	8007392 <_dtoa_r+0x982>
 800738a:	4641      	mov	r1, r8
 800738c:	4620      	mov	r0, r4
 800738e:	f000 f985 	bl	800769c <_Bfree>
 8007392:	4639      	mov	r1, r7
 8007394:	4620      	mov	r0, r4
 8007396:	f000 f981 	bl	800769c <_Bfree>
 800739a:	e6a5      	b.n	80070e8 <_dtoa_r+0x6d8>
 800739c:	2600      	movs	r6, #0
 800739e:	4637      	mov	r7, r6
 80073a0:	e7e1      	b.n	8007366 <_dtoa_r+0x956>
 80073a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80073a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80073a8:	4637      	mov	r7, r6
 80073aa:	e599      	b.n	8006ee0 <_dtoa_r+0x4d0>
 80073ac:	9b08      	ldr	r3, [sp, #32]
 80073ae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f000 80fd 	beq.w	80075b2 <_dtoa_r+0xba2>
 80073b8:	2d00      	cmp	r5, #0
 80073ba:	dd05      	ble.n	80073c8 <_dtoa_r+0x9b8>
 80073bc:	4639      	mov	r1, r7
 80073be:	462a      	mov	r2, r5
 80073c0:	4620      	mov	r0, r4
 80073c2:	f000 fb3d 	bl	8007a40 <__lshift>
 80073c6:	4607      	mov	r7, r0
 80073c8:	9b06      	ldr	r3, [sp, #24]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d05c      	beq.n	8007488 <_dtoa_r+0xa78>
 80073ce:	6879      	ldr	r1, [r7, #4]
 80073d0:	4620      	mov	r0, r4
 80073d2:	f000 f923 	bl	800761c <_Balloc>
 80073d6:	4605      	mov	r5, r0
 80073d8:	b928      	cbnz	r0, 80073e6 <_dtoa_r+0x9d6>
 80073da:	4b80      	ldr	r3, [pc, #512]	; (80075dc <_dtoa_r+0xbcc>)
 80073dc:	4602      	mov	r2, r0
 80073de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80073e2:	f7ff bb2e 	b.w	8006a42 <_dtoa_r+0x32>
 80073e6:	693a      	ldr	r2, [r7, #16]
 80073e8:	3202      	adds	r2, #2
 80073ea:	0092      	lsls	r2, r2, #2
 80073ec:	f107 010c 	add.w	r1, r7, #12
 80073f0:	300c      	adds	r0, #12
 80073f2:	f000 f905 	bl	8007600 <memcpy>
 80073f6:	2201      	movs	r2, #1
 80073f8:	4629      	mov	r1, r5
 80073fa:	4620      	mov	r0, r4
 80073fc:	f000 fb20 	bl	8007a40 <__lshift>
 8007400:	9b00      	ldr	r3, [sp, #0]
 8007402:	3301      	adds	r3, #1
 8007404:	9301      	str	r3, [sp, #4]
 8007406:	9b00      	ldr	r3, [sp, #0]
 8007408:	444b      	add	r3, r9
 800740a:	9307      	str	r3, [sp, #28]
 800740c:	9b02      	ldr	r3, [sp, #8]
 800740e:	f003 0301 	and.w	r3, r3, #1
 8007412:	46b8      	mov	r8, r7
 8007414:	9306      	str	r3, [sp, #24]
 8007416:	4607      	mov	r7, r0
 8007418:	9b01      	ldr	r3, [sp, #4]
 800741a:	4631      	mov	r1, r6
 800741c:	3b01      	subs	r3, #1
 800741e:	4658      	mov	r0, fp
 8007420:	9302      	str	r3, [sp, #8]
 8007422:	f7ff fa67 	bl	80068f4 <quorem>
 8007426:	4603      	mov	r3, r0
 8007428:	3330      	adds	r3, #48	; 0x30
 800742a:	9004      	str	r0, [sp, #16]
 800742c:	4641      	mov	r1, r8
 800742e:	4658      	mov	r0, fp
 8007430:	9308      	str	r3, [sp, #32]
 8007432:	f000 fb71 	bl	8007b18 <__mcmp>
 8007436:	463a      	mov	r2, r7
 8007438:	4681      	mov	r9, r0
 800743a:	4631      	mov	r1, r6
 800743c:	4620      	mov	r0, r4
 800743e:	f000 fb87 	bl	8007b50 <__mdiff>
 8007442:	68c2      	ldr	r2, [r0, #12]
 8007444:	9b08      	ldr	r3, [sp, #32]
 8007446:	4605      	mov	r5, r0
 8007448:	bb02      	cbnz	r2, 800748c <_dtoa_r+0xa7c>
 800744a:	4601      	mov	r1, r0
 800744c:	4658      	mov	r0, fp
 800744e:	f000 fb63 	bl	8007b18 <__mcmp>
 8007452:	9b08      	ldr	r3, [sp, #32]
 8007454:	4602      	mov	r2, r0
 8007456:	4629      	mov	r1, r5
 8007458:	4620      	mov	r0, r4
 800745a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800745e:	f000 f91d 	bl	800769c <_Bfree>
 8007462:	9b05      	ldr	r3, [sp, #20]
 8007464:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007466:	9d01      	ldr	r5, [sp, #4]
 8007468:	ea43 0102 	orr.w	r1, r3, r2
 800746c:	9b06      	ldr	r3, [sp, #24]
 800746e:	430b      	orrs	r3, r1
 8007470:	9b08      	ldr	r3, [sp, #32]
 8007472:	d10d      	bne.n	8007490 <_dtoa_r+0xa80>
 8007474:	2b39      	cmp	r3, #57	; 0x39
 8007476:	d029      	beq.n	80074cc <_dtoa_r+0xabc>
 8007478:	f1b9 0f00 	cmp.w	r9, #0
 800747c:	dd01      	ble.n	8007482 <_dtoa_r+0xa72>
 800747e:	9b04      	ldr	r3, [sp, #16]
 8007480:	3331      	adds	r3, #49	; 0x31
 8007482:	9a02      	ldr	r2, [sp, #8]
 8007484:	7013      	strb	r3, [r2, #0]
 8007486:	e774      	b.n	8007372 <_dtoa_r+0x962>
 8007488:	4638      	mov	r0, r7
 800748a:	e7b9      	b.n	8007400 <_dtoa_r+0x9f0>
 800748c:	2201      	movs	r2, #1
 800748e:	e7e2      	b.n	8007456 <_dtoa_r+0xa46>
 8007490:	f1b9 0f00 	cmp.w	r9, #0
 8007494:	db06      	blt.n	80074a4 <_dtoa_r+0xa94>
 8007496:	9905      	ldr	r1, [sp, #20]
 8007498:	ea41 0909 	orr.w	r9, r1, r9
 800749c:	9906      	ldr	r1, [sp, #24]
 800749e:	ea59 0101 	orrs.w	r1, r9, r1
 80074a2:	d120      	bne.n	80074e6 <_dtoa_r+0xad6>
 80074a4:	2a00      	cmp	r2, #0
 80074a6:	ddec      	ble.n	8007482 <_dtoa_r+0xa72>
 80074a8:	4659      	mov	r1, fp
 80074aa:	2201      	movs	r2, #1
 80074ac:	4620      	mov	r0, r4
 80074ae:	9301      	str	r3, [sp, #4]
 80074b0:	f000 fac6 	bl	8007a40 <__lshift>
 80074b4:	4631      	mov	r1, r6
 80074b6:	4683      	mov	fp, r0
 80074b8:	f000 fb2e 	bl	8007b18 <__mcmp>
 80074bc:	2800      	cmp	r0, #0
 80074be:	9b01      	ldr	r3, [sp, #4]
 80074c0:	dc02      	bgt.n	80074c8 <_dtoa_r+0xab8>
 80074c2:	d1de      	bne.n	8007482 <_dtoa_r+0xa72>
 80074c4:	07da      	lsls	r2, r3, #31
 80074c6:	d5dc      	bpl.n	8007482 <_dtoa_r+0xa72>
 80074c8:	2b39      	cmp	r3, #57	; 0x39
 80074ca:	d1d8      	bne.n	800747e <_dtoa_r+0xa6e>
 80074cc:	9a02      	ldr	r2, [sp, #8]
 80074ce:	2339      	movs	r3, #57	; 0x39
 80074d0:	7013      	strb	r3, [r2, #0]
 80074d2:	462b      	mov	r3, r5
 80074d4:	461d      	mov	r5, r3
 80074d6:	3b01      	subs	r3, #1
 80074d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80074dc:	2a39      	cmp	r2, #57	; 0x39
 80074de:	d050      	beq.n	8007582 <_dtoa_r+0xb72>
 80074e0:	3201      	adds	r2, #1
 80074e2:	701a      	strb	r2, [r3, #0]
 80074e4:	e745      	b.n	8007372 <_dtoa_r+0x962>
 80074e6:	2a00      	cmp	r2, #0
 80074e8:	dd03      	ble.n	80074f2 <_dtoa_r+0xae2>
 80074ea:	2b39      	cmp	r3, #57	; 0x39
 80074ec:	d0ee      	beq.n	80074cc <_dtoa_r+0xabc>
 80074ee:	3301      	adds	r3, #1
 80074f0:	e7c7      	b.n	8007482 <_dtoa_r+0xa72>
 80074f2:	9a01      	ldr	r2, [sp, #4]
 80074f4:	9907      	ldr	r1, [sp, #28]
 80074f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80074fa:	428a      	cmp	r2, r1
 80074fc:	d02a      	beq.n	8007554 <_dtoa_r+0xb44>
 80074fe:	4659      	mov	r1, fp
 8007500:	2300      	movs	r3, #0
 8007502:	220a      	movs	r2, #10
 8007504:	4620      	mov	r0, r4
 8007506:	f000 f8eb 	bl	80076e0 <__multadd>
 800750a:	45b8      	cmp	r8, r7
 800750c:	4683      	mov	fp, r0
 800750e:	f04f 0300 	mov.w	r3, #0
 8007512:	f04f 020a 	mov.w	r2, #10
 8007516:	4641      	mov	r1, r8
 8007518:	4620      	mov	r0, r4
 800751a:	d107      	bne.n	800752c <_dtoa_r+0xb1c>
 800751c:	f000 f8e0 	bl	80076e0 <__multadd>
 8007520:	4680      	mov	r8, r0
 8007522:	4607      	mov	r7, r0
 8007524:	9b01      	ldr	r3, [sp, #4]
 8007526:	3301      	adds	r3, #1
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	e775      	b.n	8007418 <_dtoa_r+0xa08>
 800752c:	f000 f8d8 	bl	80076e0 <__multadd>
 8007530:	4639      	mov	r1, r7
 8007532:	4680      	mov	r8, r0
 8007534:	2300      	movs	r3, #0
 8007536:	220a      	movs	r2, #10
 8007538:	4620      	mov	r0, r4
 800753a:	f000 f8d1 	bl	80076e0 <__multadd>
 800753e:	4607      	mov	r7, r0
 8007540:	e7f0      	b.n	8007524 <_dtoa_r+0xb14>
 8007542:	f1b9 0f00 	cmp.w	r9, #0
 8007546:	9a00      	ldr	r2, [sp, #0]
 8007548:	bfcc      	ite	gt
 800754a:	464d      	movgt	r5, r9
 800754c:	2501      	movle	r5, #1
 800754e:	4415      	add	r5, r2
 8007550:	f04f 0800 	mov.w	r8, #0
 8007554:	4659      	mov	r1, fp
 8007556:	2201      	movs	r2, #1
 8007558:	4620      	mov	r0, r4
 800755a:	9301      	str	r3, [sp, #4]
 800755c:	f000 fa70 	bl	8007a40 <__lshift>
 8007560:	4631      	mov	r1, r6
 8007562:	4683      	mov	fp, r0
 8007564:	f000 fad8 	bl	8007b18 <__mcmp>
 8007568:	2800      	cmp	r0, #0
 800756a:	dcb2      	bgt.n	80074d2 <_dtoa_r+0xac2>
 800756c:	d102      	bne.n	8007574 <_dtoa_r+0xb64>
 800756e:	9b01      	ldr	r3, [sp, #4]
 8007570:	07db      	lsls	r3, r3, #31
 8007572:	d4ae      	bmi.n	80074d2 <_dtoa_r+0xac2>
 8007574:	462b      	mov	r3, r5
 8007576:	461d      	mov	r5, r3
 8007578:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800757c:	2a30      	cmp	r2, #48	; 0x30
 800757e:	d0fa      	beq.n	8007576 <_dtoa_r+0xb66>
 8007580:	e6f7      	b.n	8007372 <_dtoa_r+0x962>
 8007582:	9a00      	ldr	r2, [sp, #0]
 8007584:	429a      	cmp	r2, r3
 8007586:	d1a5      	bne.n	80074d4 <_dtoa_r+0xac4>
 8007588:	f10a 0a01 	add.w	sl, sl, #1
 800758c:	2331      	movs	r3, #49	; 0x31
 800758e:	e779      	b.n	8007484 <_dtoa_r+0xa74>
 8007590:	4b13      	ldr	r3, [pc, #76]	; (80075e0 <_dtoa_r+0xbd0>)
 8007592:	f7ff baaf 	b.w	8006af4 <_dtoa_r+0xe4>
 8007596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007598:	2b00      	cmp	r3, #0
 800759a:	f47f aa86 	bne.w	8006aaa <_dtoa_r+0x9a>
 800759e:	4b11      	ldr	r3, [pc, #68]	; (80075e4 <_dtoa_r+0xbd4>)
 80075a0:	f7ff baa8 	b.w	8006af4 <_dtoa_r+0xe4>
 80075a4:	f1b9 0f00 	cmp.w	r9, #0
 80075a8:	dc03      	bgt.n	80075b2 <_dtoa_r+0xba2>
 80075aa:	9b05      	ldr	r3, [sp, #20]
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	f73f aec9 	bgt.w	8007344 <_dtoa_r+0x934>
 80075b2:	9d00      	ldr	r5, [sp, #0]
 80075b4:	4631      	mov	r1, r6
 80075b6:	4658      	mov	r0, fp
 80075b8:	f7ff f99c 	bl	80068f4 <quorem>
 80075bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80075c0:	f805 3b01 	strb.w	r3, [r5], #1
 80075c4:	9a00      	ldr	r2, [sp, #0]
 80075c6:	1aaa      	subs	r2, r5, r2
 80075c8:	4591      	cmp	r9, r2
 80075ca:	ddba      	ble.n	8007542 <_dtoa_r+0xb32>
 80075cc:	4659      	mov	r1, fp
 80075ce:	2300      	movs	r3, #0
 80075d0:	220a      	movs	r2, #10
 80075d2:	4620      	mov	r0, r4
 80075d4:	f000 f884 	bl	80076e0 <__multadd>
 80075d8:	4683      	mov	fp, r0
 80075da:	e7eb      	b.n	80075b4 <_dtoa_r+0xba4>
 80075dc:	08008ef7 	.word	0x08008ef7
 80075e0:	08008e50 	.word	0x08008e50
 80075e4:	08008e74 	.word	0x08008e74

080075e8 <_localeconv_r>:
 80075e8:	4800      	ldr	r0, [pc, #0]	; (80075ec <_localeconv_r+0x4>)
 80075ea:	4770      	bx	lr
 80075ec:	2000017c 	.word	0x2000017c

080075f0 <malloc>:
 80075f0:	4b02      	ldr	r3, [pc, #8]	; (80075fc <malloc+0xc>)
 80075f2:	4601      	mov	r1, r0
 80075f4:	6818      	ldr	r0, [r3, #0]
 80075f6:	f000 bbef 	b.w	8007dd8 <_malloc_r>
 80075fa:	bf00      	nop
 80075fc:	20000028 	.word	0x20000028

08007600 <memcpy>:
 8007600:	440a      	add	r2, r1
 8007602:	4291      	cmp	r1, r2
 8007604:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007608:	d100      	bne.n	800760c <memcpy+0xc>
 800760a:	4770      	bx	lr
 800760c:	b510      	push	{r4, lr}
 800760e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007612:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007616:	4291      	cmp	r1, r2
 8007618:	d1f9      	bne.n	800760e <memcpy+0xe>
 800761a:	bd10      	pop	{r4, pc}

0800761c <_Balloc>:
 800761c:	b570      	push	{r4, r5, r6, lr}
 800761e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007620:	4604      	mov	r4, r0
 8007622:	460d      	mov	r5, r1
 8007624:	b976      	cbnz	r6, 8007644 <_Balloc+0x28>
 8007626:	2010      	movs	r0, #16
 8007628:	f7ff ffe2 	bl	80075f0 <malloc>
 800762c:	4602      	mov	r2, r0
 800762e:	6260      	str	r0, [r4, #36]	; 0x24
 8007630:	b920      	cbnz	r0, 800763c <_Balloc+0x20>
 8007632:	4b18      	ldr	r3, [pc, #96]	; (8007694 <_Balloc+0x78>)
 8007634:	4818      	ldr	r0, [pc, #96]	; (8007698 <_Balloc+0x7c>)
 8007636:	2166      	movs	r1, #102	; 0x66
 8007638:	f000 fd94 	bl	8008164 <__assert_func>
 800763c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007640:	6006      	str	r6, [r0, #0]
 8007642:	60c6      	str	r6, [r0, #12]
 8007644:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007646:	68f3      	ldr	r3, [r6, #12]
 8007648:	b183      	cbz	r3, 800766c <_Balloc+0x50>
 800764a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007652:	b9b8      	cbnz	r0, 8007684 <_Balloc+0x68>
 8007654:	2101      	movs	r1, #1
 8007656:	fa01 f605 	lsl.w	r6, r1, r5
 800765a:	1d72      	adds	r2, r6, #5
 800765c:	0092      	lsls	r2, r2, #2
 800765e:	4620      	mov	r0, r4
 8007660:	f000 fb5a 	bl	8007d18 <_calloc_r>
 8007664:	b160      	cbz	r0, 8007680 <_Balloc+0x64>
 8007666:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800766a:	e00e      	b.n	800768a <_Balloc+0x6e>
 800766c:	2221      	movs	r2, #33	; 0x21
 800766e:	2104      	movs	r1, #4
 8007670:	4620      	mov	r0, r4
 8007672:	f000 fb51 	bl	8007d18 <_calloc_r>
 8007676:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007678:	60f0      	str	r0, [r6, #12]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d1e4      	bne.n	800764a <_Balloc+0x2e>
 8007680:	2000      	movs	r0, #0
 8007682:	bd70      	pop	{r4, r5, r6, pc}
 8007684:	6802      	ldr	r2, [r0, #0]
 8007686:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800768a:	2300      	movs	r3, #0
 800768c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007690:	e7f7      	b.n	8007682 <_Balloc+0x66>
 8007692:	bf00      	nop
 8007694:	08008e81 	.word	0x08008e81
 8007698:	08008f08 	.word	0x08008f08

0800769c <_Bfree>:
 800769c:	b570      	push	{r4, r5, r6, lr}
 800769e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80076a0:	4605      	mov	r5, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	b976      	cbnz	r6, 80076c4 <_Bfree+0x28>
 80076a6:	2010      	movs	r0, #16
 80076a8:	f7ff ffa2 	bl	80075f0 <malloc>
 80076ac:	4602      	mov	r2, r0
 80076ae:	6268      	str	r0, [r5, #36]	; 0x24
 80076b0:	b920      	cbnz	r0, 80076bc <_Bfree+0x20>
 80076b2:	4b09      	ldr	r3, [pc, #36]	; (80076d8 <_Bfree+0x3c>)
 80076b4:	4809      	ldr	r0, [pc, #36]	; (80076dc <_Bfree+0x40>)
 80076b6:	218a      	movs	r1, #138	; 0x8a
 80076b8:	f000 fd54 	bl	8008164 <__assert_func>
 80076bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076c0:	6006      	str	r6, [r0, #0]
 80076c2:	60c6      	str	r6, [r0, #12]
 80076c4:	b13c      	cbz	r4, 80076d6 <_Bfree+0x3a>
 80076c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80076c8:	6862      	ldr	r2, [r4, #4]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80076d0:	6021      	str	r1, [r4, #0]
 80076d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076d6:	bd70      	pop	{r4, r5, r6, pc}
 80076d8:	08008e81 	.word	0x08008e81
 80076dc:	08008f08 	.word	0x08008f08

080076e0 <__multadd>:
 80076e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076e4:	690e      	ldr	r6, [r1, #16]
 80076e6:	4607      	mov	r7, r0
 80076e8:	4698      	mov	r8, r3
 80076ea:	460c      	mov	r4, r1
 80076ec:	f101 0014 	add.w	r0, r1, #20
 80076f0:	2300      	movs	r3, #0
 80076f2:	6805      	ldr	r5, [r0, #0]
 80076f4:	b2a9      	uxth	r1, r5
 80076f6:	fb02 8101 	mla	r1, r2, r1, r8
 80076fa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80076fe:	0c2d      	lsrs	r5, r5, #16
 8007700:	fb02 c505 	mla	r5, r2, r5, ip
 8007704:	b289      	uxth	r1, r1
 8007706:	3301      	adds	r3, #1
 8007708:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800770c:	429e      	cmp	r6, r3
 800770e:	f840 1b04 	str.w	r1, [r0], #4
 8007712:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007716:	dcec      	bgt.n	80076f2 <__multadd+0x12>
 8007718:	f1b8 0f00 	cmp.w	r8, #0
 800771c:	d022      	beq.n	8007764 <__multadd+0x84>
 800771e:	68a3      	ldr	r3, [r4, #8]
 8007720:	42b3      	cmp	r3, r6
 8007722:	dc19      	bgt.n	8007758 <__multadd+0x78>
 8007724:	6861      	ldr	r1, [r4, #4]
 8007726:	4638      	mov	r0, r7
 8007728:	3101      	adds	r1, #1
 800772a:	f7ff ff77 	bl	800761c <_Balloc>
 800772e:	4605      	mov	r5, r0
 8007730:	b928      	cbnz	r0, 800773e <__multadd+0x5e>
 8007732:	4602      	mov	r2, r0
 8007734:	4b0d      	ldr	r3, [pc, #52]	; (800776c <__multadd+0x8c>)
 8007736:	480e      	ldr	r0, [pc, #56]	; (8007770 <__multadd+0x90>)
 8007738:	21b5      	movs	r1, #181	; 0xb5
 800773a:	f000 fd13 	bl	8008164 <__assert_func>
 800773e:	6922      	ldr	r2, [r4, #16]
 8007740:	3202      	adds	r2, #2
 8007742:	f104 010c 	add.w	r1, r4, #12
 8007746:	0092      	lsls	r2, r2, #2
 8007748:	300c      	adds	r0, #12
 800774a:	f7ff ff59 	bl	8007600 <memcpy>
 800774e:	4621      	mov	r1, r4
 8007750:	4638      	mov	r0, r7
 8007752:	f7ff ffa3 	bl	800769c <_Bfree>
 8007756:	462c      	mov	r4, r5
 8007758:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800775c:	3601      	adds	r6, #1
 800775e:	f8c3 8014 	str.w	r8, [r3, #20]
 8007762:	6126      	str	r6, [r4, #16]
 8007764:	4620      	mov	r0, r4
 8007766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800776a:	bf00      	nop
 800776c:	08008ef7 	.word	0x08008ef7
 8007770:	08008f08 	.word	0x08008f08

08007774 <__hi0bits>:
 8007774:	0c03      	lsrs	r3, r0, #16
 8007776:	041b      	lsls	r3, r3, #16
 8007778:	b9d3      	cbnz	r3, 80077b0 <__hi0bits+0x3c>
 800777a:	0400      	lsls	r0, r0, #16
 800777c:	2310      	movs	r3, #16
 800777e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007782:	bf04      	itt	eq
 8007784:	0200      	lsleq	r0, r0, #8
 8007786:	3308      	addeq	r3, #8
 8007788:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800778c:	bf04      	itt	eq
 800778e:	0100      	lsleq	r0, r0, #4
 8007790:	3304      	addeq	r3, #4
 8007792:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007796:	bf04      	itt	eq
 8007798:	0080      	lsleq	r0, r0, #2
 800779a:	3302      	addeq	r3, #2
 800779c:	2800      	cmp	r0, #0
 800779e:	db05      	blt.n	80077ac <__hi0bits+0x38>
 80077a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80077a4:	f103 0301 	add.w	r3, r3, #1
 80077a8:	bf08      	it	eq
 80077aa:	2320      	moveq	r3, #32
 80077ac:	4618      	mov	r0, r3
 80077ae:	4770      	bx	lr
 80077b0:	2300      	movs	r3, #0
 80077b2:	e7e4      	b.n	800777e <__hi0bits+0xa>

080077b4 <__lo0bits>:
 80077b4:	6803      	ldr	r3, [r0, #0]
 80077b6:	f013 0207 	ands.w	r2, r3, #7
 80077ba:	4601      	mov	r1, r0
 80077bc:	d00b      	beq.n	80077d6 <__lo0bits+0x22>
 80077be:	07da      	lsls	r2, r3, #31
 80077c0:	d424      	bmi.n	800780c <__lo0bits+0x58>
 80077c2:	0798      	lsls	r0, r3, #30
 80077c4:	bf49      	itett	mi
 80077c6:	085b      	lsrmi	r3, r3, #1
 80077c8:	089b      	lsrpl	r3, r3, #2
 80077ca:	2001      	movmi	r0, #1
 80077cc:	600b      	strmi	r3, [r1, #0]
 80077ce:	bf5c      	itt	pl
 80077d0:	600b      	strpl	r3, [r1, #0]
 80077d2:	2002      	movpl	r0, #2
 80077d4:	4770      	bx	lr
 80077d6:	b298      	uxth	r0, r3
 80077d8:	b9b0      	cbnz	r0, 8007808 <__lo0bits+0x54>
 80077da:	0c1b      	lsrs	r3, r3, #16
 80077dc:	2010      	movs	r0, #16
 80077de:	f013 0fff 	tst.w	r3, #255	; 0xff
 80077e2:	bf04      	itt	eq
 80077e4:	0a1b      	lsreq	r3, r3, #8
 80077e6:	3008      	addeq	r0, #8
 80077e8:	071a      	lsls	r2, r3, #28
 80077ea:	bf04      	itt	eq
 80077ec:	091b      	lsreq	r3, r3, #4
 80077ee:	3004      	addeq	r0, #4
 80077f0:	079a      	lsls	r2, r3, #30
 80077f2:	bf04      	itt	eq
 80077f4:	089b      	lsreq	r3, r3, #2
 80077f6:	3002      	addeq	r0, #2
 80077f8:	07da      	lsls	r2, r3, #31
 80077fa:	d403      	bmi.n	8007804 <__lo0bits+0x50>
 80077fc:	085b      	lsrs	r3, r3, #1
 80077fe:	f100 0001 	add.w	r0, r0, #1
 8007802:	d005      	beq.n	8007810 <__lo0bits+0x5c>
 8007804:	600b      	str	r3, [r1, #0]
 8007806:	4770      	bx	lr
 8007808:	4610      	mov	r0, r2
 800780a:	e7e8      	b.n	80077de <__lo0bits+0x2a>
 800780c:	2000      	movs	r0, #0
 800780e:	4770      	bx	lr
 8007810:	2020      	movs	r0, #32
 8007812:	4770      	bx	lr

08007814 <__i2b>:
 8007814:	b510      	push	{r4, lr}
 8007816:	460c      	mov	r4, r1
 8007818:	2101      	movs	r1, #1
 800781a:	f7ff feff 	bl	800761c <_Balloc>
 800781e:	4602      	mov	r2, r0
 8007820:	b928      	cbnz	r0, 800782e <__i2b+0x1a>
 8007822:	4b05      	ldr	r3, [pc, #20]	; (8007838 <__i2b+0x24>)
 8007824:	4805      	ldr	r0, [pc, #20]	; (800783c <__i2b+0x28>)
 8007826:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800782a:	f000 fc9b 	bl	8008164 <__assert_func>
 800782e:	2301      	movs	r3, #1
 8007830:	6144      	str	r4, [r0, #20]
 8007832:	6103      	str	r3, [r0, #16]
 8007834:	bd10      	pop	{r4, pc}
 8007836:	bf00      	nop
 8007838:	08008ef7 	.word	0x08008ef7
 800783c:	08008f08 	.word	0x08008f08

08007840 <__multiply>:
 8007840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007844:	4614      	mov	r4, r2
 8007846:	690a      	ldr	r2, [r1, #16]
 8007848:	6923      	ldr	r3, [r4, #16]
 800784a:	429a      	cmp	r2, r3
 800784c:	bfb8      	it	lt
 800784e:	460b      	movlt	r3, r1
 8007850:	460d      	mov	r5, r1
 8007852:	bfbc      	itt	lt
 8007854:	4625      	movlt	r5, r4
 8007856:	461c      	movlt	r4, r3
 8007858:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800785c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007860:	68ab      	ldr	r3, [r5, #8]
 8007862:	6869      	ldr	r1, [r5, #4]
 8007864:	eb0a 0709 	add.w	r7, sl, r9
 8007868:	42bb      	cmp	r3, r7
 800786a:	b085      	sub	sp, #20
 800786c:	bfb8      	it	lt
 800786e:	3101      	addlt	r1, #1
 8007870:	f7ff fed4 	bl	800761c <_Balloc>
 8007874:	b930      	cbnz	r0, 8007884 <__multiply+0x44>
 8007876:	4602      	mov	r2, r0
 8007878:	4b42      	ldr	r3, [pc, #264]	; (8007984 <__multiply+0x144>)
 800787a:	4843      	ldr	r0, [pc, #268]	; (8007988 <__multiply+0x148>)
 800787c:	f240 115d 	movw	r1, #349	; 0x15d
 8007880:	f000 fc70 	bl	8008164 <__assert_func>
 8007884:	f100 0614 	add.w	r6, r0, #20
 8007888:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800788c:	4633      	mov	r3, r6
 800788e:	2200      	movs	r2, #0
 8007890:	4543      	cmp	r3, r8
 8007892:	d31e      	bcc.n	80078d2 <__multiply+0x92>
 8007894:	f105 0c14 	add.w	ip, r5, #20
 8007898:	f104 0314 	add.w	r3, r4, #20
 800789c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80078a0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80078a4:	9202      	str	r2, [sp, #8]
 80078a6:	ebac 0205 	sub.w	r2, ip, r5
 80078aa:	3a15      	subs	r2, #21
 80078ac:	f022 0203 	bic.w	r2, r2, #3
 80078b0:	3204      	adds	r2, #4
 80078b2:	f105 0115 	add.w	r1, r5, #21
 80078b6:	458c      	cmp	ip, r1
 80078b8:	bf38      	it	cc
 80078ba:	2204      	movcc	r2, #4
 80078bc:	9201      	str	r2, [sp, #4]
 80078be:	9a02      	ldr	r2, [sp, #8]
 80078c0:	9303      	str	r3, [sp, #12]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d808      	bhi.n	80078d8 <__multiply+0x98>
 80078c6:	2f00      	cmp	r7, #0
 80078c8:	dc55      	bgt.n	8007976 <__multiply+0x136>
 80078ca:	6107      	str	r7, [r0, #16]
 80078cc:	b005      	add	sp, #20
 80078ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d2:	f843 2b04 	str.w	r2, [r3], #4
 80078d6:	e7db      	b.n	8007890 <__multiply+0x50>
 80078d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80078dc:	f1ba 0f00 	cmp.w	sl, #0
 80078e0:	d020      	beq.n	8007924 <__multiply+0xe4>
 80078e2:	f105 0e14 	add.w	lr, r5, #20
 80078e6:	46b1      	mov	r9, r6
 80078e8:	2200      	movs	r2, #0
 80078ea:	f85e 4b04 	ldr.w	r4, [lr], #4
 80078ee:	f8d9 b000 	ldr.w	fp, [r9]
 80078f2:	b2a1      	uxth	r1, r4
 80078f4:	fa1f fb8b 	uxth.w	fp, fp
 80078f8:	fb0a b101 	mla	r1, sl, r1, fp
 80078fc:	4411      	add	r1, r2
 80078fe:	f8d9 2000 	ldr.w	r2, [r9]
 8007902:	0c24      	lsrs	r4, r4, #16
 8007904:	0c12      	lsrs	r2, r2, #16
 8007906:	fb0a 2404 	mla	r4, sl, r4, r2
 800790a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800790e:	b289      	uxth	r1, r1
 8007910:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007914:	45f4      	cmp	ip, lr
 8007916:	f849 1b04 	str.w	r1, [r9], #4
 800791a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800791e:	d8e4      	bhi.n	80078ea <__multiply+0xaa>
 8007920:	9901      	ldr	r1, [sp, #4]
 8007922:	5072      	str	r2, [r6, r1]
 8007924:	9a03      	ldr	r2, [sp, #12]
 8007926:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800792a:	3304      	adds	r3, #4
 800792c:	f1b9 0f00 	cmp.w	r9, #0
 8007930:	d01f      	beq.n	8007972 <__multiply+0x132>
 8007932:	6834      	ldr	r4, [r6, #0]
 8007934:	f105 0114 	add.w	r1, r5, #20
 8007938:	46b6      	mov	lr, r6
 800793a:	f04f 0a00 	mov.w	sl, #0
 800793e:	880a      	ldrh	r2, [r1, #0]
 8007940:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007944:	fb09 b202 	mla	r2, r9, r2, fp
 8007948:	4492      	add	sl, r2
 800794a:	b2a4      	uxth	r4, r4
 800794c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007950:	f84e 4b04 	str.w	r4, [lr], #4
 8007954:	f851 4b04 	ldr.w	r4, [r1], #4
 8007958:	f8be 2000 	ldrh.w	r2, [lr]
 800795c:	0c24      	lsrs	r4, r4, #16
 800795e:	fb09 2404 	mla	r4, r9, r4, r2
 8007962:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007966:	458c      	cmp	ip, r1
 8007968:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800796c:	d8e7      	bhi.n	800793e <__multiply+0xfe>
 800796e:	9a01      	ldr	r2, [sp, #4]
 8007970:	50b4      	str	r4, [r6, r2]
 8007972:	3604      	adds	r6, #4
 8007974:	e7a3      	b.n	80078be <__multiply+0x7e>
 8007976:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1a5      	bne.n	80078ca <__multiply+0x8a>
 800797e:	3f01      	subs	r7, #1
 8007980:	e7a1      	b.n	80078c6 <__multiply+0x86>
 8007982:	bf00      	nop
 8007984:	08008ef7 	.word	0x08008ef7
 8007988:	08008f08 	.word	0x08008f08

0800798c <__pow5mult>:
 800798c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007990:	4615      	mov	r5, r2
 8007992:	f012 0203 	ands.w	r2, r2, #3
 8007996:	4606      	mov	r6, r0
 8007998:	460f      	mov	r7, r1
 800799a:	d007      	beq.n	80079ac <__pow5mult+0x20>
 800799c:	4c25      	ldr	r4, [pc, #148]	; (8007a34 <__pow5mult+0xa8>)
 800799e:	3a01      	subs	r2, #1
 80079a0:	2300      	movs	r3, #0
 80079a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80079a6:	f7ff fe9b 	bl	80076e0 <__multadd>
 80079aa:	4607      	mov	r7, r0
 80079ac:	10ad      	asrs	r5, r5, #2
 80079ae:	d03d      	beq.n	8007a2c <__pow5mult+0xa0>
 80079b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80079b2:	b97c      	cbnz	r4, 80079d4 <__pow5mult+0x48>
 80079b4:	2010      	movs	r0, #16
 80079b6:	f7ff fe1b 	bl	80075f0 <malloc>
 80079ba:	4602      	mov	r2, r0
 80079bc:	6270      	str	r0, [r6, #36]	; 0x24
 80079be:	b928      	cbnz	r0, 80079cc <__pow5mult+0x40>
 80079c0:	4b1d      	ldr	r3, [pc, #116]	; (8007a38 <__pow5mult+0xac>)
 80079c2:	481e      	ldr	r0, [pc, #120]	; (8007a3c <__pow5mult+0xb0>)
 80079c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80079c8:	f000 fbcc 	bl	8008164 <__assert_func>
 80079cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079d0:	6004      	str	r4, [r0, #0]
 80079d2:	60c4      	str	r4, [r0, #12]
 80079d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80079d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079dc:	b94c      	cbnz	r4, 80079f2 <__pow5mult+0x66>
 80079de:	f240 2171 	movw	r1, #625	; 0x271
 80079e2:	4630      	mov	r0, r6
 80079e4:	f7ff ff16 	bl	8007814 <__i2b>
 80079e8:	2300      	movs	r3, #0
 80079ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80079ee:	4604      	mov	r4, r0
 80079f0:	6003      	str	r3, [r0, #0]
 80079f2:	f04f 0900 	mov.w	r9, #0
 80079f6:	07eb      	lsls	r3, r5, #31
 80079f8:	d50a      	bpl.n	8007a10 <__pow5mult+0x84>
 80079fa:	4639      	mov	r1, r7
 80079fc:	4622      	mov	r2, r4
 80079fe:	4630      	mov	r0, r6
 8007a00:	f7ff ff1e 	bl	8007840 <__multiply>
 8007a04:	4639      	mov	r1, r7
 8007a06:	4680      	mov	r8, r0
 8007a08:	4630      	mov	r0, r6
 8007a0a:	f7ff fe47 	bl	800769c <_Bfree>
 8007a0e:	4647      	mov	r7, r8
 8007a10:	106d      	asrs	r5, r5, #1
 8007a12:	d00b      	beq.n	8007a2c <__pow5mult+0xa0>
 8007a14:	6820      	ldr	r0, [r4, #0]
 8007a16:	b938      	cbnz	r0, 8007a28 <__pow5mult+0x9c>
 8007a18:	4622      	mov	r2, r4
 8007a1a:	4621      	mov	r1, r4
 8007a1c:	4630      	mov	r0, r6
 8007a1e:	f7ff ff0f 	bl	8007840 <__multiply>
 8007a22:	6020      	str	r0, [r4, #0]
 8007a24:	f8c0 9000 	str.w	r9, [r0]
 8007a28:	4604      	mov	r4, r0
 8007a2a:	e7e4      	b.n	80079f6 <__pow5mult+0x6a>
 8007a2c:	4638      	mov	r0, r7
 8007a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a32:	bf00      	nop
 8007a34:	08009058 	.word	0x08009058
 8007a38:	08008e81 	.word	0x08008e81
 8007a3c:	08008f08 	.word	0x08008f08

08007a40 <__lshift>:
 8007a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a44:	460c      	mov	r4, r1
 8007a46:	6849      	ldr	r1, [r1, #4]
 8007a48:	6923      	ldr	r3, [r4, #16]
 8007a4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a4e:	68a3      	ldr	r3, [r4, #8]
 8007a50:	4607      	mov	r7, r0
 8007a52:	4691      	mov	r9, r2
 8007a54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a58:	f108 0601 	add.w	r6, r8, #1
 8007a5c:	42b3      	cmp	r3, r6
 8007a5e:	db0b      	blt.n	8007a78 <__lshift+0x38>
 8007a60:	4638      	mov	r0, r7
 8007a62:	f7ff fddb 	bl	800761c <_Balloc>
 8007a66:	4605      	mov	r5, r0
 8007a68:	b948      	cbnz	r0, 8007a7e <__lshift+0x3e>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	4b28      	ldr	r3, [pc, #160]	; (8007b10 <__lshift+0xd0>)
 8007a6e:	4829      	ldr	r0, [pc, #164]	; (8007b14 <__lshift+0xd4>)
 8007a70:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007a74:	f000 fb76 	bl	8008164 <__assert_func>
 8007a78:	3101      	adds	r1, #1
 8007a7a:	005b      	lsls	r3, r3, #1
 8007a7c:	e7ee      	b.n	8007a5c <__lshift+0x1c>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	f100 0114 	add.w	r1, r0, #20
 8007a84:	f100 0210 	add.w	r2, r0, #16
 8007a88:	4618      	mov	r0, r3
 8007a8a:	4553      	cmp	r3, sl
 8007a8c:	db33      	blt.n	8007af6 <__lshift+0xb6>
 8007a8e:	6920      	ldr	r0, [r4, #16]
 8007a90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a94:	f104 0314 	add.w	r3, r4, #20
 8007a98:	f019 091f 	ands.w	r9, r9, #31
 8007a9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007aa0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007aa4:	d02b      	beq.n	8007afe <__lshift+0xbe>
 8007aa6:	f1c9 0e20 	rsb	lr, r9, #32
 8007aaa:	468a      	mov	sl, r1
 8007aac:	2200      	movs	r2, #0
 8007aae:	6818      	ldr	r0, [r3, #0]
 8007ab0:	fa00 f009 	lsl.w	r0, r0, r9
 8007ab4:	4302      	orrs	r2, r0
 8007ab6:	f84a 2b04 	str.w	r2, [sl], #4
 8007aba:	f853 2b04 	ldr.w	r2, [r3], #4
 8007abe:	459c      	cmp	ip, r3
 8007ac0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ac4:	d8f3      	bhi.n	8007aae <__lshift+0x6e>
 8007ac6:	ebac 0304 	sub.w	r3, ip, r4
 8007aca:	3b15      	subs	r3, #21
 8007acc:	f023 0303 	bic.w	r3, r3, #3
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	f104 0015 	add.w	r0, r4, #21
 8007ad6:	4584      	cmp	ip, r0
 8007ad8:	bf38      	it	cc
 8007ada:	2304      	movcc	r3, #4
 8007adc:	50ca      	str	r2, [r1, r3]
 8007ade:	b10a      	cbz	r2, 8007ae4 <__lshift+0xa4>
 8007ae0:	f108 0602 	add.w	r6, r8, #2
 8007ae4:	3e01      	subs	r6, #1
 8007ae6:	4638      	mov	r0, r7
 8007ae8:	612e      	str	r6, [r5, #16]
 8007aea:	4621      	mov	r1, r4
 8007aec:	f7ff fdd6 	bl	800769c <_Bfree>
 8007af0:	4628      	mov	r0, r5
 8007af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007afa:	3301      	adds	r3, #1
 8007afc:	e7c5      	b.n	8007a8a <__lshift+0x4a>
 8007afe:	3904      	subs	r1, #4
 8007b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b04:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b08:	459c      	cmp	ip, r3
 8007b0a:	d8f9      	bhi.n	8007b00 <__lshift+0xc0>
 8007b0c:	e7ea      	b.n	8007ae4 <__lshift+0xa4>
 8007b0e:	bf00      	nop
 8007b10:	08008ef7 	.word	0x08008ef7
 8007b14:	08008f08 	.word	0x08008f08

08007b18 <__mcmp>:
 8007b18:	b530      	push	{r4, r5, lr}
 8007b1a:	6902      	ldr	r2, [r0, #16]
 8007b1c:	690c      	ldr	r4, [r1, #16]
 8007b1e:	1b12      	subs	r2, r2, r4
 8007b20:	d10e      	bne.n	8007b40 <__mcmp+0x28>
 8007b22:	f100 0314 	add.w	r3, r0, #20
 8007b26:	3114      	adds	r1, #20
 8007b28:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007b2c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007b30:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007b34:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007b38:	42a5      	cmp	r5, r4
 8007b3a:	d003      	beq.n	8007b44 <__mcmp+0x2c>
 8007b3c:	d305      	bcc.n	8007b4a <__mcmp+0x32>
 8007b3e:	2201      	movs	r2, #1
 8007b40:	4610      	mov	r0, r2
 8007b42:	bd30      	pop	{r4, r5, pc}
 8007b44:	4283      	cmp	r3, r0
 8007b46:	d3f3      	bcc.n	8007b30 <__mcmp+0x18>
 8007b48:	e7fa      	b.n	8007b40 <__mcmp+0x28>
 8007b4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b4e:	e7f7      	b.n	8007b40 <__mcmp+0x28>

08007b50 <__mdiff>:
 8007b50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b54:	460c      	mov	r4, r1
 8007b56:	4606      	mov	r6, r0
 8007b58:	4611      	mov	r1, r2
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	4617      	mov	r7, r2
 8007b5e:	f7ff ffdb 	bl	8007b18 <__mcmp>
 8007b62:	1e05      	subs	r5, r0, #0
 8007b64:	d110      	bne.n	8007b88 <__mdiff+0x38>
 8007b66:	4629      	mov	r1, r5
 8007b68:	4630      	mov	r0, r6
 8007b6a:	f7ff fd57 	bl	800761c <_Balloc>
 8007b6e:	b930      	cbnz	r0, 8007b7e <__mdiff+0x2e>
 8007b70:	4b39      	ldr	r3, [pc, #228]	; (8007c58 <__mdiff+0x108>)
 8007b72:	4602      	mov	r2, r0
 8007b74:	f240 2132 	movw	r1, #562	; 0x232
 8007b78:	4838      	ldr	r0, [pc, #224]	; (8007c5c <__mdiff+0x10c>)
 8007b7a:	f000 faf3 	bl	8008164 <__assert_func>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b88:	bfa4      	itt	ge
 8007b8a:	463b      	movge	r3, r7
 8007b8c:	4627      	movge	r7, r4
 8007b8e:	4630      	mov	r0, r6
 8007b90:	6879      	ldr	r1, [r7, #4]
 8007b92:	bfa6      	itte	ge
 8007b94:	461c      	movge	r4, r3
 8007b96:	2500      	movge	r5, #0
 8007b98:	2501      	movlt	r5, #1
 8007b9a:	f7ff fd3f 	bl	800761c <_Balloc>
 8007b9e:	b920      	cbnz	r0, 8007baa <__mdiff+0x5a>
 8007ba0:	4b2d      	ldr	r3, [pc, #180]	; (8007c58 <__mdiff+0x108>)
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007ba8:	e7e6      	b.n	8007b78 <__mdiff+0x28>
 8007baa:	693e      	ldr	r6, [r7, #16]
 8007bac:	60c5      	str	r5, [r0, #12]
 8007bae:	6925      	ldr	r5, [r4, #16]
 8007bb0:	f107 0114 	add.w	r1, r7, #20
 8007bb4:	f104 0914 	add.w	r9, r4, #20
 8007bb8:	f100 0e14 	add.w	lr, r0, #20
 8007bbc:	f107 0210 	add.w	r2, r7, #16
 8007bc0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007bc4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007bc8:	46f2      	mov	sl, lr
 8007bca:	2700      	movs	r7, #0
 8007bcc:	f859 3b04 	ldr.w	r3, [r9], #4
 8007bd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007bd4:	fa1f f883 	uxth.w	r8, r3
 8007bd8:	fa17 f78b 	uxtah	r7, r7, fp
 8007bdc:	0c1b      	lsrs	r3, r3, #16
 8007bde:	eba7 0808 	sub.w	r8, r7, r8
 8007be2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007be6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007bea:	fa1f f888 	uxth.w	r8, r8
 8007bee:	141f      	asrs	r7, r3, #16
 8007bf0:	454d      	cmp	r5, r9
 8007bf2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007bf6:	f84a 3b04 	str.w	r3, [sl], #4
 8007bfa:	d8e7      	bhi.n	8007bcc <__mdiff+0x7c>
 8007bfc:	1b2b      	subs	r3, r5, r4
 8007bfe:	3b15      	subs	r3, #21
 8007c00:	f023 0303 	bic.w	r3, r3, #3
 8007c04:	3304      	adds	r3, #4
 8007c06:	3415      	adds	r4, #21
 8007c08:	42a5      	cmp	r5, r4
 8007c0a:	bf38      	it	cc
 8007c0c:	2304      	movcc	r3, #4
 8007c0e:	4419      	add	r1, r3
 8007c10:	4473      	add	r3, lr
 8007c12:	469e      	mov	lr, r3
 8007c14:	460d      	mov	r5, r1
 8007c16:	4565      	cmp	r5, ip
 8007c18:	d30e      	bcc.n	8007c38 <__mdiff+0xe8>
 8007c1a:	f10c 0203 	add.w	r2, ip, #3
 8007c1e:	1a52      	subs	r2, r2, r1
 8007c20:	f022 0203 	bic.w	r2, r2, #3
 8007c24:	3903      	subs	r1, #3
 8007c26:	458c      	cmp	ip, r1
 8007c28:	bf38      	it	cc
 8007c2a:	2200      	movcc	r2, #0
 8007c2c:	441a      	add	r2, r3
 8007c2e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007c32:	b17b      	cbz	r3, 8007c54 <__mdiff+0x104>
 8007c34:	6106      	str	r6, [r0, #16]
 8007c36:	e7a5      	b.n	8007b84 <__mdiff+0x34>
 8007c38:	f855 8b04 	ldr.w	r8, [r5], #4
 8007c3c:	fa17 f488 	uxtah	r4, r7, r8
 8007c40:	1422      	asrs	r2, r4, #16
 8007c42:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007c46:	b2a4      	uxth	r4, r4
 8007c48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007c4c:	f84e 4b04 	str.w	r4, [lr], #4
 8007c50:	1417      	asrs	r7, r2, #16
 8007c52:	e7e0      	b.n	8007c16 <__mdiff+0xc6>
 8007c54:	3e01      	subs	r6, #1
 8007c56:	e7ea      	b.n	8007c2e <__mdiff+0xde>
 8007c58:	08008ef7 	.word	0x08008ef7
 8007c5c:	08008f08 	.word	0x08008f08

08007c60 <__d2b>:
 8007c60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c64:	4689      	mov	r9, r1
 8007c66:	2101      	movs	r1, #1
 8007c68:	ec57 6b10 	vmov	r6, r7, d0
 8007c6c:	4690      	mov	r8, r2
 8007c6e:	f7ff fcd5 	bl	800761c <_Balloc>
 8007c72:	4604      	mov	r4, r0
 8007c74:	b930      	cbnz	r0, 8007c84 <__d2b+0x24>
 8007c76:	4602      	mov	r2, r0
 8007c78:	4b25      	ldr	r3, [pc, #148]	; (8007d10 <__d2b+0xb0>)
 8007c7a:	4826      	ldr	r0, [pc, #152]	; (8007d14 <__d2b+0xb4>)
 8007c7c:	f240 310a 	movw	r1, #778	; 0x30a
 8007c80:	f000 fa70 	bl	8008164 <__assert_func>
 8007c84:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007c88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c8c:	bb35      	cbnz	r5, 8007cdc <__d2b+0x7c>
 8007c8e:	2e00      	cmp	r6, #0
 8007c90:	9301      	str	r3, [sp, #4]
 8007c92:	d028      	beq.n	8007ce6 <__d2b+0x86>
 8007c94:	4668      	mov	r0, sp
 8007c96:	9600      	str	r6, [sp, #0]
 8007c98:	f7ff fd8c 	bl	80077b4 <__lo0bits>
 8007c9c:	9900      	ldr	r1, [sp, #0]
 8007c9e:	b300      	cbz	r0, 8007ce2 <__d2b+0x82>
 8007ca0:	9a01      	ldr	r2, [sp, #4]
 8007ca2:	f1c0 0320 	rsb	r3, r0, #32
 8007ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8007caa:	430b      	orrs	r3, r1
 8007cac:	40c2      	lsrs	r2, r0
 8007cae:	6163      	str	r3, [r4, #20]
 8007cb0:	9201      	str	r2, [sp, #4]
 8007cb2:	9b01      	ldr	r3, [sp, #4]
 8007cb4:	61a3      	str	r3, [r4, #24]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	bf14      	ite	ne
 8007cba:	2202      	movne	r2, #2
 8007cbc:	2201      	moveq	r2, #1
 8007cbe:	6122      	str	r2, [r4, #16]
 8007cc0:	b1d5      	cbz	r5, 8007cf8 <__d2b+0x98>
 8007cc2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007cc6:	4405      	add	r5, r0
 8007cc8:	f8c9 5000 	str.w	r5, [r9]
 8007ccc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007cd0:	f8c8 0000 	str.w	r0, [r8]
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	b003      	add	sp, #12
 8007cd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ce0:	e7d5      	b.n	8007c8e <__d2b+0x2e>
 8007ce2:	6161      	str	r1, [r4, #20]
 8007ce4:	e7e5      	b.n	8007cb2 <__d2b+0x52>
 8007ce6:	a801      	add	r0, sp, #4
 8007ce8:	f7ff fd64 	bl	80077b4 <__lo0bits>
 8007cec:	9b01      	ldr	r3, [sp, #4]
 8007cee:	6163      	str	r3, [r4, #20]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	6122      	str	r2, [r4, #16]
 8007cf4:	3020      	adds	r0, #32
 8007cf6:	e7e3      	b.n	8007cc0 <__d2b+0x60>
 8007cf8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007cfc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d00:	f8c9 0000 	str.w	r0, [r9]
 8007d04:	6918      	ldr	r0, [r3, #16]
 8007d06:	f7ff fd35 	bl	8007774 <__hi0bits>
 8007d0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d0e:	e7df      	b.n	8007cd0 <__d2b+0x70>
 8007d10:	08008ef7 	.word	0x08008ef7
 8007d14:	08008f08 	.word	0x08008f08

08007d18 <_calloc_r>:
 8007d18:	b513      	push	{r0, r1, r4, lr}
 8007d1a:	434a      	muls	r2, r1
 8007d1c:	4611      	mov	r1, r2
 8007d1e:	9201      	str	r2, [sp, #4]
 8007d20:	f000 f85a 	bl	8007dd8 <_malloc_r>
 8007d24:	4604      	mov	r4, r0
 8007d26:	b118      	cbz	r0, 8007d30 <_calloc_r+0x18>
 8007d28:	9a01      	ldr	r2, [sp, #4]
 8007d2a:	2100      	movs	r1, #0
 8007d2c:	f7fe f950 	bl	8005fd0 <memset>
 8007d30:	4620      	mov	r0, r4
 8007d32:	b002      	add	sp, #8
 8007d34:	bd10      	pop	{r4, pc}
	...

08007d38 <_free_r>:
 8007d38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d3a:	2900      	cmp	r1, #0
 8007d3c:	d048      	beq.n	8007dd0 <_free_r+0x98>
 8007d3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d42:	9001      	str	r0, [sp, #4]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f1a1 0404 	sub.w	r4, r1, #4
 8007d4a:	bfb8      	it	lt
 8007d4c:	18e4      	addlt	r4, r4, r3
 8007d4e:	f000 fa65 	bl	800821c <__malloc_lock>
 8007d52:	4a20      	ldr	r2, [pc, #128]	; (8007dd4 <_free_r+0x9c>)
 8007d54:	9801      	ldr	r0, [sp, #4]
 8007d56:	6813      	ldr	r3, [r2, #0]
 8007d58:	4615      	mov	r5, r2
 8007d5a:	b933      	cbnz	r3, 8007d6a <_free_r+0x32>
 8007d5c:	6063      	str	r3, [r4, #4]
 8007d5e:	6014      	str	r4, [r2, #0]
 8007d60:	b003      	add	sp, #12
 8007d62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d66:	f000 ba5f 	b.w	8008228 <__malloc_unlock>
 8007d6a:	42a3      	cmp	r3, r4
 8007d6c:	d90b      	bls.n	8007d86 <_free_r+0x4e>
 8007d6e:	6821      	ldr	r1, [r4, #0]
 8007d70:	1862      	adds	r2, r4, r1
 8007d72:	4293      	cmp	r3, r2
 8007d74:	bf04      	itt	eq
 8007d76:	681a      	ldreq	r2, [r3, #0]
 8007d78:	685b      	ldreq	r3, [r3, #4]
 8007d7a:	6063      	str	r3, [r4, #4]
 8007d7c:	bf04      	itt	eq
 8007d7e:	1852      	addeq	r2, r2, r1
 8007d80:	6022      	streq	r2, [r4, #0]
 8007d82:	602c      	str	r4, [r5, #0]
 8007d84:	e7ec      	b.n	8007d60 <_free_r+0x28>
 8007d86:	461a      	mov	r2, r3
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	b10b      	cbz	r3, 8007d90 <_free_r+0x58>
 8007d8c:	42a3      	cmp	r3, r4
 8007d8e:	d9fa      	bls.n	8007d86 <_free_r+0x4e>
 8007d90:	6811      	ldr	r1, [r2, #0]
 8007d92:	1855      	adds	r5, r2, r1
 8007d94:	42a5      	cmp	r5, r4
 8007d96:	d10b      	bne.n	8007db0 <_free_r+0x78>
 8007d98:	6824      	ldr	r4, [r4, #0]
 8007d9a:	4421      	add	r1, r4
 8007d9c:	1854      	adds	r4, r2, r1
 8007d9e:	42a3      	cmp	r3, r4
 8007da0:	6011      	str	r1, [r2, #0]
 8007da2:	d1dd      	bne.n	8007d60 <_free_r+0x28>
 8007da4:	681c      	ldr	r4, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	6053      	str	r3, [r2, #4]
 8007daa:	4421      	add	r1, r4
 8007dac:	6011      	str	r1, [r2, #0]
 8007dae:	e7d7      	b.n	8007d60 <_free_r+0x28>
 8007db0:	d902      	bls.n	8007db8 <_free_r+0x80>
 8007db2:	230c      	movs	r3, #12
 8007db4:	6003      	str	r3, [r0, #0]
 8007db6:	e7d3      	b.n	8007d60 <_free_r+0x28>
 8007db8:	6825      	ldr	r5, [r4, #0]
 8007dba:	1961      	adds	r1, r4, r5
 8007dbc:	428b      	cmp	r3, r1
 8007dbe:	bf04      	itt	eq
 8007dc0:	6819      	ldreq	r1, [r3, #0]
 8007dc2:	685b      	ldreq	r3, [r3, #4]
 8007dc4:	6063      	str	r3, [r4, #4]
 8007dc6:	bf04      	itt	eq
 8007dc8:	1949      	addeq	r1, r1, r5
 8007dca:	6021      	streq	r1, [r4, #0]
 8007dcc:	6054      	str	r4, [r2, #4]
 8007dce:	e7c7      	b.n	8007d60 <_free_r+0x28>
 8007dd0:	b003      	add	sp, #12
 8007dd2:	bd30      	pop	{r4, r5, pc}
 8007dd4:	200002b8 	.word	0x200002b8

08007dd8 <_malloc_r>:
 8007dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dda:	1ccd      	adds	r5, r1, #3
 8007ddc:	f025 0503 	bic.w	r5, r5, #3
 8007de0:	3508      	adds	r5, #8
 8007de2:	2d0c      	cmp	r5, #12
 8007de4:	bf38      	it	cc
 8007de6:	250c      	movcc	r5, #12
 8007de8:	2d00      	cmp	r5, #0
 8007dea:	4606      	mov	r6, r0
 8007dec:	db01      	blt.n	8007df2 <_malloc_r+0x1a>
 8007dee:	42a9      	cmp	r1, r5
 8007df0:	d903      	bls.n	8007dfa <_malloc_r+0x22>
 8007df2:	230c      	movs	r3, #12
 8007df4:	6033      	str	r3, [r6, #0]
 8007df6:	2000      	movs	r0, #0
 8007df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dfa:	f000 fa0f 	bl	800821c <__malloc_lock>
 8007dfe:	4921      	ldr	r1, [pc, #132]	; (8007e84 <_malloc_r+0xac>)
 8007e00:	680a      	ldr	r2, [r1, #0]
 8007e02:	4614      	mov	r4, r2
 8007e04:	b99c      	cbnz	r4, 8007e2e <_malloc_r+0x56>
 8007e06:	4f20      	ldr	r7, [pc, #128]	; (8007e88 <_malloc_r+0xb0>)
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	b923      	cbnz	r3, 8007e16 <_malloc_r+0x3e>
 8007e0c:	4621      	mov	r1, r4
 8007e0e:	4630      	mov	r0, r6
 8007e10:	f000 f998 	bl	8008144 <_sbrk_r>
 8007e14:	6038      	str	r0, [r7, #0]
 8007e16:	4629      	mov	r1, r5
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f000 f993 	bl	8008144 <_sbrk_r>
 8007e1e:	1c43      	adds	r3, r0, #1
 8007e20:	d123      	bne.n	8007e6a <_malloc_r+0x92>
 8007e22:	230c      	movs	r3, #12
 8007e24:	6033      	str	r3, [r6, #0]
 8007e26:	4630      	mov	r0, r6
 8007e28:	f000 f9fe 	bl	8008228 <__malloc_unlock>
 8007e2c:	e7e3      	b.n	8007df6 <_malloc_r+0x1e>
 8007e2e:	6823      	ldr	r3, [r4, #0]
 8007e30:	1b5b      	subs	r3, r3, r5
 8007e32:	d417      	bmi.n	8007e64 <_malloc_r+0x8c>
 8007e34:	2b0b      	cmp	r3, #11
 8007e36:	d903      	bls.n	8007e40 <_malloc_r+0x68>
 8007e38:	6023      	str	r3, [r4, #0]
 8007e3a:	441c      	add	r4, r3
 8007e3c:	6025      	str	r5, [r4, #0]
 8007e3e:	e004      	b.n	8007e4a <_malloc_r+0x72>
 8007e40:	6863      	ldr	r3, [r4, #4]
 8007e42:	42a2      	cmp	r2, r4
 8007e44:	bf0c      	ite	eq
 8007e46:	600b      	streq	r3, [r1, #0]
 8007e48:	6053      	strne	r3, [r2, #4]
 8007e4a:	4630      	mov	r0, r6
 8007e4c:	f000 f9ec 	bl	8008228 <__malloc_unlock>
 8007e50:	f104 000b 	add.w	r0, r4, #11
 8007e54:	1d23      	adds	r3, r4, #4
 8007e56:	f020 0007 	bic.w	r0, r0, #7
 8007e5a:	1ac2      	subs	r2, r0, r3
 8007e5c:	d0cc      	beq.n	8007df8 <_malloc_r+0x20>
 8007e5e:	1a1b      	subs	r3, r3, r0
 8007e60:	50a3      	str	r3, [r4, r2]
 8007e62:	e7c9      	b.n	8007df8 <_malloc_r+0x20>
 8007e64:	4622      	mov	r2, r4
 8007e66:	6864      	ldr	r4, [r4, #4]
 8007e68:	e7cc      	b.n	8007e04 <_malloc_r+0x2c>
 8007e6a:	1cc4      	adds	r4, r0, #3
 8007e6c:	f024 0403 	bic.w	r4, r4, #3
 8007e70:	42a0      	cmp	r0, r4
 8007e72:	d0e3      	beq.n	8007e3c <_malloc_r+0x64>
 8007e74:	1a21      	subs	r1, r4, r0
 8007e76:	4630      	mov	r0, r6
 8007e78:	f000 f964 	bl	8008144 <_sbrk_r>
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d1dd      	bne.n	8007e3c <_malloc_r+0x64>
 8007e80:	e7cf      	b.n	8007e22 <_malloc_r+0x4a>
 8007e82:	bf00      	nop
 8007e84:	200002b8 	.word	0x200002b8
 8007e88:	200002bc 	.word	0x200002bc

08007e8c <__ssputs_r>:
 8007e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e90:	688e      	ldr	r6, [r1, #8]
 8007e92:	429e      	cmp	r6, r3
 8007e94:	4682      	mov	sl, r0
 8007e96:	460c      	mov	r4, r1
 8007e98:	4690      	mov	r8, r2
 8007e9a:	461f      	mov	r7, r3
 8007e9c:	d838      	bhi.n	8007f10 <__ssputs_r+0x84>
 8007e9e:	898a      	ldrh	r2, [r1, #12]
 8007ea0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ea4:	d032      	beq.n	8007f0c <__ssputs_r+0x80>
 8007ea6:	6825      	ldr	r5, [r4, #0]
 8007ea8:	6909      	ldr	r1, [r1, #16]
 8007eaa:	eba5 0901 	sub.w	r9, r5, r1
 8007eae:	6965      	ldr	r5, [r4, #20]
 8007eb0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007eb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007eb8:	3301      	adds	r3, #1
 8007eba:	444b      	add	r3, r9
 8007ebc:	106d      	asrs	r5, r5, #1
 8007ebe:	429d      	cmp	r5, r3
 8007ec0:	bf38      	it	cc
 8007ec2:	461d      	movcc	r5, r3
 8007ec4:	0553      	lsls	r3, r2, #21
 8007ec6:	d531      	bpl.n	8007f2c <__ssputs_r+0xa0>
 8007ec8:	4629      	mov	r1, r5
 8007eca:	f7ff ff85 	bl	8007dd8 <_malloc_r>
 8007ece:	4606      	mov	r6, r0
 8007ed0:	b950      	cbnz	r0, 8007ee8 <__ssputs_r+0x5c>
 8007ed2:	230c      	movs	r3, #12
 8007ed4:	f8ca 3000 	str.w	r3, [sl]
 8007ed8:	89a3      	ldrh	r3, [r4, #12]
 8007eda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ede:	81a3      	strh	r3, [r4, #12]
 8007ee0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ee8:	6921      	ldr	r1, [r4, #16]
 8007eea:	464a      	mov	r2, r9
 8007eec:	f7ff fb88 	bl	8007600 <memcpy>
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007ef6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007efa:	81a3      	strh	r3, [r4, #12]
 8007efc:	6126      	str	r6, [r4, #16]
 8007efe:	6165      	str	r5, [r4, #20]
 8007f00:	444e      	add	r6, r9
 8007f02:	eba5 0509 	sub.w	r5, r5, r9
 8007f06:	6026      	str	r6, [r4, #0]
 8007f08:	60a5      	str	r5, [r4, #8]
 8007f0a:	463e      	mov	r6, r7
 8007f0c:	42be      	cmp	r6, r7
 8007f0e:	d900      	bls.n	8007f12 <__ssputs_r+0x86>
 8007f10:	463e      	mov	r6, r7
 8007f12:	4632      	mov	r2, r6
 8007f14:	6820      	ldr	r0, [r4, #0]
 8007f16:	4641      	mov	r1, r8
 8007f18:	f000 f966 	bl	80081e8 <memmove>
 8007f1c:	68a3      	ldr	r3, [r4, #8]
 8007f1e:	6822      	ldr	r2, [r4, #0]
 8007f20:	1b9b      	subs	r3, r3, r6
 8007f22:	4432      	add	r2, r6
 8007f24:	60a3      	str	r3, [r4, #8]
 8007f26:	6022      	str	r2, [r4, #0]
 8007f28:	2000      	movs	r0, #0
 8007f2a:	e7db      	b.n	8007ee4 <__ssputs_r+0x58>
 8007f2c:	462a      	mov	r2, r5
 8007f2e:	f000 f981 	bl	8008234 <_realloc_r>
 8007f32:	4606      	mov	r6, r0
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d1e1      	bne.n	8007efc <__ssputs_r+0x70>
 8007f38:	6921      	ldr	r1, [r4, #16]
 8007f3a:	4650      	mov	r0, sl
 8007f3c:	f7ff fefc 	bl	8007d38 <_free_r>
 8007f40:	e7c7      	b.n	8007ed2 <__ssputs_r+0x46>
	...

08007f44 <_svfiprintf_r>:
 8007f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f48:	4698      	mov	r8, r3
 8007f4a:	898b      	ldrh	r3, [r1, #12]
 8007f4c:	061b      	lsls	r3, r3, #24
 8007f4e:	b09d      	sub	sp, #116	; 0x74
 8007f50:	4607      	mov	r7, r0
 8007f52:	460d      	mov	r5, r1
 8007f54:	4614      	mov	r4, r2
 8007f56:	d50e      	bpl.n	8007f76 <_svfiprintf_r+0x32>
 8007f58:	690b      	ldr	r3, [r1, #16]
 8007f5a:	b963      	cbnz	r3, 8007f76 <_svfiprintf_r+0x32>
 8007f5c:	2140      	movs	r1, #64	; 0x40
 8007f5e:	f7ff ff3b 	bl	8007dd8 <_malloc_r>
 8007f62:	6028      	str	r0, [r5, #0]
 8007f64:	6128      	str	r0, [r5, #16]
 8007f66:	b920      	cbnz	r0, 8007f72 <_svfiprintf_r+0x2e>
 8007f68:	230c      	movs	r3, #12
 8007f6a:	603b      	str	r3, [r7, #0]
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f70:	e0d1      	b.n	8008116 <_svfiprintf_r+0x1d2>
 8007f72:	2340      	movs	r3, #64	; 0x40
 8007f74:	616b      	str	r3, [r5, #20]
 8007f76:	2300      	movs	r3, #0
 8007f78:	9309      	str	r3, [sp, #36]	; 0x24
 8007f7a:	2320      	movs	r3, #32
 8007f7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f80:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f84:	2330      	movs	r3, #48	; 0x30
 8007f86:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008130 <_svfiprintf_r+0x1ec>
 8007f8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f8e:	f04f 0901 	mov.w	r9, #1
 8007f92:	4623      	mov	r3, r4
 8007f94:	469a      	mov	sl, r3
 8007f96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f9a:	b10a      	cbz	r2, 8007fa0 <_svfiprintf_r+0x5c>
 8007f9c:	2a25      	cmp	r2, #37	; 0x25
 8007f9e:	d1f9      	bne.n	8007f94 <_svfiprintf_r+0x50>
 8007fa0:	ebba 0b04 	subs.w	fp, sl, r4
 8007fa4:	d00b      	beq.n	8007fbe <_svfiprintf_r+0x7a>
 8007fa6:	465b      	mov	r3, fp
 8007fa8:	4622      	mov	r2, r4
 8007faa:	4629      	mov	r1, r5
 8007fac:	4638      	mov	r0, r7
 8007fae:	f7ff ff6d 	bl	8007e8c <__ssputs_r>
 8007fb2:	3001      	adds	r0, #1
 8007fb4:	f000 80aa 	beq.w	800810c <_svfiprintf_r+0x1c8>
 8007fb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fba:	445a      	add	r2, fp
 8007fbc:	9209      	str	r2, [sp, #36]	; 0x24
 8007fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	f000 80a2 	beq.w	800810c <_svfiprintf_r+0x1c8>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fd2:	f10a 0a01 	add.w	sl, sl, #1
 8007fd6:	9304      	str	r3, [sp, #16]
 8007fd8:	9307      	str	r3, [sp, #28]
 8007fda:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fde:	931a      	str	r3, [sp, #104]	; 0x68
 8007fe0:	4654      	mov	r4, sl
 8007fe2:	2205      	movs	r2, #5
 8007fe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fe8:	4851      	ldr	r0, [pc, #324]	; (8008130 <_svfiprintf_r+0x1ec>)
 8007fea:	f7f8 f919 	bl	8000220 <memchr>
 8007fee:	9a04      	ldr	r2, [sp, #16]
 8007ff0:	b9d8      	cbnz	r0, 800802a <_svfiprintf_r+0xe6>
 8007ff2:	06d0      	lsls	r0, r2, #27
 8007ff4:	bf44      	itt	mi
 8007ff6:	2320      	movmi	r3, #32
 8007ff8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ffc:	0711      	lsls	r1, r2, #28
 8007ffe:	bf44      	itt	mi
 8008000:	232b      	movmi	r3, #43	; 0x2b
 8008002:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008006:	f89a 3000 	ldrb.w	r3, [sl]
 800800a:	2b2a      	cmp	r3, #42	; 0x2a
 800800c:	d015      	beq.n	800803a <_svfiprintf_r+0xf6>
 800800e:	9a07      	ldr	r2, [sp, #28]
 8008010:	4654      	mov	r4, sl
 8008012:	2000      	movs	r0, #0
 8008014:	f04f 0c0a 	mov.w	ip, #10
 8008018:	4621      	mov	r1, r4
 800801a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800801e:	3b30      	subs	r3, #48	; 0x30
 8008020:	2b09      	cmp	r3, #9
 8008022:	d94e      	bls.n	80080c2 <_svfiprintf_r+0x17e>
 8008024:	b1b0      	cbz	r0, 8008054 <_svfiprintf_r+0x110>
 8008026:	9207      	str	r2, [sp, #28]
 8008028:	e014      	b.n	8008054 <_svfiprintf_r+0x110>
 800802a:	eba0 0308 	sub.w	r3, r0, r8
 800802e:	fa09 f303 	lsl.w	r3, r9, r3
 8008032:	4313      	orrs	r3, r2
 8008034:	9304      	str	r3, [sp, #16]
 8008036:	46a2      	mov	sl, r4
 8008038:	e7d2      	b.n	8007fe0 <_svfiprintf_r+0x9c>
 800803a:	9b03      	ldr	r3, [sp, #12]
 800803c:	1d19      	adds	r1, r3, #4
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	9103      	str	r1, [sp, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	bfbb      	ittet	lt
 8008046:	425b      	neglt	r3, r3
 8008048:	f042 0202 	orrlt.w	r2, r2, #2
 800804c:	9307      	strge	r3, [sp, #28]
 800804e:	9307      	strlt	r3, [sp, #28]
 8008050:	bfb8      	it	lt
 8008052:	9204      	strlt	r2, [sp, #16]
 8008054:	7823      	ldrb	r3, [r4, #0]
 8008056:	2b2e      	cmp	r3, #46	; 0x2e
 8008058:	d10c      	bne.n	8008074 <_svfiprintf_r+0x130>
 800805a:	7863      	ldrb	r3, [r4, #1]
 800805c:	2b2a      	cmp	r3, #42	; 0x2a
 800805e:	d135      	bne.n	80080cc <_svfiprintf_r+0x188>
 8008060:	9b03      	ldr	r3, [sp, #12]
 8008062:	1d1a      	adds	r2, r3, #4
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	9203      	str	r2, [sp, #12]
 8008068:	2b00      	cmp	r3, #0
 800806a:	bfb8      	it	lt
 800806c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008070:	3402      	adds	r4, #2
 8008072:	9305      	str	r3, [sp, #20]
 8008074:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008140 <_svfiprintf_r+0x1fc>
 8008078:	7821      	ldrb	r1, [r4, #0]
 800807a:	2203      	movs	r2, #3
 800807c:	4650      	mov	r0, sl
 800807e:	f7f8 f8cf 	bl	8000220 <memchr>
 8008082:	b140      	cbz	r0, 8008096 <_svfiprintf_r+0x152>
 8008084:	2340      	movs	r3, #64	; 0x40
 8008086:	eba0 000a 	sub.w	r0, r0, sl
 800808a:	fa03 f000 	lsl.w	r0, r3, r0
 800808e:	9b04      	ldr	r3, [sp, #16]
 8008090:	4303      	orrs	r3, r0
 8008092:	3401      	adds	r4, #1
 8008094:	9304      	str	r3, [sp, #16]
 8008096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800809a:	4826      	ldr	r0, [pc, #152]	; (8008134 <_svfiprintf_r+0x1f0>)
 800809c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080a0:	2206      	movs	r2, #6
 80080a2:	f7f8 f8bd 	bl	8000220 <memchr>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	d038      	beq.n	800811c <_svfiprintf_r+0x1d8>
 80080aa:	4b23      	ldr	r3, [pc, #140]	; (8008138 <_svfiprintf_r+0x1f4>)
 80080ac:	bb1b      	cbnz	r3, 80080f6 <_svfiprintf_r+0x1b2>
 80080ae:	9b03      	ldr	r3, [sp, #12]
 80080b0:	3307      	adds	r3, #7
 80080b2:	f023 0307 	bic.w	r3, r3, #7
 80080b6:	3308      	adds	r3, #8
 80080b8:	9303      	str	r3, [sp, #12]
 80080ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080bc:	4433      	add	r3, r6
 80080be:	9309      	str	r3, [sp, #36]	; 0x24
 80080c0:	e767      	b.n	8007f92 <_svfiprintf_r+0x4e>
 80080c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80080c6:	460c      	mov	r4, r1
 80080c8:	2001      	movs	r0, #1
 80080ca:	e7a5      	b.n	8008018 <_svfiprintf_r+0xd4>
 80080cc:	2300      	movs	r3, #0
 80080ce:	3401      	adds	r4, #1
 80080d0:	9305      	str	r3, [sp, #20]
 80080d2:	4619      	mov	r1, r3
 80080d4:	f04f 0c0a 	mov.w	ip, #10
 80080d8:	4620      	mov	r0, r4
 80080da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080de:	3a30      	subs	r2, #48	; 0x30
 80080e0:	2a09      	cmp	r2, #9
 80080e2:	d903      	bls.n	80080ec <_svfiprintf_r+0x1a8>
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d0c5      	beq.n	8008074 <_svfiprintf_r+0x130>
 80080e8:	9105      	str	r1, [sp, #20]
 80080ea:	e7c3      	b.n	8008074 <_svfiprintf_r+0x130>
 80080ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80080f0:	4604      	mov	r4, r0
 80080f2:	2301      	movs	r3, #1
 80080f4:	e7f0      	b.n	80080d8 <_svfiprintf_r+0x194>
 80080f6:	ab03      	add	r3, sp, #12
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	462a      	mov	r2, r5
 80080fc:	4b0f      	ldr	r3, [pc, #60]	; (800813c <_svfiprintf_r+0x1f8>)
 80080fe:	a904      	add	r1, sp, #16
 8008100:	4638      	mov	r0, r7
 8008102:	f7fe f80d 	bl	8006120 <_printf_float>
 8008106:	1c42      	adds	r2, r0, #1
 8008108:	4606      	mov	r6, r0
 800810a:	d1d6      	bne.n	80080ba <_svfiprintf_r+0x176>
 800810c:	89ab      	ldrh	r3, [r5, #12]
 800810e:	065b      	lsls	r3, r3, #25
 8008110:	f53f af2c 	bmi.w	8007f6c <_svfiprintf_r+0x28>
 8008114:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008116:	b01d      	add	sp, #116	; 0x74
 8008118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811c:	ab03      	add	r3, sp, #12
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	462a      	mov	r2, r5
 8008122:	4b06      	ldr	r3, [pc, #24]	; (800813c <_svfiprintf_r+0x1f8>)
 8008124:	a904      	add	r1, sp, #16
 8008126:	4638      	mov	r0, r7
 8008128:	f7fe fa9e 	bl	8006668 <_printf_i>
 800812c:	e7eb      	b.n	8008106 <_svfiprintf_r+0x1c2>
 800812e:	bf00      	nop
 8008130:	08009064 	.word	0x08009064
 8008134:	0800906e 	.word	0x0800906e
 8008138:	08006121 	.word	0x08006121
 800813c:	08007e8d 	.word	0x08007e8d
 8008140:	0800906a 	.word	0x0800906a

08008144 <_sbrk_r>:
 8008144:	b538      	push	{r3, r4, r5, lr}
 8008146:	4d06      	ldr	r5, [pc, #24]	; (8008160 <_sbrk_r+0x1c>)
 8008148:	2300      	movs	r3, #0
 800814a:	4604      	mov	r4, r0
 800814c:	4608      	mov	r0, r1
 800814e:	602b      	str	r3, [r5, #0]
 8008150:	f7fa f9aa 	bl	80024a8 <_sbrk>
 8008154:	1c43      	adds	r3, r0, #1
 8008156:	d102      	bne.n	800815e <_sbrk_r+0x1a>
 8008158:	682b      	ldr	r3, [r5, #0]
 800815a:	b103      	cbz	r3, 800815e <_sbrk_r+0x1a>
 800815c:	6023      	str	r3, [r4, #0]
 800815e:	bd38      	pop	{r3, r4, r5, pc}
 8008160:	2000054c 	.word	0x2000054c

08008164 <__assert_func>:
 8008164:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008166:	4614      	mov	r4, r2
 8008168:	461a      	mov	r2, r3
 800816a:	4b09      	ldr	r3, [pc, #36]	; (8008190 <__assert_func+0x2c>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4605      	mov	r5, r0
 8008170:	68d8      	ldr	r0, [r3, #12]
 8008172:	b14c      	cbz	r4, 8008188 <__assert_func+0x24>
 8008174:	4b07      	ldr	r3, [pc, #28]	; (8008194 <__assert_func+0x30>)
 8008176:	9100      	str	r1, [sp, #0]
 8008178:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800817c:	4906      	ldr	r1, [pc, #24]	; (8008198 <__assert_func+0x34>)
 800817e:	462b      	mov	r3, r5
 8008180:	f000 f80e 	bl	80081a0 <fiprintf>
 8008184:	f000 faa4 	bl	80086d0 <abort>
 8008188:	4b04      	ldr	r3, [pc, #16]	; (800819c <__assert_func+0x38>)
 800818a:	461c      	mov	r4, r3
 800818c:	e7f3      	b.n	8008176 <__assert_func+0x12>
 800818e:	bf00      	nop
 8008190:	20000028 	.word	0x20000028
 8008194:	08009075 	.word	0x08009075
 8008198:	08009082 	.word	0x08009082
 800819c:	080090b0 	.word	0x080090b0

080081a0 <fiprintf>:
 80081a0:	b40e      	push	{r1, r2, r3}
 80081a2:	b503      	push	{r0, r1, lr}
 80081a4:	4601      	mov	r1, r0
 80081a6:	ab03      	add	r3, sp, #12
 80081a8:	4805      	ldr	r0, [pc, #20]	; (80081c0 <fiprintf+0x20>)
 80081aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ae:	6800      	ldr	r0, [r0, #0]
 80081b0:	9301      	str	r3, [sp, #4]
 80081b2:	f000 f88f 	bl	80082d4 <_vfiprintf_r>
 80081b6:	b002      	add	sp, #8
 80081b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80081bc:	b003      	add	sp, #12
 80081be:	4770      	bx	lr
 80081c0:	20000028 	.word	0x20000028

080081c4 <__ascii_mbtowc>:
 80081c4:	b082      	sub	sp, #8
 80081c6:	b901      	cbnz	r1, 80081ca <__ascii_mbtowc+0x6>
 80081c8:	a901      	add	r1, sp, #4
 80081ca:	b142      	cbz	r2, 80081de <__ascii_mbtowc+0x1a>
 80081cc:	b14b      	cbz	r3, 80081e2 <__ascii_mbtowc+0x1e>
 80081ce:	7813      	ldrb	r3, [r2, #0]
 80081d0:	600b      	str	r3, [r1, #0]
 80081d2:	7812      	ldrb	r2, [r2, #0]
 80081d4:	1e10      	subs	r0, r2, #0
 80081d6:	bf18      	it	ne
 80081d8:	2001      	movne	r0, #1
 80081da:	b002      	add	sp, #8
 80081dc:	4770      	bx	lr
 80081de:	4610      	mov	r0, r2
 80081e0:	e7fb      	b.n	80081da <__ascii_mbtowc+0x16>
 80081e2:	f06f 0001 	mvn.w	r0, #1
 80081e6:	e7f8      	b.n	80081da <__ascii_mbtowc+0x16>

080081e8 <memmove>:
 80081e8:	4288      	cmp	r0, r1
 80081ea:	b510      	push	{r4, lr}
 80081ec:	eb01 0402 	add.w	r4, r1, r2
 80081f0:	d902      	bls.n	80081f8 <memmove+0x10>
 80081f2:	4284      	cmp	r4, r0
 80081f4:	4623      	mov	r3, r4
 80081f6:	d807      	bhi.n	8008208 <memmove+0x20>
 80081f8:	1e43      	subs	r3, r0, #1
 80081fa:	42a1      	cmp	r1, r4
 80081fc:	d008      	beq.n	8008210 <memmove+0x28>
 80081fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008202:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008206:	e7f8      	b.n	80081fa <memmove+0x12>
 8008208:	4402      	add	r2, r0
 800820a:	4601      	mov	r1, r0
 800820c:	428a      	cmp	r2, r1
 800820e:	d100      	bne.n	8008212 <memmove+0x2a>
 8008210:	bd10      	pop	{r4, pc}
 8008212:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008216:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800821a:	e7f7      	b.n	800820c <memmove+0x24>

0800821c <__malloc_lock>:
 800821c:	4801      	ldr	r0, [pc, #4]	; (8008224 <__malloc_lock+0x8>)
 800821e:	f000 bc17 	b.w	8008a50 <__retarget_lock_acquire_recursive>
 8008222:	bf00      	nop
 8008224:	20000554 	.word	0x20000554

08008228 <__malloc_unlock>:
 8008228:	4801      	ldr	r0, [pc, #4]	; (8008230 <__malloc_unlock+0x8>)
 800822a:	f000 bc12 	b.w	8008a52 <__retarget_lock_release_recursive>
 800822e:	bf00      	nop
 8008230:	20000554 	.word	0x20000554

08008234 <_realloc_r>:
 8008234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008236:	4607      	mov	r7, r0
 8008238:	4614      	mov	r4, r2
 800823a:	460e      	mov	r6, r1
 800823c:	b921      	cbnz	r1, 8008248 <_realloc_r+0x14>
 800823e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008242:	4611      	mov	r1, r2
 8008244:	f7ff bdc8 	b.w	8007dd8 <_malloc_r>
 8008248:	b922      	cbnz	r2, 8008254 <_realloc_r+0x20>
 800824a:	f7ff fd75 	bl	8007d38 <_free_r>
 800824e:	4625      	mov	r5, r4
 8008250:	4628      	mov	r0, r5
 8008252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008254:	f000 fc62 	bl	8008b1c <_malloc_usable_size_r>
 8008258:	42a0      	cmp	r0, r4
 800825a:	d20f      	bcs.n	800827c <_realloc_r+0x48>
 800825c:	4621      	mov	r1, r4
 800825e:	4638      	mov	r0, r7
 8008260:	f7ff fdba 	bl	8007dd8 <_malloc_r>
 8008264:	4605      	mov	r5, r0
 8008266:	2800      	cmp	r0, #0
 8008268:	d0f2      	beq.n	8008250 <_realloc_r+0x1c>
 800826a:	4631      	mov	r1, r6
 800826c:	4622      	mov	r2, r4
 800826e:	f7ff f9c7 	bl	8007600 <memcpy>
 8008272:	4631      	mov	r1, r6
 8008274:	4638      	mov	r0, r7
 8008276:	f7ff fd5f 	bl	8007d38 <_free_r>
 800827a:	e7e9      	b.n	8008250 <_realloc_r+0x1c>
 800827c:	4635      	mov	r5, r6
 800827e:	e7e7      	b.n	8008250 <_realloc_r+0x1c>

08008280 <__sfputc_r>:
 8008280:	6893      	ldr	r3, [r2, #8]
 8008282:	3b01      	subs	r3, #1
 8008284:	2b00      	cmp	r3, #0
 8008286:	b410      	push	{r4}
 8008288:	6093      	str	r3, [r2, #8]
 800828a:	da08      	bge.n	800829e <__sfputc_r+0x1e>
 800828c:	6994      	ldr	r4, [r2, #24]
 800828e:	42a3      	cmp	r3, r4
 8008290:	db01      	blt.n	8008296 <__sfputc_r+0x16>
 8008292:	290a      	cmp	r1, #10
 8008294:	d103      	bne.n	800829e <__sfputc_r+0x1e>
 8008296:	f85d 4b04 	ldr.w	r4, [sp], #4
 800829a:	f000 b94b 	b.w	8008534 <__swbuf_r>
 800829e:	6813      	ldr	r3, [r2, #0]
 80082a0:	1c58      	adds	r0, r3, #1
 80082a2:	6010      	str	r0, [r2, #0]
 80082a4:	7019      	strb	r1, [r3, #0]
 80082a6:	4608      	mov	r0, r1
 80082a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082ac:	4770      	bx	lr

080082ae <__sfputs_r>:
 80082ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082b0:	4606      	mov	r6, r0
 80082b2:	460f      	mov	r7, r1
 80082b4:	4614      	mov	r4, r2
 80082b6:	18d5      	adds	r5, r2, r3
 80082b8:	42ac      	cmp	r4, r5
 80082ba:	d101      	bne.n	80082c0 <__sfputs_r+0x12>
 80082bc:	2000      	movs	r0, #0
 80082be:	e007      	b.n	80082d0 <__sfputs_r+0x22>
 80082c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c4:	463a      	mov	r2, r7
 80082c6:	4630      	mov	r0, r6
 80082c8:	f7ff ffda 	bl	8008280 <__sfputc_r>
 80082cc:	1c43      	adds	r3, r0, #1
 80082ce:	d1f3      	bne.n	80082b8 <__sfputs_r+0xa>
 80082d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082d4 <_vfiprintf_r>:
 80082d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d8:	460d      	mov	r5, r1
 80082da:	b09d      	sub	sp, #116	; 0x74
 80082dc:	4614      	mov	r4, r2
 80082de:	4698      	mov	r8, r3
 80082e0:	4606      	mov	r6, r0
 80082e2:	b118      	cbz	r0, 80082ec <_vfiprintf_r+0x18>
 80082e4:	6983      	ldr	r3, [r0, #24]
 80082e6:	b90b      	cbnz	r3, 80082ec <_vfiprintf_r+0x18>
 80082e8:	f000 fb14 	bl	8008914 <__sinit>
 80082ec:	4b89      	ldr	r3, [pc, #548]	; (8008514 <_vfiprintf_r+0x240>)
 80082ee:	429d      	cmp	r5, r3
 80082f0:	d11b      	bne.n	800832a <_vfiprintf_r+0x56>
 80082f2:	6875      	ldr	r5, [r6, #4]
 80082f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082f6:	07d9      	lsls	r1, r3, #31
 80082f8:	d405      	bmi.n	8008306 <_vfiprintf_r+0x32>
 80082fa:	89ab      	ldrh	r3, [r5, #12]
 80082fc:	059a      	lsls	r2, r3, #22
 80082fe:	d402      	bmi.n	8008306 <_vfiprintf_r+0x32>
 8008300:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008302:	f000 fba5 	bl	8008a50 <__retarget_lock_acquire_recursive>
 8008306:	89ab      	ldrh	r3, [r5, #12]
 8008308:	071b      	lsls	r3, r3, #28
 800830a:	d501      	bpl.n	8008310 <_vfiprintf_r+0x3c>
 800830c:	692b      	ldr	r3, [r5, #16]
 800830e:	b9eb      	cbnz	r3, 800834c <_vfiprintf_r+0x78>
 8008310:	4629      	mov	r1, r5
 8008312:	4630      	mov	r0, r6
 8008314:	f000 f96e 	bl	80085f4 <__swsetup_r>
 8008318:	b1c0      	cbz	r0, 800834c <_vfiprintf_r+0x78>
 800831a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800831c:	07dc      	lsls	r4, r3, #31
 800831e:	d50e      	bpl.n	800833e <_vfiprintf_r+0x6a>
 8008320:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008324:	b01d      	add	sp, #116	; 0x74
 8008326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832a:	4b7b      	ldr	r3, [pc, #492]	; (8008518 <_vfiprintf_r+0x244>)
 800832c:	429d      	cmp	r5, r3
 800832e:	d101      	bne.n	8008334 <_vfiprintf_r+0x60>
 8008330:	68b5      	ldr	r5, [r6, #8]
 8008332:	e7df      	b.n	80082f4 <_vfiprintf_r+0x20>
 8008334:	4b79      	ldr	r3, [pc, #484]	; (800851c <_vfiprintf_r+0x248>)
 8008336:	429d      	cmp	r5, r3
 8008338:	bf08      	it	eq
 800833a:	68f5      	ldreq	r5, [r6, #12]
 800833c:	e7da      	b.n	80082f4 <_vfiprintf_r+0x20>
 800833e:	89ab      	ldrh	r3, [r5, #12]
 8008340:	0598      	lsls	r0, r3, #22
 8008342:	d4ed      	bmi.n	8008320 <_vfiprintf_r+0x4c>
 8008344:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008346:	f000 fb84 	bl	8008a52 <__retarget_lock_release_recursive>
 800834a:	e7e9      	b.n	8008320 <_vfiprintf_r+0x4c>
 800834c:	2300      	movs	r3, #0
 800834e:	9309      	str	r3, [sp, #36]	; 0x24
 8008350:	2320      	movs	r3, #32
 8008352:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008356:	f8cd 800c 	str.w	r8, [sp, #12]
 800835a:	2330      	movs	r3, #48	; 0x30
 800835c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008520 <_vfiprintf_r+0x24c>
 8008360:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008364:	f04f 0901 	mov.w	r9, #1
 8008368:	4623      	mov	r3, r4
 800836a:	469a      	mov	sl, r3
 800836c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008370:	b10a      	cbz	r2, 8008376 <_vfiprintf_r+0xa2>
 8008372:	2a25      	cmp	r2, #37	; 0x25
 8008374:	d1f9      	bne.n	800836a <_vfiprintf_r+0x96>
 8008376:	ebba 0b04 	subs.w	fp, sl, r4
 800837a:	d00b      	beq.n	8008394 <_vfiprintf_r+0xc0>
 800837c:	465b      	mov	r3, fp
 800837e:	4622      	mov	r2, r4
 8008380:	4629      	mov	r1, r5
 8008382:	4630      	mov	r0, r6
 8008384:	f7ff ff93 	bl	80082ae <__sfputs_r>
 8008388:	3001      	adds	r0, #1
 800838a:	f000 80aa 	beq.w	80084e2 <_vfiprintf_r+0x20e>
 800838e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008390:	445a      	add	r2, fp
 8008392:	9209      	str	r2, [sp, #36]	; 0x24
 8008394:	f89a 3000 	ldrb.w	r3, [sl]
 8008398:	2b00      	cmp	r3, #0
 800839a:	f000 80a2 	beq.w	80084e2 <_vfiprintf_r+0x20e>
 800839e:	2300      	movs	r3, #0
 80083a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083a8:	f10a 0a01 	add.w	sl, sl, #1
 80083ac:	9304      	str	r3, [sp, #16]
 80083ae:	9307      	str	r3, [sp, #28]
 80083b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083b4:	931a      	str	r3, [sp, #104]	; 0x68
 80083b6:	4654      	mov	r4, sl
 80083b8:	2205      	movs	r2, #5
 80083ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083be:	4858      	ldr	r0, [pc, #352]	; (8008520 <_vfiprintf_r+0x24c>)
 80083c0:	f7f7 ff2e 	bl	8000220 <memchr>
 80083c4:	9a04      	ldr	r2, [sp, #16]
 80083c6:	b9d8      	cbnz	r0, 8008400 <_vfiprintf_r+0x12c>
 80083c8:	06d1      	lsls	r1, r2, #27
 80083ca:	bf44      	itt	mi
 80083cc:	2320      	movmi	r3, #32
 80083ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083d2:	0713      	lsls	r3, r2, #28
 80083d4:	bf44      	itt	mi
 80083d6:	232b      	movmi	r3, #43	; 0x2b
 80083d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083dc:	f89a 3000 	ldrb.w	r3, [sl]
 80083e0:	2b2a      	cmp	r3, #42	; 0x2a
 80083e2:	d015      	beq.n	8008410 <_vfiprintf_r+0x13c>
 80083e4:	9a07      	ldr	r2, [sp, #28]
 80083e6:	4654      	mov	r4, sl
 80083e8:	2000      	movs	r0, #0
 80083ea:	f04f 0c0a 	mov.w	ip, #10
 80083ee:	4621      	mov	r1, r4
 80083f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083f4:	3b30      	subs	r3, #48	; 0x30
 80083f6:	2b09      	cmp	r3, #9
 80083f8:	d94e      	bls.n	8008498 <_vfiprintf_r+0x1c4>
 80083fa:	b1b0      	cbz	r0, 800842a <_vfiprintf_r+0x156>
 80083fc:	9207      	str	r2, [sp, #28]
 80083fe:	e014      	b.n	800842a <_vfiprintf_r+0x156>
 8008400:	eba0 0308 	sub.w	r3, r0, r8
 8008404:	fa09 f303 	lsl.w	r3, r9, r3
 8008408:	4313      	orrs	r3, r2
 800840a:	9304      	str	r3, [sp, #16]
 800840c:	46a2      	mov	sl, r4
 800840e:	e7d2      	b.n	80083b6 <_vfiprintf_r+0xe2>
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	1d19      	adds	r1, r3, #4
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	9103      	str	r1, [sp, #12]
 8008418:	2b00      	cmp	r3, #0
 800841a:	bfbb      	ittet	lt
 800841c:	425b      	neglt	r3, r3
 800841e:	f042 0202 	orrlt.w	r2, r2, #2
 8008422:	9307      	strge	r3, [sp, #28]
 8008424:	9307      	strlt	r3, [sp, #28]
 8008426:	bfb8      	it	lt
 8008428:	9204      	strlt	r2, [sp, #16]
 800842a:	7823      	ldrb	r3, [r4, #0]
 800842c:	2b2e      	cmp	r3, #46	; 0x2e
 800842e:	d10c      	bne.n	800844a <_vfiprintf_r+0x176>
 8008430:	7863      	ldrb	r3, [r4, #1]
 8008432:	2b2a      	cmp	r3, #42	; 0x2a
 8008434:	d135      	bne.n	80084a2 <_vfiprintf_r+0x1ce>
 8008436:	9b03      	ldr	r3, [sp, #12]
 8008438:	1d1a      	adds	r2, r3, #4
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	9203      	str	r2, [sp, #12]
 800843e:	2b00      	cmp	r3, #0
 8008440:	bfb8      	it	lt
 8008442:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008446:	3402      	adds	r4, #2
 8008448:	9305      	str	r3, [sp, #20]
 800844a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008530 <_vfiprintf_r+0x25c>
 800844e:	7821      	ldrb	r1, [r4, #0]
 8008450:	2203      	movs	r2, #3
 8008452:	4650      	mov	r0, sl
 8008454:	f7f7 fee4 	bl	8000220 <memchr>
 8008458:	b140      	cbz	r0, 800846c <_vfiprintf_r+0x198>
 800845a:	2340      	movs	r3, #64	; 0x40
 800845c:	eba0 000a 	sub.w	r0, r0, sl
 8008460:	fa03 f000 	lsl.w	r0, r3, r0
 8008464:	9b04      	ldr	r3, [sp, #16]
 8008466:	4303      	orrs	r3, r0
 8008468:	3401      	adds	r4, #1
 800846a:	9304      	str	r3, [sp, #16]
 800846c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008470:	482c      	ldr	r0, [pc, #176]	; (8008524 <_vfiprintf_r+0x250>)
 8008472:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008476:	2206      	movs	r2, #6
 8008478:	f7f7 fed2 	bl	8000220 <memchr>
 800847c:	2800      	cmp	r0, #0
 800847e:	d03f      	beq.n	8008500 <_vfiprintf_r+0x22c>
 8008480:	4b29      	ldr	r3, [pc, #164]	; (8008528 <_vfiprintf_r+0x254>)
 8008482:	bb1b      	cbnz	r3, 80084cc <_vfiprintf_r+0x1f8>
 8008484:	9b03      	ldr	r3, [sp, #12]
 8008486:	3307      	adds	r3, #7
 8008488:	f023 0307 	bic.w	r3, r3, #7
 800848c:	3308      	adds	r3, #8
 800848e:	9303      	str	r3, [sp, #12]
 8008490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008492:	443b      	add	r3, r7
 8008494:	9309      	str	r3, [sp, #36]	; 0x24
 8008496:	e767      	b.n	8008368 <_vfiprintf_r+0x94>
 8008498:	fb0c 3202 	mla	r2, ip, r2, r3
 800849c:	460c      	mov	r4, r1
 800849e:	2001      	movs	r0, #1
 80084a0:	e7a5      	b.n	80083ee <_vfiprintf_r+0x11a>
 80084a2:	2300      	movs	r3, #0
 80084a4:	3401      	adds	r4, #1
 80084a6:	9305      	str	r3, [sp, #20]
 80084a8:	4619      	mov	r1, r3
 80084aa:	f04f 0c0a 	mov.w	ip, #10
 80084ae:	4620      	mov	r0, r4
 80084b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084b4:	3a30      	subs	r2, #48	; 0x30
 80084b6:	2a09      	cmp	r2, #9
 80084b8:	d903      	bls.n	80084c2 <_vfiprintf_r+0x1ee>
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d0c5      	beq.n	800844a <_vfiprintf_r+0x176>
 80084be:	9105      	str	r1, [sp, #20]
 80084c0:	e7c3      	b.n	800844a <_vfiprintf_r+0x176>
 80084c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80084c6:	4604      	mov	r4, r0
 80084c8:	2301      	movs	r3, #1
 80084ca:	e7f0      	b.n	80084ae <_vfiprintf_r+0x1da>
 80084cc:	ab03      	add	r3, sp, #12
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	462a      	mov	r2, r5
 80084d2:	4b16      	ldr	r3, [pc, #88]	; (800852c <_vfiprintf_r+0x258>)
 80084d4:	a904      	add	r1, sp, #16
 80084d6:	4630      	mov	r0, r6
 80084d8:	f7fd fe22 	bl	8006120 <_printf_float>
 80084dc:	4607      	mov	r7, r0
 80084de:	1c78      	adds	r0, r7, #1
 80084e0:	d1d6      	bne.n	8008490 <_vfiprintf_r+0x1bc>
 80084e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084e4:	07d9      	lsls	r1, r3, #31
 80084e6:	d405      	bmi.n	80084f4 <_vfiprintf_r+0x220>
 80084e8:	89ab      	ldrh	r3, [r5, #12]
 80084ea:	059a      	lsls	r2, r3, #22
 80084ec:	d402      	bmi.n	80084f4 <_vfiprintf_r+0x220>
 80084ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084f0:	f000 faaf 	bl	8008a52 <__retarget_lock_release_recursive>
 80084f4:	89ab      	ldrh	r3, [r5, #12]
 80084f6:	065b      	lsls	r3, r3, #25
 80084f8:	f53f af12 	bmi.w	8008320 <_vfiprintf_r+0x4c>
 80084fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084fe:	e711      	b.n	8008324 <_vfiprintf_r+0x50>
 8008500:	ab03      	add	r3, sp, #12
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	462a      	mov	r2, r5
 8008506:	4b09      	ldr	r3, [pc, #36]	; (800852c <_vfiprintf_r+0x258>)
 8008508:	a904      	add	r1, sp, #16
 800850a:	4630      	mov	r0, r6
 800850c:	f7fe f8ac 	bl	8006668 <_printf_i>
 8008510:	e7e4      	b.n	80084dc <_vfiprintf_r+0x208>
 8008512:	bf00      	nop
 8008514:	080091dc 	.word	0x080091dc
 8008518:	080091fc 	.word	0x080091fc
 800851c:	080091bc 	.word	0x080091bc
 8008520:	08009064 	.word	0x08009064
 8008524:	0800906e 	.word	0x0800906e
 8008528:	08006121 	.word	0x08006121
 800852c:	080082af 	.word	0x080082af
 8008530:	0800906a 	.word	0x0800906a

08008534 <__swbuf_r>:
 8008534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008536:	460e      	mov	r6, r1
 8008538:	4614      	mov	r4, r2
 800853a:	4605      	mov	r5, r0
 800853c:	b118      	cbz	r0, 8008546 <__swbuf_r+0x12>
 800853e:	6983      	ldr	r3, [r0, #24]
 8008540:	b90b      	cbnz	r3, 8008546 <__swbuf_r+0x12>
 8008542:	f000 f9e7 	bl	8008914 <__sinit>
 8008546:	4b21      	ldr	r3, [pc, #132]	; (80085cc <__swbuf_r+0x98>)
 8008548:	429c      	cmp	r4, r3
 800854a:	d12b      	bne.n	80085a4 <__swbuf_r+0x70>
 800854c:	686c      	ldr	r4, [r5, #4]
 800854e:	69a3      	ldr	r3, [r4, #24]
 8008550:	60a3      	str	r3, [r4, #8]
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	071a      	lsls	r2, r3, #28
 8008556:	d52f      	bpl.n	80085b8 <__swbuf_r+0x84>
 8008558:	6923      	ldr	r3, [r4, #16]
 800855a:	b36b      	cbz	r3, 80085b8 <__swbuf_r+0x84>
 800855c:	6923      	ldr	r3, [r4, #16]
 800855e:	6820      	ldr	r0, [r4, #0]
 8008560:	1ac0      	subs	r0, r0, r3
 8008562:	6963      	ldr	r3, [r4, #20]
 8008564:	b2f6      	uxtb	r6, r6
 8008566:	4283      	cmp	r3, r0
 8008568:	4637      	mov	r7, r6
 800856a:	dc04      	bgt.n	8008576 <__swbuf_r+0x42>
 800856c:	4621      	mov	r1, r4
 800856e:	4628      	mov	r0, r5
 8008570:	f000 f93c 	bl	80087ec <_fflush_r>
 8008574:	bb30      	cbnz	r0, 80085c4 <__swbuf_r+0x90>
 8008576:	68a3      	ldr	r3, [r4, #8]
 8008578:	3b01      	subs	r3, #1
 800857a:	60a3      	str	r3, [r4, #8]
 800857c:	6823      	ldr	r3, [r4, #0]
 800857e:	1c5a      	adds	r2, r3, #1
 8008580:	6022      	str	r2, [r4, #0]
 8008582:	701e      	strb	r6, [r3, #0]
 8008584:	6963      	ldr	r3, [r4, #20]
 8008586:	3001      	adds	r0, #1
 8008588:	4283      	cmp	r3, r0
 800858a:	d004      	beq.n	8008596 <__swbuf_r+0x62>
 800858c:	89a3      	ldrh	r3, [r4, #12]
 800858e:	07db      	lsls	r3, r3, #31
 8008590:	d506      	bpl.n	80085a0 <__swbuf_r+0x6c>
 8008592:	2e0a      	cmp	r6, #10
 8008594:	d104      	bne.n	80085a0 <__swbuf_r+0x6c>
 8008596:	4621      	mov	r1, r4
 8008598:	4628      	mov	r0, r5
 800859a:	f000 f927 	bl	80087ec <_fflush_r>
 800859e:	b988      	cbnz	r0, 80085c4 <__swbuf_r+0x90>
 80085a0:	4638      	mov	r0, r7
 80085a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085a4:	4b0a      	ldr	r3, [pc, #40]	; (80085d0 <__swbuf_r+0x9c>)
 80085a6:	429c      	cmp	r4, r3
 80085a8:	d101      	bne.n	80085ae <__swbuf_r+0x7a>
 80085aa:	68ac      	ldr	r4, [r5, #8]
 80085ac:	e7cf      	b.n	800854e <__swbuf_r+0x1a>
 80085ae:	4b09      	ldr	r3, [pc, #36]	; (80085d4 <__swbuf_r+0xa0>)
 80085b0:	429c      	cmp	r4, r3
 80085b2:	bf08      	it	eq
 80085b4:	68ec      	ldreq	r4, [r5, #12]
 80085b6:	e7ca      	b.n	800854e <__swbuf_r+0x1a>
 80085b8:	4621      	mov	r1, r4
 80085ba:	4628      	mov	r0, r5
 80085bc:	f000 f81a 	bl	80085f4 <__swsetup_r>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	d0cb      	beq.n	800855c <__swbuf_r+0x28>
 80085c4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80085c8:	e7ea      	b.n	80085a0 <__swbuf_r+0x6c>
 80085ca:	bf00      	nop
 80085cc:	080091dc 	.word	0x080091dc
 80085d0:	080091fc 	.word	0x080091fc
 80085d4:	080091bc 	.word	0x080091bc

080085d8 <__ascii_wctomb>:
 80085d8:	b149      	cbz	r1, 80085ee <__ascii_wctomb+0x16>
 80085da:	2aff      	cmp	r2, #255	; 0xff
 80085dc:	bf85      	ittet	hi
 80085de:	238a      	movhi	r3, #138	; 0x8a
 80085e0:	6003      	strhi	r3, [r0, #0]
 80085e2:	700a      	strbls	r2, [r1, #0]
 80085e4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80085e8:	bf98      	it	ls
 80085ea:	2001      	movls	r0, #1
 80085ec:	4770      	bx	lr
 80085ee:	4608      	mov	r0, r1
 80085f0:	4770      	bx	lr
	...

080085f4 <__swsetup_r>:
 80085f4:	4b32      	ldr	r3, [pc, #200]	; (80086c0 <__swsetup_r+0xcc>)
 80085f6:	b570      	push	{r4, r5, r6, lr}
 80085f8:	681d      	ldr	r5, [r3, #0]
 80085fa:	4606      	mov	r6, r0
 80085fc:	460c      	mov	r4, r1
 80085fe:	b125      	cbz	r5, 800860a <__swsetup_r+0x16>
 8008600:	69ab      	ldr	r3, [r5, #24]
 8008602:	b913      	cbnz	r3, 800860a <__swsetup_r+0x16>
 8008604:	4628      	mov	r0, r5
 8008606:	f000 f985 	bl	8008914 <__sinit>
 800860a:	4b2e      	ldr	r3, [pc, #184]	; (80086c4 <__swsetup_r+0xd0>)
 800860c:	429c      	cmp	r4, r3
 800860e:	d10f      	bne.n	8008630 <__swsetup_r+0x3c>
 8008610:	686c      	ldr	r4, [r5, #4]
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008618:	0719      	lsls	r1, r3, #28
 800861a:	d42c      	bmi.n	8008676 <__swsetup_r+0x82>
 800861c:	06dd      	lsls	r5, r3, #27
 800861e:	d411      	bmi.n	8008644 <__swsetup_r+0x50>
 8008620:	2309      	movs	r3, #9
 8008622:	6033      	str	r3, [r6, #0]
 8008624:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008628:	81a3      	strh	r3, [r4, #12]
 800862a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800862e:	e03e      	b.n	80086ae <__swsetup_r+0xba>
 8008630:	4b25      	ldr	r3, [pc, #148]	; (80086c8 <__swsetup_r+0xd4>)
 8008632:	429c      	cmp	r4, r3
 8008634:	d101      	bne.n	800863a <__swsetup_r+0x46>
 8008636:	68ac      	ldr	r4, [r5, #8]
 8008638:	e7eb      	b.n	8008612 <__swsetup_r+0x1e>
 800863a:	4b24      	ldr	r3, [pc, #144]	; (80086cc <__swsetup_r+0xd8>)
 800863c:	429c      	cmp	r4, r3
 800863e:	bf08      	it	eq
 8008640:	68ec      	ldreq	r4, [r5, #12]
 8008642:	e7e6      	b.n	8008612 <__swsetup_r+0x1e>
 8008644:	0758      	lsls	r0, r3, #29
 8008646:	d512      	bpl.n	800866e <__swsetup_r+0x7a>
 8008648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800864a:	b141      	cbz	r1, 800865e <__swsetup_r+0x6a>
 800864c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008650:	4299      	cmp	r1, r3
 8008652:	d002      	beq.n	800865a <__swsetup_r+0x66>
 8008654:	4630      	mov	r0, r6
 8008656:	f7ff fb6f 	bl	8007d38 <_free_r>
 800865a:	2300      	movs	r3, #0
 800865c:	6363      	str	r3, [r4, #52]	; 0x34
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008664:	81a3      	strh	r3, [r4, #12]
 8008666:	2300      	movs	r3, #0
 8008668:	6063      	str	r3, [r4, #4]
 800866a:	6923      	ldr	r3, [r4, #16]
 800866c:	6023      	str	r3, [r4, #0]
 800866e:	89a3      	ldrh	r3, [r4, #12]
 8008670:	f043 0308 	orr.w	r3, r3, #8
 8008674:	81a3      	strh	r3, [r4, #12]
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	b94b      	cbnz	r3, 800868e <__swsetup_r+0x9a>
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008680:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008684:	d003      	beq.n	800868e <__swsetup_r+0x9a>
 8008686:	4621      	mov	r1, r4
 8008688:	4630      	mov	r0, r6
 800868a:	f000 fa07 	bl	8008a9c <__smakebuf_r>
 800868e:	89a0      	ldrh	r0, [r4, #12]
 8008690:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008694:	f010 0301 	ands.w	r3, r0, #1
 8008698:	d00a      	beq.n	80086b0 <__swsetup_r+0xbc>
 800869a:	2300      	movs	r3, #0
 800869c:	60a3      	str	r3, [r4, #8]
 800869e:	6963      	ldr	r3, [r4, #20]
 80086a0:	425b      	negs	r3, r3
 80086a2:	61a3      	str	r3, [r4, #24]
 80086a4:	6923      	ldr	r3, [r4, #16]
 80086a6:	b943      	cbnz	r3, 80086ba <__swsetup_r+0xc6>
 80086a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80086ac:	d1ba      	bne.n	8008624 <__swsetup_r+0x30>
 80086ae:	bd70      	pop	{r4, r5, r6, pc}
 80086b0:	0781      	lsls	r1, r0, #30
 80086b2:	bf58      	it	pl
 80086b4:	6963      	ldrpl	r3, [r4, #20]
 80086b6:	60a3      	str	r3, [r4, #8]
 80086b8:	e7f4      	b.n	80086a4 <__swsetup_r+0xb0>
 80086ba:	2000      	movs	r0, #0
 80086bc:	e7f7      	b.n	80086ae <__swsetup_r+0xba>
 80086be:	bf00      	nop
 80086c0:	20000028 	.word	0x20000028
 80086c4:	080091dc 	.word	0x080091dc
 80086c8:	080091fc 	.word	0x080091fc
 80086cc:	080091bc 	.word	0x080091bc

080086d0 <abort>:
 80086d0:	b508      	push	{r3, lr}
 80086d2:	2006      	movs	r0, #6
 80086d4:	f000 fa52 	bl	8008b7c <raise>
 80086d8:	2001      	movs	r0, #1
 80086da:	f7f9 fe6d 	bl	80023b8 <_exit>
	...

080086e0 <__sflush_r>:
 80086e0:	898a      	ldrh	r2, [r1, #12]
 80086e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086e6:	4605      	mov	r5, r0
 80086e8:	0710      	lsls	r0, r2, #28
 80086ea:	460c      	mov	r4, r1
 80086ec:	d458      	bmi.n	80087a0 <__sflush_r+0xc0>
 80086ee:	684b      	ldr	r3, [r1, #4]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	dc05      	bgt.n	8008700 <__sflush_r+0x20>
 80086f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	dc02      	bgt.n	8008700 <__sflush_r+0x20>
 80086fa:	2000      	movs	r0, #0
 80086fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008700:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008702:	2e00      	cmp	r6, #0
 8008704:	d0f9      	beq.n	80086fa <__sflush_r+0x1a>
 8008706:	2300      	movs	r3, #0
 8008708:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800870c:	682f      	ldr	r7, [r5, #0]
 800870e:	602b      	str	r3, [r5, #0]
 8008710:	d032      	beq.n	8008778 <__sflush_r+0x98>
 8008712:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008714:	89a3      	ldrh	r3, [r4, #12]
 8008716:	075a      	lsls	r2, r3, #29
 8008718:	d505      	bpl.n	8008726 <__sflush_r+0x46>
 800871a:	6863      	ldr	r3, [r4, #4]
 800871c:	1ac0      	subs	r0, r0, r3
 800871e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008720:	b10b      	cbz	r3, 8008726 <__sflush_r+0x46>
 8008722:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008724:	1ac0      	subs	r0, r0, r3
 8008726:	2300      	movs	r3, #0
 8008728:	4602      	mov	r2, r0
 800872a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800872c:	6a21      	ldr	r1, [r4, #32]
 800872e:	4628      	mov	r0, r5
 8008730:	47b0      	blx	r6
 8008732:	1c43      	adds	r3, r0, #1
 8008734:	89a3      	ldrh	r3, [r4, #12]
 8008736:	d106      	bne.n	8008746 <__sflush_r+0x66>
 8008738:	6829      	ldr	r1, [r5, #0]
 800873a:	291d      	cmp	r1, #29
 800873c:	d82c      	bhi.n	8008798 <__sflush_r+0xb8>
 800873e:	4a2a      	ldr	r2, [pc, #168]	; (80087e8 <__sflush_r+0x108>)
 8008740:	40ca      	lsrs	r2, r1
 8008742:	07d6      	lsls	r6, r2, #31
 8008744:	d528      	bpl.n	8008798 <__sflush_r+0xb8>
 8008746:	2200      	movs	r2, #0
 8008748:	6062      	str	r2, [r4, #4]
 800874a:	04d9      	lsls	r1, r3, #19
 800874c:	6922      	ldr	r2, [r4, #16]
 800874e:	6022      	str	r2, [r4, #0]
 8008750:	d504      	bpl.n	800875c <__sflush_r+0x7c>
 8008752:	1c42      	adds	r2, r0, #1
 8008754:	d101      	bne.n	800875a <__sflush_r+0x7a>
 8008756:	682b      	ldr	r3, [r5, #0]
 8008758:	b903      	cbnz	r3, 800875c <__sflush_r+0x7c>
 800875a:	6560      	str	r0, [r4, #84]	; 0x54
 800875c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800875e:	602f      	str	r7, [r5, #0]
 8008760:	2900      	cmp	r1, #0
 8008762:	d0ca      	beq.n	80086fa <__sflush_r+0x1a>
 8008764:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008768:	4299      	cmp	r1, r3
 800876a:	d002      	beq.n	8008772 <__sflush_r+0x92>
 800876c:	4628      	mov	r0, r5
 800876e:	f7ff fae3 	bl	8007d38 <_free_r>
 8008772:	2000      	movs	r0, #0
 8008774:	6360      	str	r0, [r4, #52]	; 0x34
 8008776:	e7c1      	b.n	80086fc <__sflush_r+0x1c>
 8008778:	6a21      	ldr	r1, [r4, #32]
 800877a:	2301      	movs	r3, #1
 800877c:	4628      	mov	r0, r5
 800877e:	47b0      	blx	r6
 8008780:	1c41      	adds	r1, r0, #1
 8008782:	d1c7      	bne.n	8008714 <__sflush_r+0x34>
 8008784:	682b      	ldr	r3, [r5, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d0c4      	beq.n	8008714 <__sflush_r+0x34>
 800878a:	2b1d      	cmp	r3, #29
 800878c:	d001      	beq.n	8008792 <__sflush_r+0xb2>
 800878e:	2b16      	cmp	r3, #22
 8008790:	d101      	bne.n	8008796 <__sflush_r+0xb6>
 8008792:	602f      	str	r7, [r5, #0]
 8008794:	e7b1      	b.n	80086fa <__sflush_r+0x1a>
 8008796:	89a3      	ldrh	r3, [r4, #12]
 8008798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800879c:	81a3      	strh	r3, [r4, #12]
 800879e:	e7ad      	b.n	80086fc <__sflush_r+0x1c>
 80087a0:	690f      	ldr	r7, [r1, #16]
 80087a2:	2f00      	cmp	r7, #0
 80087a4:	d0a9      	beq.n	80086fa <__sflush_r+0x1a>
 80087a6:	0793      	lsls	r3, r2, #30
 80087a8:	680e      	ldr	r6, [r1, #0]
 80087aa:	bf08      	it	eq
 80087ac:	694b      	ldreq	r3, [r1, #20]
 80087ae:	600f      	str	r7, [r1, #0]
 80087b0:	bf18      	it	ne
 80087b2:	2300      	movne	r3, #0
 80087b4:	eba6 0807 	sub.w	r8, r6, r7
 80087b8:	608b      	str	r3, [r1, #8]
 80087ba:	f1b8 0f00 	cmp.w	r8, #0
 80087be:	dd9c      	ble.n	80086fa <__sflush_r+0x1a>
 80087c0:	6a21      	ldr	r1, [r4, #32]
 80087c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087c4:	4643      	mov	r3, r8
 80087c6:	463a      	mov	r2, r7
 80087c8:	4628      	mov	r0, r5
 80087ca:	47b0      	blx	r6
 80087cc:	2800      	cmp	r0, #0
 80087ce:	dc06      	bgt.n	80087de <__sflush_r+0xfe>
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087d6:	81a3      	strh	r3, [r4, #12]
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087dc:	e78e      	b.n	80086fc <__sflush_r+0x1c>
 80087de:	4407      	add	r7, r0
 80087e0:	eba8 0800 	sub.w	r8, r8, r0
 80087e4:	e7e9      	b.n	80087ba <__sflush_r+0xda>
 80087e6:	bf00      	nop
 80087e8:	20400001 	.word	0x20400001

080087ec <_fflush_r>:
 80087ec:	b538      	push	{r3, r4, r5, lr}
 80087ee:	690b      	ldr	r3, [r1, #16]
 80087f0:	4605      	mov	r5, r0
 80087f2:	460c      	mov	r4, r1
 80087f4:	b913      	cbnz	r3, 80087fc <_fflush_r+0x10>
 80087f6:	2500      	movs	r5, #0
 80087f8:	4628      	mov	r0, r5
 80087fa:	bd38      	pop	{r3, r4, r5, pc}
 80087fc:	b118      	cbz	r0, 8008806 <_fflush_r+0x1a>
 80087fe:	6983      	ldr	r3, [r0, #24]
 8008800:	b90b      	cbnz	r3, 8008806 <_fflush_r+0x1a>
 8008802:	f000 f887 	bl	8008914 <__sinit>
 8008806:	4b14      	ldr	r3, [pc, #80]	; (8008858 <_fflush_r+0x6c>)
 8008808:	429c      	cmp	r4, r3
 800880a:	d11b      	bne.n	8008844 <_fflush_r+0x58>
 800880c:	686c      	ldr	r4, [r5, #4]
 800880e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0ef      	beq.n	80087f6 <_fflush_r+0xa>
 8008816:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008818:	07d0      	lsls	r0, r2, #31
 800881a:	d404      	bmi.n	8008826 <_fflush_r+0x3a>
 800881c:	0599      	lsls	r1, r3, #22
 800881e:	d402      	bmi.n	8008826 <_fflush_r+0x3a>
 8008820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008822:	f000 f915 	bl	8008a50 <__retarget_lock_acquire_recursive>
 8008826:	4628      	mov	r0, r5
 8008828:	4621      	mov	r1, r4
 800882a:	f7ff ff59 	bl	80086e0 <__sflush_r>
 800882e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008830:	07da      	lsls	r2, r3, #31
 8008832:	4605      	mov	r5, r0
 8008834:	d4e0      	bmi.n	80087f8 <_fflush_r+0xc>
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	059b      	lsls	r3, r3, #22
 800883a:	d4dd      	bmi.n	80087f8 <_fflush_r+0xc>
 800883c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800883e:	f000 f908 	bl	8008a52 <__retarget_lock_release_recursive>
 8008842:	e7d9      	b.n	80087f8 <_fflush_r+0xc>
 8008844:	4b05      	ldr	r3, [pc, #20]	; (800885c <_fflush_r+0x70>)
 8008846:	429c      	cmp	r4, r3
 8008848:	d101      	bne.n	800884e <_fflush_r+0x62>
 800884a:	68ac      	ldr	r4, [r5, #8]
 800884c:	e7df      	b.n	800880e <_fflush_r+0x22>
 800884e:	4b04      	ldr	r3, [pc, #16]	; (8008860 <_fflush_r+0x74>)
 8008850:	429c      	cmp	r4, r3
 8008852:	bf08      	it	eq
 8008854:	68ec      	ldreq	r4, [r5, #12]
 8008856:	e7da      	b.n	800880e <_fflush_r+0x22>
 8008858:	080091dc 	.word	0x080091dc
 800885c:	080091fc 	.word	0x080091fc
 8008860:	080091bc 	.word	0x080091bc

08008864 <std>:
 8008864:	2300      	movs	r3, #0
 8008866:	b510      	push	{r4, lr}
 8008868:	4604      	mov	r4, r0
 800886a:	e9c0 3300 	strd	r3, r3, [r0]
 800886e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008872:	6083      	str	r3, [r0, #8]
 8008874:	8181      	strh	r1, [r0, #12]
 8008876:	6643      	str	r3, [r0, #100]	; 0x64
 8008878:	81c2      	strh	r2, [r0, #14]
 800887a:	6183      	str	r3, [r0, #24]
 800887c:	4619      	mov	r1, r3
 800887e:	2208      	movs	r2, #8
 8008880:	305c      	adds	r0, #92	; 0x5c
 8008882:	f7fd fba5 	bl	8005fd0 <memset>
 8008886:	4b05      	ldr	r3, [pc, #20]	; (800889c <std+0x38>)
 8008888:	6263      	str	r3, [r4, #36]	; 0x24
 800888a:	4b05      	ldr	r3, [pc, #20]	; (80088a0 <std+0x3c>)
 800888c:	62a3      	str	r3, [r4, #40]	; 0x28
 800888e:	4b05      	ldr	r3, [pc, #20]	; (80088a4 <std+0x40>)
 8008890:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008892:	4b05      	ldr	r3, [pc, #20]	; (80088a8 <std+0x44>)
 8008894:	6224      	str	r4, [r4, #32]
 8008896:	6323      	str	r3, [r4, #48]	; 0x30
 8008898:	bd10      	pop	{r4, pc}
 800889a:	bf00      	nop
 800889c:	08008bb5 	.word	0x08008bb5
 80088a0:	08008bd7 	.word	0x08008bd7
 80088a4:	08008c0f 	.word	0x08008c0f
 80088a8:	08008c33 	.word	0x08008c33

080088ac <_cleanup_r>:
 80088ac:	4901      	ldr	r1, [pc, #4]	; (80088b4 <_cleanup_r+0x8>)
 80088ae:	f000 b8af 	b.w	8008a10 <_fwalk_reent>
 80088b2:	bf00      	nop
 80088b4:	080087ed 	.word	0x080087ed

080088b8 <__sfmoreglue>:
 80088b8:	b570      	push	{r4, r5, r6, lr}
 80088ba:	1e4a      	subs	r2, r1, #1
 80088bc:	2568      	movs	r5, #104	; 0x68
 80088be:	4355      	muls	r5, r2
 80088c0:	460e      	mov	r6, r1
 80088c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088c6:	f7ff fa87 	bl	8007dd8 <_malloc_r>
 80088ca:	4604      	mov	r4, r0
 80088cc:	b140      	cbz	r0, 80088e0 <__sfmoreglue+0x28>
 80088ce:	2100      	movs	r1, #0
 80088d0:	e9c0 1600 	strd	r1, r6, [r0]
 80088d4:	300c      	adds	r0, #12
 80088d6:	60a0      	str	r0, [r4, #8]
 80088d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80088dc:	f7fd fb78 	bl	8005fd0 <memset>
 80088e0:	4620      	mov	r0, r4
 80088e2:	bd70      	pop	{r4, r5, r6, pc}

080088e4 <__sfp_lock_acquire>:
 80088e4:	4801      	ldr	r0, [pc, #4]	; (80088ec <__sfp_lock_acquire+0x8>)
 80088e6:	f000 b8b3 	b.w	8008a50 <__retarget_lock_acquire_recursive>
 80088ea:	bf00      	nop
 80088ec:	20000558 	.word	0x20000558

080088f0 <__sfp_lock_release>:
 80088f0:	4801      	ldr	r0, [pc, #4]	; (80088f8 <__sfp_lock_release+0x8>)
 80088f2:	f000 b8ae 	b.w	8008a52 <__retarget_lock_release_recursive>
 80088f6:	bf00      	nop
 80088f8:	20000558 	.word	0x20000558

080088fc <__sinit_lock_acquire>:
 80088fc:	4801      	ldr	r0, [pc, #4]	; (8008904 <__sinit_lock_acquire+0x8>)
 80088fe:	f000 b8a7 	b.w	8008a50 <__retarget_lock_acquire_recursive>
 8008902:	bf00      	nop
 8008904:	20000553 	.word	0x20000553

08008908 <__sinit_lock_release>:
 8008908:	4801      	ldr	r0, [pc, #4]	; (8008910 <__sinit_lock_release+0x8>)
 800890a:	f000 b8a2 	b.w	8008a52 <__retarget_lock_release_recursive>
 800890e:	bf00      	nop
 8008910:	20000553 	.word	0x20000553

08008914 <__sinit>:
 8008914:	b510      	push	{r4, lr}
 8008916:	4604      	mov	r4, r0
 8008918:	f7ff fff0 	bl	80088fc <__sinit_lock_acquire>
 800891c:	69a3      	ldr	r3, [r4, #24]
 800891e:	b11b      	cbz	r3, 8008928 <__sinit+0x14>
 8008920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008924:	f7ff bff0 	b.w	8008908 <__sinit_lock_release>
 8008928:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800892c:	6523      	str	r3, [r4, #80]	; 0x50
 800892e:	4b13      	ldr	r3, [pc, #76]	; (800897c <__sinit+0x68>)
 8008930:	4a13      	ldr	r2, [pc, #76]	; (8008980 <__sinit+0x6c>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	62a2      	str	r2, [r4, #40]	; 0x28
 8008936:	42a3      	cmp	r3, r4
 8008938:	bf04      	itt	eq
 800893a:	2301      	moveq	r3, #1
 800893c:	61a3      	streq	r3, [r4, #24]
 800893e:	4620      	mov	r0, r4
 8008940:	f000 f820 	bl	8008984 <__sfp>
 8008944:	6060      	str	r0, [r4, #4]
 8008946:	4620      	mov	r0, r4
 8008948:	f000 f81c 	bl	8008984 <__sfp>
 800894c:	60a0      	str	r0, [r4, #8]
 800894e:	4620      	mov	r0, r4
 8008950:	f000 f818 	bl	8008984 <__sfp>
 8008954:	2200      	movs	r2, #0
 8008956:	60e0      	str	r0, [r4, #12]
 8008958:	2104      	movs	r1, #4
 800895a:	6860      	ldr	r0, [r4, #4]
 800895c:	f7ff ff82 	bl	8008864 <std>
 8008960:	68a0      	ldr	r0, [r4, #8]
 8008962:	2201      	movs	r2, #1
 8008964:	2109      	movs	r1, #9
 8008966:	f7ff ff7d 	bl	8008864 <std>
 800896a:	68e0      	ldr	r0, [r4, #12]
 800896c:	2202      	movs	r2, #2
 800896e:	2112      	movs	r1, #18
 8008970:	f7ff ff78 	bl	8008864 <std>
 8008974:	2301      	movs	r3, #1
 8008976:	61a3      	str	r3, [r4, #24]
 8008978:	e7d2      	b.n	8008920 <__sinit+0xc>
 800897a:	bf00      	nop
 800897c:	08008e3c 	.word	0x08008e3c
 8008980:	080088ad 	.word	0x080088ad

08008984 <__sfp>:
 8008984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008986:	4607      	mov	r7, r0
 8008988:	f7ff ffac 	bl	80088e4 <__sfp_lock_acquire>
 800898c:	4b1e      	ldr	r3, [pc, #120]	; (8008a08 <__sfp+0x84>)
 800898e:	681e      	ldr	r6, [r3, #0]
 8008990:	69b3      	ldr	r3, [r6, #24]
 8008992:	b913      	cbnz	r3, 800899a <__sfp+0x16>
 8008994:	4630      	mov	r0, r6
 8008996:	f7ff ffbd 	bl	8008914 <__sinit>
 800899a:	3648      	adds	r6, #72	; 0x48
 800899c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80089a0:	3b01      	subs	r3, #1
 80089a2:	d503      	bpl.n	80089ac <__sfp+0x28>
 80089a4:	6833      	ldr	r3, [r6, #0]
 80089a6:	b30b      	cbz	r3, 80089ec <__sfp+0x68>
 80089a8:	6836      	ldr	r6, [r6, #0]
 80089aa:	e7f7      	b.n	800899c <__sfp+0x18>
 80089ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80089b0:	b9d5      	cbnz	r5, 80089e8 <__sfp+0x64>
 80089b2:	4b16      	ldr	r3, [pc, #88]	; (8008a0c <__sfp+0x88>)
 80089b4:	60e3      	str	r3, [r4, #12]
 80089b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089ba:	6665      	str	r5, [r4, #100]	; 0x64
 80089bc:	f000 f847 	bl	8008a4e <__retarget_lock_init_recursive>
 80089c0:	f7ff ff96 	bl	80088f0 <__sfp_lock_release>
 80089c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80089cc:	6025      	str	r5, [r4, #0]
 80089ce:	61a5      	str	r5, [r4, #24]
 80089d0:	2208      	movs	r2, #8
 80089d2:	4629      	mov	r1, r5
 80089d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80089d8:	f7fd fafa 	bl	8005fd0 <memset>
 80089dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80089e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089e4:	4620      	mov	r0, r4
 80089e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e8:	3468      	adds	r4, #104	; 0x68
 80089ea:	e7d9      	b.n	80089a0 <__sfp+0x1c>
 80089ec:	2104      	movs	r1, #4
 80089ee:	4638      	mov	r0, r7
 80089f0:	f7ff ff62 	bl	80088b8 <__sfmoreglue>
 80089f4:	4604      	mov	r4, r0
 80089f6:	6030      	str	r0, [r6, #0]
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d1d5      	bne.n	80089a8 <__sfp+0x24>
 80089fc:	f7ff ff78 	bl	80088f0 <__sfp_lock_release>
 8008a00:	230c      	movs	r3, #12
 8008a02:	603b      	str	r3, [r7, #0]
 8008a04:	e7ee      	b.n	80089e4 <__sfp+0x60>
 8008a06:	bf00      	nop
 8008a08:	08008e3c 	.word	0x08008e3c
 8008a0c:	ffff0001 	.word	0xffff0001

08008a10 <_fwalk_reent>:
 8008a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a14:	4606      	mov	r6, r0
 8008a16:	4688      	mov	r8, r1
 8008a18:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a1c:	2700      	movs	r7, #0
 8008a1e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a22:	f1b9 0901 	subs.w	r9, r9, #1
 8008a26:	d505      	bpl.n	8008a34 <_fwalk_reent+0x24>
 8008a28:	6824      	ldr	r4, [r4, #0]
 8008a2a:	2c00      	cmp	r4, #0
 8008a2c:	d1f7      	bne.n	8008a1e <_fwalk_reent+0xe>
 8008a2e:	4638      	mov	r0, r7
 8008a30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a34:	89ab      	ldrh	r3, [r5, #12]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d907      	bls.n	8008a4a <_fwalk_reent+0x3a>
 8008a3a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	d003      	beq.n	8008a4a <_fwalk_reent+0x3a>
 8008a42:	4629      	mov	r1, r5
 8008a44:	4630      	mov	r0, r6
 8008a46:	47c0      	blx	r8
 8008a48:	4307      	orrs	r7, r0
 8008a4a:	3568      	adds	r5, #104	; 0x68
 8008a4c:	e7e9      	b.n	8008a22 <_fwalk_reent+0x12>

08008a4e <__retarget_lock_init_recursive>:
 8008a4e:	4770      	bx	lr

08008a50 <__retarget_lock_acquire_recursive>:
 8008a50:	4770      	bx	lr

08008a52 <__retarget_lock_release_recursive>:
 8008a52:	4770      	bx	lr

08008a54 <__swhatbuf_r>:
 8008a54:	b570      	push	{r4, r5, r6, lr}
 8008a56:	460e      	mov	r6, r1
 8008a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5c:	2900      	cmp	r1, #0
 8008a5e:	b096      	sub	sp, #88	; 0x58
 8008a60:	4614      	mov	r4, r2
 8008a62:	461d      	mov	r5, r3
 8008a64:	da07      	bge.n	8008a76 <__swhatbuf_r+0x22>
 8008a66:	2300      	movs	r3, #0
 8008a68:	602b      	str	r3, [r5, #0]
 8008a6a:	89b3      	ldrh	r3, [r6, #12]
 8008a6c:	061a      	lsls	r2, r3, #24
 8008a6e:	d410      	bmi.n	8008a92 <__swhatbuf_r+0x3e>
 8008a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a74:	e00e      	b.n	8008a94 <__swhatbuf_r+0x40>
 8008a76:	466a      	mov	r2, sp
 8008a78:	f000 f902 	bl	8008c80 <_fstat_r>
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	dbf2      	blt.n	8008a66 <__swhatbuf_r+0x12>
 8008a80:	9a01      	ldr	r2, [sp, #4]
 8008a82:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a86:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a8a:	425a      	negs	r2, r3
 8008a8c:	415a      	adcs	r2, r3
 8008a8e:	602a      	str	r2, [r5, #0]
 8008a90:	e7ee      	b.n	8008a70 <__swhatbuf_r+0x1c>
 8008a92:	2340      	movs	r3, #64	; 0x40
 8008a94:	2000      	movs	r0, #0
 8008a96:	6023      	str	r3, [r4, #0]
 8008a98:	b016      	add	sp, #88	; 0x58
 8008a9a:	bd70      	pop	{r4, r5, r6, pc}

08008a9c <__smakebuf_r>:
 8008a9c:	898b      	ldrh	r3, [r1, #12]
 8008a9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008aa0:	079d      	lsls	r5, r3, #30
 8008aa2:	4606      	mov	r6, r0
 8008aa4:	460c      	mov	r4, r1
 8008aa6:	d507      	bpl.n	8008ab8 <__smakebuf_r+0x1c>
 8008aa8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	6123      	str	r3, [r4, #16]
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	6163      	str	r3, [r4, #20]
 8008ab4:	b002      	add	sp, #8
 8008ab6:	bd70      	pop	{r4, r5, r6, pc}
 8008ab8:	ab01      	add	r3, sp, #4
 8008aba:	466a      	mov	r2, sp
 8008abc:	f7ff ffca 	bl	8008a54 <__swhatbuf_r>
 8008ac0:	9900      	ldr	r1, [sp, #0]
 8008ac2:	4605      	mov	r5, r0
 8008ac4:	4630      	mov	r0, r6
 8008ac6:	f7ff f987 	bl	8007dd8 <_malloc_r>
 8008aca:	b948      	cbnz	r0, 8008ae0 <__smakebuf_r+0x44>
 8008acc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad0:	059a      	lsls	r2, r3, #22
 8008ad2:	d4ef      	bmi.n	8008ab4 <__smakebuf_r+0x18>
 8008ad4:	f023 0303 	bic.w	r3, r3, #3
 8008ad8:	f043 0302 	orr.w	r3, r3, #2
 8008adc:	81a3      	strh	r3, [r4, #12]
 8008ade:	e7e3      	b.n	8008aa8 <__smakebuf_r+0xc>
 8008ae0:	4b0d      	ldr	r3, [pc, #52]	; (8008b18 <__smakebuf_r+0x7c>)
 8008ae2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ae4:	89a3      	ldrh	r3, [r4, #12]
 8008ae6:	6020      	str	r0, [r4, #0]
 8008ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aec:	81a3      	strh	r3, [r4, #12]
 8008aee:	9b00      	ldr	r3, [sp, #0]
 8008af0:	6163      	str	r3, [r4, #20]
 8008af2:	9b01      	ldr	r3, [sp, #4]
 8008af4:	6120      	str	r0, [r4, #16]
 8008af6:	b15b      	cbz	r3, 8008b10 <__smakebuf_r+0x74>
 8008af8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008afc:	4630      	mov	r0, r6
 8008afe:	f000 f8d1 	bl	8008ca4 <_isatty_r>
 8008b02:	b128      	cbz	r0, 8008b10 <__smakebuf_r+0x74>
 8008b04:	89a3      	ldrh	r3, [r4, #12]
 8008b06:	f023 0303 	bic.w	r3, r3, #3
 8008b0a:	f043 0301 	orr.w	r3, r3, #1
 8008b0e:	81a3      	strh	r3, [r4, #12]
 8008b10:	89a0      	ldrh	r0, [r4, #12]
 8008b12:	4305      	orrs	r5, r0
 8008b14:	81a5      	strh	r5, [r4, #12]
 8008b16:	e7cd      	b.n	8008ab4 <__smakebuf_r+0x18>
 8008b18:	080088ad 	.word	0x080088ad

08008b1c <_malloc_usable_size_r>:
 8008b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b20:	1f18      	subs	r0, r3, #4
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	bfbc      	itt	lt
 8008b26:	580b      	ldrlt	r3, [r1, r0]
 8008b28:	18c0      	addlt	r0, r0, r3
 8008b2a:	4770      	bx	lr

08008b2c <_raise_r>:
 8008b2c:	291f      	cmp	r1, #31
 8008b2e:	b538      	push	{r3, r4, r5, lr}
 8008b30:	4604      	mov	r4, r0
 8008b32:	460d      	mov	r5, r1
 8008b34:	d904      	bls.n	8008b40 <_raise_r+0x14>
 8008b36:	2316      	movs	r3, #22
 8008b38:	6003      	str	r3, [r0, #0]
 8008b3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b3e:	bd38      	pop	{r3, r4, r5, pc}
 8008b40:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b42:	b112      	cbz	r2, 8008b4a <_raise_r+0x1e>
 8008b44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b48:	b94b      	cbnz	r3, 8008b5e <_raise_r+0x32>
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	f000 f830 	bl	8008bb0 <_getpid_r>
 8008b50:	462a      	mov	r2, r5
 8008b52:	4601      	mov	r1, r0
 8008b54:	4620      	mov	r0, r4
 8008b56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b5a:	f000 b817 	b.w	8008b8c <_kill_r>
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d00a      	beq.n	8008b78 <_raise_r+0x4c>
 8008b62:	1c59      	adds	r1, r3, #1
 8008b64:	d103      	bne.n	8008b6e <_raise_r+0x42>
 8008b66:	2316      	movs	r3, #22
 8008b68:	6003      	str	r3, [r0, #0]
 8008b6a:	2001      	movs	r0, #1
 8008b6c:	e7e7      	b.n	8008b3e <_raise_r+0x12>
 8008b6e:	2400      	movs	r4, #0
 8008b70:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b74:	4628      	mov	r0, r5
 8008b76:	4798      	blx	r3
 8008b78:	2000      	movs	r0, #0
 8008b7a:	e7e0      	b.n	8008b3e <_raise_r+0x12>

08008b7c <raise>:
 8008b7c:	4b02      	ldr	r3, [pc, #8]	; (8008b88 <raise+0xc>)
 8008b7e:	4601      	mov	r1, r0
 8008b80:	6818      	ldr	r0, [r3, #0]
 8008b82:	f7ff bfd3 	b.w	8008b2c <_raise_r>
 8008b86:	bf00      	nop
 8008b88:	20000028 	.word	0x20000028

08008b8c <_kill_r>:
 8008b8c:	b538      	push	{r3, r4, r5, lr}
 8008b8e:	4d07      	ldr	r5, [pc, #28]	; (8008bac <_kill_r+0x20>)
 8008b90:	2300      	movs	r3, #0
 8008b92:	4604      	mov	r4, r0
 8008b94:	4608      	mov	r0, r1
 8008b96:	4611      	mov	r1, r2
 8008b98:	602b      	str	r3, [r5, #0]
 8008b9a:	f7f9 fbfd 	bl	8002398 <_kill>
 8008b9e:	1c43      	adds	r3, r0, #1
 8008ba0:	d102      	bne.n	8008ba8 <_kill_r+0x1c>
 8008ba2:	682b      	ldr	r3, [r5, #0]
 8008ba4:	b103      	cbz	r3, 8008ba8 <_kill_r+0x1c>
 8008ba6:	6023      	str	r3, [r4, #0]
 8008ba8:	bd38      	pop	{r3, r4, r5, pc}
 8008baa:	bf00      	nop
 8008bac:	2000054c 	.word	0x2000054c

08008bb0 <_getpid_r>:
 8008bb0:	f7f9 bbea 	b.w	8002388 <_getpid>

08008bb4 <__sread>:
 8008bb4:	b510      	push	{r4, lr}
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bbc:	f000 f894 	bl	8008ce8 <_read_r>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	bfab      	itete	ge
 8008bc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008bc6:	89a3      	ldrhlt	r3, [r4, #12]
 8008bc8:	181b      	addge	r3, r3, r0
 8008bca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bce:	bfac      	ite	ge
 8008bd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bd2:	81a3      	strhlt	r3, [r4, #12]
 8008bd4:	bd10      	pop	{r4, pc}

08008bd6 <__swrite>:
 8008bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bda:	461f      	mov	r7, r3
 8008bdc:	898b      	ldrh	r3, [r1, #12]
 8008bde:	05db      	lsls	r3, r3, #23
 8008be0:	4605      	mov	r5, r0
 8008be2:	460c      	mov	r4, r1
 8008be4:	4616      	mov	r6, r2
 8008be6:	d505      	bpl.n	8008bf4 <__swrite+0x1e>
 8008be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bec:	2302      	movs	r3, #2
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f000 f868 	bl	8008cc4 <_lseek_r>
 8008bf4:	89a3      	ldrh	r3, [r4, #12]
 8008bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bfe:	81a3      	strh	r3, [r4, #12]
 8008c00:	4632      	mov	r2, r6
 8008c02:	463b      	mov	r3, r7
 8008c04:	4628      	mov	r0, r5
 8008c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c0a:	f000 b817 	b.w	8008c3c <_write_r>

08008c0e <__sseek>:
 8008c0e:	b510      	push	{r4, lr}
 8008c10:	460c      	mov	r4, r1
 8008c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c16:	f000 f855 	bl	8008cc4 <_lseek_r>
 8008c1a:	1c43      	adds	r3, r0, #1
 8008c1c:	89a3      	ldrh	r3, [r4, #12]
 8008c1e:	bf15      	itete	ne
 8008c20:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c2a:	81a3      	strheq	r3, [r4, #12]
 8008c2c:	bf18      	it	ne
 8008c2e:	81a3      	strhne	r3, [r4, #12]
 8008c30:	bd10      	pop	{r4, pc}

08008c32 <__sclose>:
 8008c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c36:	f000 b813 	b.w	8008c60 <_close_r>
	...

08008c3c <_write_r>:
 8008c3c:	b538      	push	{r3, r4, r5, lr}
 8008c3e:	4d07      	ldr	r5, [pc, #28]	; (8008c5c <_write_r+0x20>)
 8008c40:	4604      	mov	r4, r0
 8008c42:	4608      	mov	r0, r1
 8008c44:	4611      	mov	r1, r2
 8008c46:	2200      	movs	r2, #0
 8008c48:	602a      	str	r2, [r5, #0]
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	f7f9 fbdb 	bl	8002406 <_write>
 8008c50:	1c43      	adds	r3, r0, #1
 8008c52:	d102      	bne.n	8008c5a <_write_r+0x1e>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	b103      	cbz	r3, 8008c5a <_write_r+0x1e>
 8008c58:	6023      	str	r3, [r4, #0]
 8008c5a:	bd38      	pop	{r3, r4, r5, pc}
 8008c5c:	2000054c 	.word	0x2000054c

08008c60 <_close_r>:
 8008c60:	b538      	push	{r3, r4, r5, lr}
 8008c62:	4d06      	ldr	r5, [pc, #24]	; (8008c7c <_close_r+0x1c>)
 8008c64:	2300      	movs	r3, #0
 8008c66:	4604      	mov	r4, r0
 8008c68:	4608      	mov	r0, r1
 8008c6a:	602b      	str	r3, [r5, #0]
 8008c6c:	f7f9 fbe7 	bl	800243e <_close>
 8008c70:	1c43      	adds	r3, r0, #1
 8008c72:	d102      	bne.n	8008c7a <_close_r+0x1a>
 8008c74:	682b      	ldr	r3, [r5, #0]
 8008c76:	b103      	cbz	r3, 8008c7a <_close_r+0x1a>
 8008c78:	6023      	str	r3, [r4, #0]
 8008c7a:	bd38      	pop	{r3, r4, r5, pc}
 8008c7c:	2000054c 	.word	0x2000054c

08008c80 <_fstat_r>:
 8008c80:	b538      	push	{r3, r4, r5, lr}
 8008c82:	4d07      	ldr	r5, [pc, #28]	; (8008ca0 <_fstat_r+0x20>)
 8008c84:	2300      	movs	r3, #0
 8008c86:	4604      	mov	r4, r0
 8008c88:	4608      	mov	r0, r1
 8008c8a:	4611      	mov	r1, r2
 8008c8c:	602b      	str	r3, [r5, #0]
 8008c8e:	f7f9 fbe2 	bl	8002456 <_fstat>
 8008c92:	1c43      	adds	r3, r0, #1
 8008c94:	d102      	bne.n	8008c9c <_fstat_r+0x1c>
 8008c96:	682b      	ldr	r3, [r5, #0]
 8008c98:	b103      	cbz	r3, 8008c9c <_fstat_r+0x1c>
 8008c9a:	6023      	str	r3, [r4, #0]
 8008c9c:	bd38      	pop	{r3, r4, r5, pc}
 8008c9e:	bf00      	nop
 8008ca0:	2000054c 	.word	0x2000054c

08008ca4 <_isatty_r>:
 8008ca4:	b538      	push	{r3, r4, r5, lr}
 8008ca6:	4d06      	ldr	r5, [pc, #24]	; (8008cc0 <_isatty_r+0x1c>)
 8008ca8:	2300      	movs	r3, #0
 8008caa:	4604      	mov	r4, r0
 8008cac:	4608      	mov	r0, r1
 8008cae:	602b      	str	r3, [r5, #0]
 8008cb0:	f7f9 fbe1 	bl	8002476 <_isatty>
 8008cb4:	1c43      	adds	r3, r0, #1
 8008cb6:	d102      	bne.n	8008cbe <_isatty_r+0x1a>
 8008cb8:	682b      	ldr	r3, [r5, #0]
 8008cba:	b103      	cbz	r3, 8008cbe <_isatty_r+0x1a>
 8008cbc:	6023      	str	r3, [r4, #0]
 8008cbe:	bd38      	pop	{r3, r4, r5, pc}
 8008cc0:	2000054c 	.word	0x2000054c

08008cc4 <_lseek_r>:
 8008cc4:	b538      	push	{r3, r4, r5, lr}
 8008cc6:	4d07      	ldr	r5, [pc, #28]	; (8008ce4 <_lseek_r+0x20>)
 8008cc8:	4604      	mov	r4, r0
 8008cca:	4608      	mov	r0, r1
 8008ccc:	4611      	mov	r1, r2
 8008cce:	2200      	movs	r2, #0
 8008cd0:	602a      	str	r2, [r5, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	f7f9 fbda 	bl	800248c <_lseek>
 8008cd8:	1c43      	adds	r3, r0, #1
 8008cda:	d102      	bne.n	8008ce2 <_lseek_r+0x1e>
 8008cdc:	682b      	ldr	r3, [r5, #0]
 8008cde:	b103      	cbz	r3, 8008ce2 <_lseek_r+0x1e>
 8008ce0:	6023      	str	r3, [r4, #0]
 8008ce2:	bd38      	pop	{r3, r4, r5, pc}
 8008ce4:	2000054c 	.word	0x2000054c

08008ce8 <_read_r>:
 8008ce8:	b538      	push	{r3, r4, r5, lr}
 8008cea:	4d07      	ldr	r5, [pc, #28]	; (8008d08 <_read_r+0x20>)
 8008cec:	4604      	mov	r4, r0
 8008cee:	4608      	mov	r0, r1
 8008cf0:	4611      	mov	r1, r2
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	602a      	str	r2, [r5, #0]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	f7f9 fb68 	bl	80023cc <_read>
 8008cfc:	1c43      	adds	r3, r0, #1
 8008cfe:	d102      	bne.n	8008d06 <_read_r+0x1e>
 8008d00:	682b      	ldr	r3, [r5, #0]
 8008d02:	b103      	cbz	r3, 8008d06 <_read_r+0x1e>
 8008d04:	6023      	str	r3, [r4, #0]
 8008d06:	bd38      	pop	{r3, r4, r5, pc}
 8008d08:	2000054c 	.word	0x2000054c

08008d0c <_init>:
 8008d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d0e:	bf00      	nop
 8008d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d12:	bc08      	pop	{r3}
 8008d14:	469e      	mov	lr, r3
 8008d16:	4770      	bx	lr

08008d18 <_fini>:
 8008d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1a:	bf00      	nop
 8008d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d1e:	bc08      	pop	{r3}
 8008d20:	469e      	mov	lr, r3
 8008d22:	4770      	bx	lr
