
---------- Begin Simulation Statistics ----------
final_tick                               739004849000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 572310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855412                       # Number of bytes of host memory used
host_op_rate                                   632661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2752.01                       # Real time elapsed on the host
host_tick_rate                               46473729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000003                       # Number of instructions simulated
sim_ops                                    1741087481                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.127896                       # Number of seconds simulated
sim_ticks                                127896040500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   201                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       611801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1224220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.977777                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      38177364                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     38185850                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       935490                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     63297357                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       638363                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       641634                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         3271                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      73980185                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2116043                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        54801                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       147005832                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      151282992                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       934963                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         59790787                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     32422714                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls        52314                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     59459146                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500336075                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    537411016                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    247845307                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.168332                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.844086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    112581374     45.42%     45.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     35050429     14.14%     59.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     23309945      9.41%     68.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19906645      8.03%     77.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      4986618      2.01%     79.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6724507      2.71%     81.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      6971482      2.81%     84.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      5891593      2.38%     86.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     32422714     13.08%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    247845307                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1881177                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       366395447                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            98844719                       # Number of loads committed
system.switch_cpus_1.commit.membars             52113                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          108      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    257949787     48.00%     48.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      2918816      0.54%     48.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       192111      0.04%     48.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     35651637      6.63%     55.21% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp      5033444      0.94%     56.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      5627999      1.05%     57.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     34879555      6.49%     63.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     47311304      8.80%     72.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      4030410      0.75%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          241      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          262      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp          236      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          366      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98844719     18.39%     91.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     44970021      8.37%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    537411016                       # Class of committed instruction
system.switch_cpus_1.commit.refs            143814740                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       192422904                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           537074941                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.511584                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.511584                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    151707424                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          533                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     36103670                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    610419832                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       24729070                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        22919002                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       947223                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         2016                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     55470074                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          73980185                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        70320269                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           254043825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            594077369                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          925                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1895506                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.289220                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       780088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40931770                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.322501                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    255772796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.498346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.140326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      128727009     50.33%     50.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19271802      7.53%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13499374      5.28%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       10640795      4.16%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       12164013      4.76%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        8613766      3.37%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       11686054      4.57%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10384995      4.06%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       40784988     15.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    255772796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 19285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       987706                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       63482289                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              384327                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.256367                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          154509843                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         46570759                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       7616897                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    108620553                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        52779                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        11397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     47631590                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    596979915                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107939084                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1278573                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    577160714                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       569901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     10336362                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       947223                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     10930926                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       553580                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4816139                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         4077                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      2598631                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      9775819                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      2661566                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4077                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       499424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       488282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       668287961                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           573515921                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.578994                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       386934628                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.242118                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            574274636                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      531331213                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     283819931                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.954713                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.954713                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          128      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    279771068     48.37%     48.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      2920641      0.50%     48.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       192127      0.03%     48.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     40107272      6.93%     55.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp      5407950      0.93%     56.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      5629472      0.97%     57.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     36211589      6.26%     64.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     48824553      8.44%     72.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      4070294      0.70%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          268      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          291      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          256      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          389      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    108514058     18.76%     91.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     46788938      8.09%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    578439294                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9222226                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015943                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult        89369      0.97%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult      3411577     36.99%     37.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc      5720265     62.03%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc         1015      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    375660964                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1009689394                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    371522955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    429325764                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        596542809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       578439294                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        52779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     59520556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2792138                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     64971195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    255772796                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.261536                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.658572                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     65590898     25.64%     25.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     29585299     11.57%     37.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     33676417     13.17%     50.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     26179567     10.24%     60.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    100740615     39.39%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    255772796                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.261365                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    212000428                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    414976347                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    201992966                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    226794454                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     12550353                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      2174451                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    108620553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     47631590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     840667313                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    128712391                       # number of misc regfile writes
system.switch_cpus_1.numCycles              255792081                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      29492759                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    708558019                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     78395715                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       39565308                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       545886                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        14489                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1635591568                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    605229990                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    808689227                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        63299079                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     23149952                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       947223                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    111199152                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      100131049                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    553585763                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles     11269272                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       424317                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       209260740                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        52823                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    350970854                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          812183737                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1201672150                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      333359806                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     190463324                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       613280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       179513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1226904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         179513                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19505                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       605868                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5933                       # Transaction distribution
system.membus.trans_dist::ReadExReq            592914                       # Transaction distribution
system.membus.trans_dist::ReadExResp           592914                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19505                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1836639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1836639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     77970368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77970368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            612419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  612419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              612419                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3685707000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3184049250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 739004849000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             20614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1206793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          195005                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           593010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          593010                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1839825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1840528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     77708800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77731456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          788523                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38775552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1402147                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1222634     87.20%     87.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 179513     12.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1402147                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1214382000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         919912500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            523500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data         1205                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1205                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data         1205                       # number of overall hits
system.l2.overall_hits::total                    1205                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          349                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       612070                       # number of demand (read+write) misses
system.l2.demand_misses::total                 612419                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          349                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       612070                       # number of overall misses
system.l2.overall_misses::total                612419                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     28630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  68329014500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68357644500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     28630000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  68329014500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68357644500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       613275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               613624                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       613275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              613624                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.998035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998036                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.998035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998036                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82034.383954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 111635.947686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111619.078605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82034.383954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 111635.947686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111619.078605                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              605868                       # number of writebacks
system.l2.writebacks::total                    605868                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       612070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            612419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       612070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           612419                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     27932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  67104874500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67132806500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     27932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  67104874500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67132806500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.998035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998036                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.998035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998036                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80034.383954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 109635.947686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109619.078605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80034.383954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 109635.947686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109619.078605                       # average overall mshr miss latency
system.l2.replacements                         788523                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       600925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           600925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       600925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       600925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2791                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2791                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data           96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    96                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       592914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              592914                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  66847495000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   66847495000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       593010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            593010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.999838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 112743.998286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112743.998286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       592914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         592914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  65661667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65661667000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 110743.998286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110743.998286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     28630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82034.383954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82034.383954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     27932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80034.383954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80034.383954                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data         1109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        19156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   1481519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1481519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data        20265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.945275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.945275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 77339.710796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77339.710796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        19156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   1443207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1443207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.945275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.945275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 75339.710796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75339.710796                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                     1250116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    804907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.553119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3769.853361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       367.355646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   832.140787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    25.439698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 11389.210508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.230094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.022422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.050790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.695142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          562                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20418987                       # Number of tag accesses
system.l2.tags.data_accesses                 20418987                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     39172480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39194816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38775552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38775552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       612070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              612419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       605868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             605868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       174642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    306283759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306458400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       174642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           174642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303180238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303180238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303180238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       174642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    306283759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            609638639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    605868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    612070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006317437250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1592216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             569417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      612419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     605868                       # Number of write requests accepted
system.mem_ctrls.readBursts                    612419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   605868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39488                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35096066750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3062095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46578923000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     57307.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76057.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   547496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  264021                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                612419                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               605868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  173189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  191423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  68558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  43109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       406741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.690811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.718138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.634927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       203018     49.91%     49.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       126398     31.08%     80.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29570      7.27%     88.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8681      2.13%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5548      1.36%     91.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2445      0.60%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5102      1.25%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9085      2.23%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16894      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       406741                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.190725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.957362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.003810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            533      1.41%      1.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15         15248     40.31%     41.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         18448     48.77%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          3093      8.18%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           288      0.76%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            96      0.25%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            46      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            25      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            13      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             9      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.204747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            37529     99.22%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.01%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              243      0.64%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37824                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39194816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38773824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39194816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38775552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       306.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       303.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    303.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  128589498000                       # Total gap between requests
system.mem_ctrls.avgGap                     105549.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        22336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     39172480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38773824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 174641.841238235997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 306283758.643802583218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 303166727.041874289513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       612070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       605868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     16284000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  46562639000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3063014578250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     46659.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     76074.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5055580.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1448841660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            770073810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2180156160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1579159620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10095462000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13532479440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37716307680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67322480370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.384399                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97656019500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4270500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25969521000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1455303360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            773508285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2192515500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1583330400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10095462000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14186329860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37165696800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        67452146205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.398236                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96216024250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4270500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27409516250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000002239                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000297                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     70319782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1145322318                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000002239                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000297                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     70319782                       # number of overall hits
system.cpu.icache.overall_hits::total      1145322318                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          791                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          483                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          791                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          483                       # number of overall misses
system.cpu.icache.overall_misses::total          1274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     35812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     35812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35812500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     70320265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1145323592                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     70320265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1145323592                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 74145.962733                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28110.282575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 74145.962733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28110.282575                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1973                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.681818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          349                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     28982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     28982500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28982500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83044.412607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83044.412607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83044.412607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83044.412607                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000002239                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000297                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     70319782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1145322318                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          791                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          483                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     35812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     70320265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1145323592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 74145.962733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28110.282575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     28982500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28982500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83044.412607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83044.412607                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           795.213040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1145323458                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1140                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1004669.700000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   750.887749                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    44.325291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.183322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.194144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.277100                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4581295508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4581295508                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    355924955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     23514790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    141946475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        521386220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    356663030                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     23607476                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    142203165                       # number of overall hits
system.cpu.dcache.overall_hits::total       522473671                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        14634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4742853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4903960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       146478                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        14634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4742854                       # number of overall misses
system.cpu.dcache.overall_misses::total       4903966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1048545500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 426472567357                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 427521112857                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1048545500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 426472567357                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 427521112857                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    356071428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     23529424                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    146689328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    526290180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    356809508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     23622110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    146946019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    527377637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.032333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.032276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71651.325680                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 89918.993348                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87178.752041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71651.325680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 89918.974389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87178.645377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     31713665                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            554964                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.145445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       757621                       # number of writebacks
system.cpu.dcache.writebacks::total            757621                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      4129579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4129579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      4129579                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4129579                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        14634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       613274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        14634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       613275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       627909                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1041228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  69216792434                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70258020934                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1041228500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  69216875434                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70258103934                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004173                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001191                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71151.325680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 112864.384327                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111892.221367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71151.325680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 112864.335631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111892.175353                       # average overall mshr miss latency
system.cpu.dcache.replacements                 770291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    196368650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13910018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    101685564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       311964232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        43927                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data   3011327000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3011327000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    196370083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13910018                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101729491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    312009592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 68552.985635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66387.279541                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        23663                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23663                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        20264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   1505478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1505478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 74293.254047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74293.254047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    159556298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9604772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     40260911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      209421981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       145032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      4698926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4858592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1048545500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 423461240357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 424509785857                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    159701330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      9619406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     44959837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    214280573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.104514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71651.325680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 90118.729335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87373.005566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      4105916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4105916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       593010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       607644                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1041228500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  67711313934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  68752542434                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.013190                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71151.325680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 114182.415025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113146.089543                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       738075                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        92686                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       256690                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1087451                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       738080                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        92686                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       256691                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1087457                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000007                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data        83000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        83000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000004                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data        83000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1594677                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data        18230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data        52397                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1665304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data        83000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1594677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data        18230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data        52398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1665305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.000019                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1594677                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data        18230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data        52113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1665020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1594677                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data        18230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data        52113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1665020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4069.586613                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           526578382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            774387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            679.993830                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3147.551667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   234.912258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   687.122688                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.768445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.057352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.167755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1888                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1567                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4246438083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4246438083                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 739004849000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 560723711000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 178281138000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
