# FIFO
Implementation FIFO uses Simple Dual Port RAM with Verilog HDL
