<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/2DB7ED73-8E89-457A-A395-FAC12F929C1A"><gtr:id>2DB7ED73-8E89-457A-A395-FAC12F929C1A</gtr:id><gtr:name>University of Edinburgh</gtr:name><gtr:department>Sch of Informatics</gtr:department><gtr:address><gtr:line1>Old College</gtr:line1><gtr:line2>South Bridge</gtr:line2><gtr:line3>Mayfield Road</gtr:line3><gtr:line4>Edinburgh</gtr:line4><gtr:postCode>EH8 9YL</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/2DB7ED73-8E89-457A-A395-FAC12F929C1A"><gtr:id>2DB7ED73-8E89-457A-A395-FAC12F929C1A</gtr:id><gtr:name>University of Edinburgh</gtr:name><gtr:address><gtr:line1>Old College</gtr:line1><gtr:line2>South Bridge</gtr:line2><gtr:line3>Mayfield Road</gtr:line3><gtr:line4>Edinburgh</gtr:line4><gtr:postCode>EH8 9YL</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1A8576D6-5D3A-472C-AB9E-D8FB8C9B9C36"><gtr:id>1A8576D6-5D3A-472C-AB9E-D8FB8C9B9C36</gtr:id><gtr:name>FTL Systems</gtr:name><gtr:address><gtr:line1>FTL Systems</gtr:line1><gtr:line2>2 Venture Road</gtr:line2><gtr:line3>Chilworth Science Park</gtr:line3><gtr:line4>Southampton</gtr:line4><gtr:postCode>SO16 7NP</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/57BE5212-2A48-4D09-AB6C-FA364FAAA83B"><gtr:id>57BE5212-2A48-4D09-AB6C-FA364FAAA83B</gtr:id><gtr:firstName>Aristides</gtr:firstName><gtr:surname>Efthymiou</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FD054400%2F1"><gtr:id>B6E7ED91-D4ED-40BF-B67F-4FAC749904AD</gtr:id><gtr:title>SElf-timed DATapath synthEsis (SEDATE)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D054400/1</gtr:grantReference><gtr:abstractText>Designing chips in deep-sub micron technologies is becoming increasing difficult. Parameter variations in fabrication processes mean that pre-determining a safe operating clock-rate is often over cautious. Self-timed circuits eliminate the global controlling clock in favour of circuits which are self-timed and which operate in response the availability of valid data. In the past, the design of such circuits has been difficult but in the last 10 years, great advances have been made in tools for the automatic synthesis of self-timed circuits. However, these automatic tools are best suited to control circuits or to low performance systems.This work will develop novel algorithms for the automatic synthesis of self-timed datapaths and will embed these tools in a framework that will allow a designer to choose from a variety of self-timed implementation design styles. A designer will be able choose from a range of implementations / from those that are completely insensitive to delays within components to those which are aggressively-timed using relative timing constraints based on actual layout parameters. Design-for-test techniques and relative timing constraints will be fully exploited by incorporating them into the datapath architecture. The focus of the proposed research will be the automated generation of self-timed datapath structures such as pipelines and low-latency combinational blocks targeted at standard cell libraries.</gtr:abstractText><gtr:fund><gtr:end>2009-11-15</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-09-16</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>193466</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/84F706CE-6F80-4867-9AE3-6DD8CC3B39C9"><gtr:id>84F706CE-6F80-4867-9AE3-6DD8CC3B39C9</gtr:id><gtr:title>BIST for strongly-indicating asynchronous circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/eb3876b551df3a903697d39f1b876022"><gtr:id>eb3876b551df3a903697d39f1b876022</gtr:id><gtr:otherNames>Koppad D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4577-0237-2</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/313E4606-79C4-44B9-B314-37C0CA144614"><gtr:id>313E4606-79C4-44B9-B314-37C0CA144614</gtr:id><gtr:title>Initialization-Based Test Pattern Generation for Asynchronous Circuits</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/93e3bea379ea3fc55c8ae09123ceb078"><gtr:id>93e3bea379ea3fc55c8ae09123ceb078</gtr:id><gtr:otherNames>Efthymiou A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C4F6E8D0-C47F-4C1F-A4EB-8C0304FC9587"><gtr:id>C4F6E8D0-C47F-4C1F-A4EB-8C0304FC9587</gtr:id><gtr:title>Redundancy and Test-Pattern Generation for Asynchronous Quasi-Delay-Insensitive Combinational Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/93e3bea379ea3fc55c8ae09123ceb078"><gtr:id>93e3bea379ea3fc55c8ae09123ceb078</gtr:id><gtr:otherNames>Efthymiou A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:isbn>1-4244-1161-0</gtr:isbn></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D054400/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>