// Seed: 1555273101
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input  tri0 id_2,
    output wand id_3,
    output tri  id_4,
    input  tri  id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
  tri1 id_6 = 1'b0;
  wire id_7;
  assign id_3 = id_1;
  tri id_8 = 1;
  id_9(
      .id_0(id_2 < id_0), .id_1(1), .id_2(id_2), .id_3(1), .id_4(1)
  );
  wire id_10;
endmodule
