-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2 is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM10_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM10_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM10_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM10_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM10_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM10_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM10_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM10_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM4_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM4_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM5_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM5_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM5_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM5_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM5_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM5_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM5_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM5_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM6_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM6_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM6_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM6_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM6_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM6_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM6_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM6_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM7_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM7_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM7_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM7_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM7_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM7_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM7_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM7_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM8_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM8_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM8_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM8_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM8_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM8_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM8_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM8_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM9_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM9_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM9_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM9_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM9_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM9_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM9_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM9_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM10_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM10_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM10_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM3_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM4_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM4_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM4_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM5_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM5_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM5_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM6_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM6_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM6_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM7_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM7_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM7_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM8_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM8_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM8_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM9_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM9_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM9_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem10_AWVALID : OUT STD_LOGIC;
    m_axi_gmem10_AWREADY : IN STD_LOGIC;
    m_axi_gmem10_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ADDR_WIDTH-1 downto 0);
    m_axi_gmem10_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ID_WIDTH-1 downto 0);
    m_axi_gmem10_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem10_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem10_WVALID : OUT STD_LOGIC;
    m_axi_gmem10_WREADY : IN STD_LOGIC;
    m_axi_gmem10_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_DATA_WIDTH-1 downto 0);
    m_axi_gmem10_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem10_WLAST : OUT STD_LOGIC;
    m_axi_gmem10_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ID_WIDTH-1 downto 0);
    m_axi_gmem10_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_WUSER_WIDTH-1 downto 0);
    m_axi_gmem10_ARVALID : OUT STD_LOGIC;
    m_axi_gmem10_ARREADY : IN STD_LOGIC;
    m_axi_gmem10_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ADDR_WIDTH-1 downto 0);
    m_axi_gmem10_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ID_WIDTH-1 downto 0);
    m_axi_gmem10_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem10_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem10_RVALID : IN STD_LOGIC;
    m_axi_gmem10_RREADY : OUT STD_LOGIC;
    m_axi_gmem10_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM10_DATA_WIDTH-1 downto 0);
    m_axi_gmem10_RLAST : IN STD_LOGIC;
    m_axi_gmem10_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ID_WIDTH-1 downto 0);
    m_axi_gmem10_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM10_RUSER_WIDTH-1 downto 0);
    m_axi_gmem10_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BVALID : IN STD_LOGIC;
    m_axi_gmem10_BREADY : OUT STD_LOGIC;
    m_axi_gmem10_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM10_ID_WIDTH-1 downto 0);
    m_axi_gmem10_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM10_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_WUSER_WIDTH-1 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_RUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_BUSER_WIDTH-1 downto 0);
    m_axi_gmem4_AWVALID : OUT STD_LOGIC;
    m_axi_gmem4_AWREADY : IN STD_LOGIC;
    m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ADDR_WIDTH-1 downto 0);
    m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem4_WVALID : OUT STD_LOGIC;
    m_axi_gmem4_WREADY : IN STD_LOGIC;
    m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_DATA_WIDTH-1 downto 0);
    m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem4_WLAST : OUT STD_LOGIC;
    m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_WUSER_WIDTH-1 downto 0);
    m_axi_gmem4_ARVALID : OUT STD_LOGIC;
    m_axi_gmem4_ARREADY : IN STD_LOGIC;
    m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ADDR_WIDTH-1 downto 0);
    m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem4_RVALID : IN STD_LOGIC;
    m_axi_gmem4_RREADY : OUT STD_LOGIC;
    m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_DATA_WIDTH-1 downto 0);
    m_axi_gmem4_RLAST : IN STD_LOGIC;
    m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_RUSER_WIDTH-1 downto 0);
    m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BVALID : IN STD_LOGIC;
    m_axi_gmem4_BREADY : OUT STD_LOGIC;
    m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_BUSER_WIDTH-1 downto 0);
    m_axi_gmem5_AWVALID : OUT STD_LOGIC;
    m_axi_gmem5_AWREADY : IN STD_LOGIC;
    m_axi_gmem5_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ADDR_WIDTH-1 downto 0);
    m_axi_gmem5_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ID_WIDTH-1 downto 0);
    m_axi_gmem5_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem5_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem5_WVALID : OUT STD_LOGIC;
    m_axi_gmem5_WREADY : IN STD_LOGIC;
    m_axi_gmem5_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_DATA_WIDTH-1 downto 0);
    m_axi_gmem5_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem5_WLAST : OUT STD_LOGIC;
    m_axi_gmem5_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ID_WIDTH-1 downto 0);
    m_axi_gmem5_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_WUSER_WIDTH-1 downto 0);
    m_axi_gmem5_ARVALID : OUT STD_LOGIC;
    m_axi_gmem5_ARREADY : IN STD_LOGIC;
    m_axi_gmem5_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ADDR_WIDTH-1 downto 0);
    m_axi_gmem5_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ID_WIDTH-1 downto 0);
    m_axi_gmem5_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem5_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem5_RVALID : IN STD_LOGIC;
    m_axi_gmem5_RREADY : OUT STD_LOGIC;
    m_axi_gmem5_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM5_DATA_WIDTH-1 downto 0);
    m_axi_gmem5_RLAST : IN STD_LOGIC;
    m_axi_gmem5_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ID_WIDTH-1 downto 0);
    m_axi_gmem5_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM5_RUSER_WIDTH-1 downto 0);
    m_axi_gmem5_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_BVALID : IN STD_LOGIC;
    m_axi_gmem5_BREADY : OUT STD_LOGIC;
    m_axi_gmem5_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM5_ID_WIDTH-1 downto 0);
    m_axi_gmem5_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM5_BUSER_WIDTH-1 downto 0);
    m_axi_gmem6_AWVALID : OUT STD_LOGIC;
    m_axi_gmem6_AWREADY : IN STD_LOGIC;
    m_axi_gmem6_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ADDR_WIDTH-1 downto 0);
    m_axi_gmem6_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ID_WIDTH-1 downto 0);
    m_axi_gmem6_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem6_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem6_WVALID : OUT STD_LOGIC;
    m_axi_gmem6_WREADY : IN STD_LOGIC;
    m_axi_gmem6_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_DATA_WIDTH-1 downto 0);
    m_axi_gmem6_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem6_WLAST : OUT STD_LOGIC;
    m_axi_gmem6_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ID_WIDTH-1 downto 0);
    m_axi_gmem6_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_WUSER_WIDTH-1 downto 0);
    m_axi_gmem6_ARVALID : OUT STD_LOGIC;
    m_axi_gmem6_ARREADY : IN STD_LOGIC;
    m_axi_gmem6_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ADDR_WIDTH-1 downto 0);
    m_axi_gmem6_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ID_WIDTH-1 downto 0);
    m_axi_gmem6_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem6_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem6_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem6_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem6_RVALID : IN STD_LOGIC;
    m_axi_gmem6_RREADY : OUT STD_LOGIC;
    m_axi_gmem6_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM6_DATA_WIDTH-1 downto 0);
    m_axi_gmem6_RLAST : IN STD_LOGIC;
    m_axi_gmem6_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ID_WIDTH-1 downto 0);
    m_axi_gmem6_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM6_RUSER_WIDTH-1 downto 0);
    m_axi_gmem6_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_BVALID : IN STD_LOGIC;
    m_axi_gmem6_BREADY : OUT STD_LOGIC;
    m_axi_gmem6_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem6_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM6_ID_WIDTH-1 downto 0);
    m_axi_gmem6_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM6_BUSER_WIDTH-1 downto 0);
    m_axi_gmem7_AWVALID : OUT STD_LOGIC;
    m_axi_gmem7_AWREADY : IN STD_LOGIC;
    m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ADDR_WIDTH-1 downto 0);
    m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ID_WIDTH-1 downto 0);
    m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem7_WVALID : OUT STD_LOGIC;
    m_axi_gmem7_WREADY : IN STD_LOGIC;
    m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_DATA_WIDTH-1 downto 0);
    m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem7_WLAST : OUT STD_LOGIC;
    m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ID_WIDTH-1 downto 0);
    m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_WUSER_WIDTH-1 downto 0);
    m_axi_gmem7_ARVALID : OUT STD_LOGIC;
    m_axi_gmem7_ARREADY : IN STD_LOGIC;
    m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ADDR_WIDTH-1 downto 0);
    m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ID_WIDTH-1 downto 0);
    m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem7_RVALID : IN STD_LOGIC;
    m_axi_gmem7_RREADY : OUT STD_LOGIC;
    m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM7_DATA_WIDTH-1 downto 0);
    m_axi_gmem7_RLAST : IN STD_LOGIC;
    m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ID_WIDTH-1 downto 0);
    m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM7_RUSER_WIDTH-1 downto 0);
    m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BVALID : IN STD_LOGIC;
    m_axi_gmem7_BREADY : OUT STD_LOGIC;
    m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM7_ID_WIDTH-1 downto 0);
    m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM7_BUSER_WIDTH-1 downto 0);
    m_axi_gmem8_AWVALID : OUT STD_LOGIC;
    m_axi_gmem8_AWREADY : IN STD_LOGIC;
    m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ADDR_WIDTH-1 downto 0);
    m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ID_WIDTH-1 downto 0);
    m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem8_WVALID : OUT STD_LOGIC;
    m_axi_gmem8_WREADY : IN STD_LOGIC;
    m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_DATA_WIDTH-1 downto 0);
    m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem8_WLAST : OUT STD_LOGIC;
    m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ID_WIDTH-1 downto 0);
    m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_WUSER_WIDTH-1 downto 0);
    m_axi_gmem8_ARVALID : OUT STD_LOGIC;
    m_axi_gmem8_ARREADY : IN STD_LOGIC;
    m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ADDR_WIDTH-1 downto 0);
    m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ID_WIDTH-1 downto 0);
    m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem8_RVALID : IN STD_LOGIC;
    m_axi_gmem8_RREADY : OUT STD_LOGIC;
    m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM8_DATA_WIDTH-1 downto 0);
    m_axi_gmem8_RLAST : IN STD_LOGIC;
    m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ID_WIDTH-1 downto 0);
    m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM8_RUSER_WIDTH-1 downto 0);
    m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BVALID : IN STD_LOGIC;
    m_axi_gmem8_BREADY : OUT STD_LOGIC;
    m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM8_ID_WIDTH-1 downto 0);
    m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM8_BUSER_WIDTH-1 downto 0);
    m_axi_gmem9_AWVALID : OUT STD_LOGIC;
    m_axi_gmem9_AWREADY : IN STD_LOGIC;
    m_axi_gmem9_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ADDR_WIDTH-1 downto 0);
    m_axi_gmem9_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ID_WIDTH-1 downto 0);
    m_axi_gmem9_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem9_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem9_WVALID : OUT STD_LOGIC;
    m_axi_gmem9_WREADY : IN STD_LOGIC;
    m_axi_gmem9_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_DATA_WIDTH-1 downto 0);
    m_axi_gmem9_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem9_WLAST : OUT STD_LOGIC;
    m_axi_gmem9_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ID_WIDTH-1 downto 0);
    m_axi_gmem9_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_WUSER_WIDTH-1 downto 0);
    m_axi_gmem9_ARVALID : OUT STD_LOGIC;
    m_axi_gmem9_ARREADY : IN STD_LOGIC;
    m_axi_gmem9_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ADDR_WIDTH-1 downto 0);
    m_axi_gmem9_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ID_WIDTH-1 downto 0);
    m_axi_gmem9_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem9_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem9_RVALID : IN STD_LOGIC;
    m_axi_gmem9_RREADY : OUT STD_LOGIC;
    m_axi_gmem9_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM9_DATA_WIDTH-1 downto 0);
    m_axi_gmem9_RLAST : IN STD_LOGIC;
    m_axi_gmem9_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ID_WIDTH-1 downto 0);
    m_axi_gmem9_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM9_RUSER_WIDTH-1 downto 0);
    m_axi_gmem9_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_BVALID : IN STD_LOGIC;
    m_axi_gmem9_BREADY : OUT STD_LOGIC;
    m_axi_gmem9_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM9_ID_WIDTH-1 downto 0);
    m_axi_gmem9_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM9_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of Infeasi_Res_S2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Infeasi_Res_S2_Infeasi_Res_S2,hls_ip_2024_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.509000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=1452,HLS_SYN_DSP=0,HLS_SYN_FF=176798,HLS_SYN_LUT=182579,HLS_VERSION=2024_1_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal y : STD_LOGIC_VECTOR (63 downto 0);
    signal dSlackPos : STD_LOGIC_VECTOR (63 downto 0);
    signal dSlackNeg : STD_LOGIC_VECTOR (63 downto 0);
    signal aty : STD_LOGIC_VECTOR (63 downto 0);
    signal colScale0 : STD_LOGIC_VECTOR (63 downto 0);
    signal x : STD_LOGIC_VECTOR (63 downto 0);
    signal ax : STD_LOGIC_VECTOR (63 downto 0);
    signal colScale1 : STD_LOGIC_VECTOR (63 downto 0);
    signal rowScale : STD_LOGIC_VECTOR (63 downto 0);
    signal hasLower : STD_LOGIC_VECTOR (63 downto 0);
    signal hasUpper : STD_LOGIC_VECTOR (63 downto 0);
    signal nRows : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols : STD_LOGIC_VECTOR (31 downto 0);
    signal problem_nEqs : STD_LOGIC_VECTOR (31 downto 0);
    signal ifScaled : STD_LOGIC_VECTOR (31 downto 0);
    signal inverse_dScale : STD_LOGIC_VECTOR (63 downto 0);
    signal inverse_pScale : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem0_RLAST : STD_LOGIC;
    signal gmem0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem1_RLAST : STD_LOGIC;
    signal gmem1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem10_AWREADY : STD_LOGIC;
    signal gmem10_WREADY : STD_LOGIC;
    signal gmem10_ARREADY : STD_LOGIC;
    signal gmem10_RVALID : STD_LOGIC;
    signal gmem10_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem10_RLAST : STD_LOGIC;
    signal gmem10_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem10_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem10_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem10_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem10_BVALID : STD_LOGIC;
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem2_RLAST : STD_LOGIC;
    signal gmem2_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem2_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem3_AWREADY : STD_LOGIC;
    signal gmem3_WREADY : STD_LOGIC;
    signal gmem3_ARREADY : STD_LOGIC;
    signal gmem3_RVALID : STD_LOGIC;
    signal gmem3_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem3_RLAST : STD_LOGIC;
    signal gmem3_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem3_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem3_BVALID : STD_LOGIC;
    signal gmem4_AWREADY : STD_LOGIC;
    signal gmem4_WREADY : STD_LOGIC;
    signal gmem4_ARREADY : STD_LOGIC;
    signal gmem4_RVALID : STD_LOGIC;
    signal gmem4_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem4_RLAST : STD_LOGIC;
    signal gmem4_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem4_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem4_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem4_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem4_BVALID : STD_LOGIC;
    signal gmem5_AWREADY : STD_LOGIC;
    signal gmem5_WREADY : STD_LOGIC;
    signal gmem5_ARREADY : STD_LOGIC;
    signal gmem5_RVALID : STD_LOGIC;
    signal gmem5_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem5_RLAST : STD_LOGIC;
    signal gmem5_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem5_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem5_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem5_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem5_BVALID : STD_LOGIC;
    signal gmem6_AWREADY : STD_LOGIC;
    signal gmem6_WREADY : STD_LOGIC;
    signal gmem6_ARREADY : STD_LOGIC;
    signal gmem6_RVALID : STD_LOGIC;
    signal gmem6_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem6_RLAST : STD_LOGIC;
    signal gmem6_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem6_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem6_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem6_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem6_BVALID : STD_LOGIC;
    signal gmem7_AWREADY : STD_LOGIC;
    signal gmem7_WREADY : STD_LOGIC;
    signal gmem7_ARREADY : STD_LOGIC;
    signal gmem7_RVALID : STD_LOGIC;
    signal gmem7_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem7_RLAST : STD_LOGIC;
    signal gmem7_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem7_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem7_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem7_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem7_BVALID : STD_LOGIC;
    signal gmem8_AWREADY : STD_LOGIC;
    signal gmem8_WREADY : STD_LOGIC;
    signal gmem8_ARREADY : STD_LOGIC;
    signal gmem8_RVALID : STD_LOGIC;
    signal gmem8_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem8_RLAST : STD_LOGIC;
    signal gmem8_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem8_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem8_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem8_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem8_BVALID : STD_LOGIC;
    signal gmem9_AWREADY : STD_LOGIC;
    signal gmem9_WREADY : STD_LOGIC;
    signal gmem9_ARREADY : STD_LOGIC;
    signal gmem9_RVALID : STD_LOGIC;
    signal gmem9_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem9_RLAST : STD_LOGIC;
    signal gmem9_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem9_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem9_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem9_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem9_BVALID : STD_LOGIC;
    signal Block_entry_split_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_split_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_split_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_split_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_split_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_split_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_nCols_assign_out_tmp_channel : STD_LOGIC;
    signal nCols_assign_out_tmp_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_nCols_assign_out_tmp_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_nCols_assign_out_tmp_channel : STD_LOGIC;
    signal ap_channel_done_nRows_assign_out_tmp_channel : STD_LOGIC;
    signal nRows_assign_out_tmp_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_nRows_assign_out_tmp_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_nRows_assign_out_tmp_channel : STD_LOGIC;
    signal Process_N_U0_ap_start : STD_LOGIC;
    signal Process_N_U0_ap_done : STD_LOGIC;
    signal Process_N_U0_ap_continue : STD_LOGIC;
    signal Process_N_U0_ap_idle : STD_LOGIC;
    signal Process_N_U0_ap_ready : STD_LOGIC;
    signal Process_N_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Process_N_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Process_N_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Process_N_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_nCols_assign_c_channel : STD_LOGIC;
    signal nCols_assign_c_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_nCols_assign_c_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_nCols_assign_c_channel : STD_LOGIC;
    signal ap_channel_done_nRows_assign_c_channel : STD_LOGIC;
    signal nRows_assign_c_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_nRows_assign_c_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_nRows_assign_c_channel : STD_LOGIC;
    signal ap_channel_done_nRows_assign_c2_channel : STD_LOGIC;
    signal nRows_assign_c2_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_nRows_assign_c2_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_nRows_assign_c2_channel : STD_LOGIC;
    signal ap_channel_done_nCols_assign_c3_channel : STD_LOGIC;
    signal nCols_assign_c3_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_nCols_assign_c3_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_nCols_assign_c3_channel : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_ap_start : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_start_out : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_start_write : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WLAST : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_RREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_BREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WLAST : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARVALID : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_RREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_BREADY : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_write : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_ap_done : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_ap_ready : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_ap_idle : STD_LOGIC;
    signal Compute_Primal_Infeasibility_stage2_U0_ap_continue : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WLAST : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_RREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_BREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WLAST : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_RREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_BREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WLAST : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_RREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_BREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WLAST : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_RREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_BREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WLAST : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_RREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_BREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WLAST : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARVALID : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_RREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_BREADY : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_write : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_ap_start : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_ap_done : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_ap_ready : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_ap_idle : STD_LOGIC;
    signal Compute_Dual_Infeasibility_stage2_U0_ap_continue : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_start : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_done : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_continue : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_idle : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_ready : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_read : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val_ap_vld : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_read : STD_LOGIC;
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val_ap_vld : STD_LOGIC;
    signal nRows_assign_out_tmp_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nRows_assign_out_tmp_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_out_tmp_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_out_tmp_channel_empty_n : STD_LOGIC;
    signal nCols_assign_out_tmp_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_out_tmp_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_out_tmp_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_out_tmp_channel_empty_n : STD_LOGIC;
    signal nCols_assign_c3_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c3_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c3_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c3_channel_empty_n : STD_LOGIC;
    signal nRows_assign_c2_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nRows_assign_c2_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c2_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c2_channel_empty_n : STD_LOGIC;
    signal nRows_assign_c_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nRows_assign_c_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c_channel_empty_n : STD_LOGIC;
    signal nCols_assign_c_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_channel_empty_n : STD_LOGIC;
    signal dPrimalInfeasRes_full_n : STD_LOGIC;
    signal dPrimalInfeasRes_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal dPrimalInfeasRes_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dPrimalInfeasRes_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dPrimalInfeasRes_empty_n : STD_LOGIC;
    signal dDualInfeasRes_full_n : STD_LOGIC;
    signal dDualInfeasRes_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal dDualInfeasRes_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dDualInfeasRes_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dDualInfeasRes_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry_split_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready : STD_LOGIC;
    signal start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_full_n : STD_LOGIC;
    signal start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_Block_entry_split_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        nRows : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_Process_N IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2 IS
    port (
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        y : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dSlackPos : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dSlackNeg : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        aty : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_AWVALID : OUT STD_LOGIC;
        m_axi_gmem4_AWREADY : IN STD_LOGIC;
        m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WVALID : OUT STD_LOGIC;
        m_axi_gmem4_WREADY : IN STD_LOGIC;
        m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_WLAST : OUT STD_LOGIC;
        m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARVALID : OUT STD_LOGIC;
        m_axi_gmem4_ARREADY : IN STD_LOGIC;
        m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RVALID : IN STD_LOGIC;
        m_axi_gmem4_RREADY : OUT STD_LOGIC;
        m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_RLAST : IN STD_LOGIC;
        m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BVALID : IN STD_LOGIC;
        m_axi_gmem4_BREADY : OUT STD_LOGIC;
        m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        colScale0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_full_n : IN STD_LOGIC;
        dPrimalInfeasRes_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
        inverse_dScale : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        inverse_dScale_ap_vld : IN STD_LOGIC;
        y_ap_vld : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        dSlackPos_ap_vld : IN STD_LOGIC;
        p_read1_ap_vld : IN STD_LOGIC;
        dSlackNeg_ap_vld : IN STD_LOGIC;
        aty_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        colScale0_ap_vld : IN STD_LOGIC;
        ifScaled_ap_vld : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2 IS
    port (
        m_axi_gmem5_AWVALID : OUT STD_LOGIC;
        m_axi_gmem5_AWREADY : IN STD_LOGIC;
        m_axi_gmem5_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem5_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_WVALID : OUT STD_LOGIC;
        m_axi_gmem5_WREADY : IN STD_LOGIC;
        m_axi_gmem5_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem5_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_WLAST : OUT STD_LOGIC;
        m_axi_gmem5_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_ARVALID : OUT STD_LOGIC;
        m_axi_gmem5_ARREADY : IN STD_LOGIC;
        m_axi_gmem5_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem5_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RVALID : IN STD_LOGIC;
        m_axi_gmem5_RREADY : OUT STD_LOGIC;
        m_axi_gmem5_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem5_RLAST : IN STD_LOGIC;
        m_axi_gmem5_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem5_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_BVALID : IN STD_LOGIC;
        m_axi_gmem5_BREADY : OUT STD_LOGIC;
        m_axi_gmem5_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem6_AWVALID : OUT STD_LOGIC;
        m_axi_gmem6_AWREADY : IN STD_LOGIC;
        m_axi_gmem6_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem6_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem6_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_WVALID : OUT STD_LOGIC;
        m_axi_gmem6_WREADY : IN STD_LOGIC;
        m_axi_gmem6_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem6_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem6_WLAST : OUT STD_LOGIC;
        m_axi_gmem6_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_ARVALID : OUT STD_LOGIC;
        m_axi_gmem6_ARREADY : IN STD_LOGIC;
        m_axi_gmem6_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem6_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem6_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem6_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem6_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_RVALID : IN STD_LOGIC;
        m_axi_gmem6_RREADY : OUT STD_LOGIC;
        m_axi_gmem6_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem6_RLAST : IN STD_LOGIC;
        m_axi_gmem6_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem6_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_BVALID : IN STD_LOGIC;
        m_axi_gmem6_BREADY : OUT STD_LOGIC;
        m_axi_gmem6_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem6_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem6_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ax : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_AWVALID : OUT STD_LOGIC;
        m_axi_gmem8_AWREADY : IN STD_LOGIC;
        m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WVALID : OUT STD_LOGIC;
        m_axi_gmem8_WREADY : IN STD_LOGIC;
        m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_WLAST : OUT STD_LOGIC;
        m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARVALID : OUT STD_LOGIC;
        m_axi_gmem8_ARREADY : IN STD_LOGIC;
        m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RVALID : IN STD_LOGIC;
        m_axi_gmem8_RREADY : OUT STD_LOGIC;
        m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_RLAST : IN STD_LOGIC;
        m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BVALID : IN STD_LOGIC;
        m_axi_gmem8_BREADY : OUT STD_LOGIC;
        m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        rowScale : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_AWVALID : OUT STD_LOGIC;
        m_axi_gmem7_AWREADY : IN STD_LOGIC;
        m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WVALID : OUT STD_LOGIC;
        m_axi_gmem7_WREADY : IN STD_LOGIC;
        m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_WLAST : OUT STD_LOGIC;
        m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARVALID : OUT STD_LOGIC;
        m_axi_gmem7_ARREADY : IN STD_LOGIC;
        m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RVALID : IN STD_LOGIC;
        m_axi_gmem7_RREADY : OUT STD_LOGIC;
        m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_RLAST : IN STD_LOGIC;
        m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BVALID : IN STD_LOGIC;
        m_axi_gmem7_BREADY : OUT STD_LOGIC;
        m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        colScale1 : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_AWVALID : OUT STD_LOGIC;
        m_axi_gmem9_AWREADY : IN STD_LOGIC;
        m_axi_gmem9_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem9_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_WVALID : OUT STD_LOGIC;
        m_axi_gmem9_WREADY : IN STD_LOGIC;
        m_axi_gmem9_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem9_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_WLAST : OUT STD_LOGIC;
        m_axi_gmem9_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_ARVALID : OUT STD_LOGIC;
        m_axi_gmem9_ARREADY : IN STD_LOGIC;
        m_axi_gmem9_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem9_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RVALID : IN STD_LOGIC;
        m_axi_gmem9_RREADY : OUT STD_LOGIC;
        m_axi_gmem9_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem9_RLAST : IN STD_LOGIC;
        m_axi_gmem9_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem9_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_BVALID : IN STD_LOGIC;
        m_axi_gmem9_BREADY : OUT STD_LOGIC;
        m_axi_gmem9_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        hasLower : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_AWVALID : OUT STD_LOGIC;
        m_axi_gmem10_AWREADY : IN STD_LOGIC;
        m_axi_gmem10_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem10_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_WVALID : OUT STD_LOGIC;
        m_axi_gmem10_WREADY : IN STD_LOGIC;
        m_axi_gmem10_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem10_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_WLAST : OUT STD_LOGIC;
        m_axi_gmem10_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_ARVALID : OUT STD_LOGIC;
        m_axi_gmem10_ARREADY : IN STD_LOGIC;
        m_axi_gmem10_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem10_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RVALID : IN STD_LOGIC;
        m_axi_gmem10_RREADY : OUT STD_LOGIC;
        m_axi_gmem10_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem10_RLAST : IN STD_LOGIC;
        m_axi_gmem10_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem10_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_BVALID : IN STD_LOGIC;
        m_axi_gmem10_BREADY : OUT STD_LOGIC;
        m_axi_gmem10_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        hasUpper : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
        problem_nEqs : IN STD_LOGIC_VECTOR (31 downto 0);
        inverse_pScale : IN STD_LOGIC_VECTOR (63 downto 0);
        dDualInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dDualInfeasRes_full_n : IN STD_LOGIC;
        dDualInfeasRes_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        inverse_pScale_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        x_ap_vld : IN STD_LOGIC;
        p_read1_ap_vld : IN STD_LOGIC;
        ax_ap_vld : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        rowScale_ap_vld : IN STD_LOGIC;
        problem_nEqs_ap_vld : IN STD_LOGIC;
        ifScaled_ap_vld : IN STD_LOGIC;
        hasLower_ap_vld : IN STD_LOGIC;
        hasUpper_ap_vld : IN STD_LOGIC;
        colScale1_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_Block_entry_split_split_split_split_split_split_split_split_split_proc1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dPrimalInfeasRes_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_empty_n : IN STD_LOGIC;
        dPrimalInfeasRes_read : OUT STD_LOGIC;
        dPrimalInfeasRes_val : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_val_ap_vld : OUT STD_LOGIC;
        dDualInfeasRes_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        dDualInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dDualInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dDualInfeasRes_empty_n : IN STD_LOGIC;
        dDualInfeasRes_read : OUT STD_LOGIC;
        dDualInfeasRes_val : OUT STD_LOGIC_VECTOR (63 downto 0);
        dDualInfeasRes_val_ap_vld : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w32_d2_S_x4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w64_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_Block_entry_split_split_split_split_split_split_split_split_split_pbkb IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        y : OUT STD_LOGIC_VECTOR (63 downto 0);
        dSlackPos : OUT STD_LOGIC_VECTOR (63 downto 0);
        dSlackNeg : OUT STD_LOGIC_VECTOR (63 downto 0);
        aty : OUT STD_LOGIC_VECTOR (63 downto 0);
        colScale0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        x : OUT STD_LOGIC_VECTOR (63 downto 0);
        ax : OUT STD_LOGIC_VECTOR (63 downto 0);
        colScale1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        rowScale : OUT STD_LOGIC_VECTOR (63 downto 0);
        hasLower : OUT STD_LOGIC_VECTOR (63 downto 0);
        hasUpper : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_val : IN STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_val_ap_vld : IN STD_LOGIC;
        dDualInfeasRes_val : IN STD_LOGIC_VECTOR (63 downto 0);
        dDualInfeasRes_val_ap_vld : IN STD_LOGIC;
        nRows : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols : OUT STD_LOGIC_VECTOR (31 downto 0);
        problem_nEqs : OUT STD_LOGIC_VECTOR (31 downto 0);
        ifScaled : OUT STD_LOGIC_VECTOR (31 downto 0);
        inverse_dScale : OUT STD_LOGIC_VECTOR (63 downto 0);
        inverse_pScale : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem10_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem4_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem5_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem6_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem7_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem8_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_gmem9_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component Infeasi_Res_S2_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        y => y,
        dSlackPos => dSlackPos,
        dSlackNeg => dSlackNeg,
        aty => aty,
        colScale0 => colScale0,
        x => x,
        ax => ax,
        colScale1 => colScale1,
        rowScale => rowScale,
        hasLower => hasLower,
        hasUpper => hasUpper,
        dPrimalInfeasRes_val => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val,
        dPrimalInfeasRes_val_ap_vld => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val_ap_vld,
        dDualInfeasRes_val => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val,
        dDualInfeasRes_val_ap_vld => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val_ap_vld,
        nRows => nRows,
        nCols => nCols,
        problem_nEqs => problem_nEqs,
        ifScaled => ifScaled,
        inverse_dScale => inverse_dScale,
        inverse_pScale => inverse_pScale,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component Infeasi_Res_S2_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARVALID,
        I_CH0_ARREADY => gmem0_ARREADY,
        I_CH0_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARADDR,
        I_CH0_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLEN,
        I_CH0_RVALID => gmem0_RVALID,
        I_CH0_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_RREADY,
        I_CH0_RDATA => gmem0_RDATA,
        I_CH0_RFIFONUM => gmem0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem0_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component Infeasi_Res_S2_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARVALID,
        I_CH0_ARREADY => gmem1_ARREADY,
        I_CH0_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARADDR,
        I_CH0_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLEN,
        I_CH0_RVALID => gmem1_RVALID,
        I_CH0_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_RREADY,
        I_CH0_RDATA => gmem1_RDATA,
        I_CH0_RFIFONUM => gmem1_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem1_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem1_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem1_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem10_m_axi_U : component Infeasi_Res_S2_gmem10_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM10_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM10_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM10_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM10_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM10_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM10_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM10_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM10_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM10_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM10_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM10_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem10_AWVALID,
        AWREADY => m_axi_gmem10_AWREADY,
        AWADDR => m_axi_gmem10_AWADDR,
        AWID => m_axi_gmem10_AWID,
        AWLEN => m_axi_gmem10_AWLEN,
        AWSIZE => m_axi_gmem10_AWSIZE,
        AWBURST => m_axi_gmem10_AWBURST,
        AWLOCK => m_axi_gmem10_AWLOCK,
        AWCACHE => m_axi_gmem10_AWCACHE,
        AWPROT => m_axi_gmem10_AWPROT,
        AWQOS => m_axi_gmem10_AWQOS,
        AWREGION => m_axi_gmem10_AWREGION,
        AWUSER => m_axi_gmem10_AWUSER,
        WVALID => m_axi_gmem10_WVALID,
        WREADY => m_axi_gmem10_WREADY,
        WDATA => m_axi_gmem10_WDATA,
        WSTRB => m_axi_gmem10_WSTRB,
        WLAST => m_axi_gmem10_WLAST,
        WID => m_axi_gmem10_WID,
        WUSER => m_axi_gmem10_WUSER,
        ARVALID => m_axi_gmem10_ARVALID,
        ARREADY => m_axi_gmem10_ARREADY,
        ARADDR => m_axi_gmem10_ARADDR,
        ARID => m_axi_gmem10_ARID,
        ARLEN => m_axi_gmem10_ARLEN,
        ARSIZE => m_axi_gmem10_ARSIZE,
        ARBURST => m_axi_gmem10_ARBURST,
        ARLOCK => m_axi_gmem10_ARLOCK,
        ARCACHE => m_axi_gmem10_ARCACHE,
        ARPROT => m_axi_gmem10_ARPROT,
        ARQOS => m_axi_gmem10_ARQOS,
        ARREGION => m_axi_gmem10_ARREGION,
        ARUSER => m_axi_gmem10_ARUSER,
        RVALID => m_axi_gmem10_RVALID,
        RREADY => m_axi_gmem10_RREADY,
        RDATA => m_axi_gmem10_RDATA,
        RLAST => m_axi_gmem10_RLAST,
        RID => m_axi_gmem10_RID,
        RUSER => m_axi_gmem10_RUSER,
        RRESP => m_axi_gmem10_RRESP,
        BVALID => m_axi_gmem10_BVALID,
        BREADY => m_axi_gmem10_BREADY,
        BRESP => m_axi_gmem10_BRESP,
        BID => m_axi_gmem10_BID,
        BUSER => m_axi_gmem10_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARVALID,
        I_CH0_ARREADY => gmem10_ARREADY,
        I_CH0_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARADDR,
        I_CH0_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLEN,
        I_CH0_RVALID => gmem10_RVALID,
        I_CH0_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_RREADY,
        I_CH0_RDATA => gmem10_RDATA,
        I_CH0_RFIFONUM => gmem10_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem10_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem10_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem10_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem2_m_axi_U : component Infeasi_Res_S2_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARVALID,
        I_CH0_ARREADY => gmem2_ARREADY,
        I_CH0_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARADDR,
        I_CH0_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLEN,
        I_CH0_RVALID => gmem2_RVALID,
        I_CH0_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_RREADY,
        I_CH0_RDATA => gmem2_RDATA,
        I_CH0_RFIFONUM => gmem2_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem2_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem2_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem2_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem3_m_axi_U : component Infeasi_Res_S2_gmem3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM3_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem3_AWVALID,
        AWREADY => m_axi_gmem3_AWREADY,
        AWADDR => m_axi_gmem3_AWADDR,
        AWID => m_axi_gmem3_AWID,
        AWLEN => m_axi_gmem3_AWLEN,
        AWSIZE => m_axi_gmem3_AWSIZE,
        AWBURST => m_axi_gmem3_AWBURST,
        AWLOCK => m_axi_gmem3_AWLOCK,
        AWCACHE => m_axi_gmem3_AWCACHE,
        AWPROT => m_axi_gmem3_AWPROT,
        AWQOS => m_axi_gmem3_AWQOS,
        AWREGION => m_axi_gmem3_AWREGION,
        AWUSER => m_axi_gmem3_AWUSER,
        WVALID => m_axi_gmem3_WVALID,
        WREADY => m_axi_gmem3_WREADY,
        WDATA => m_axi_gmem3_WDATA,
        WSTRB => m_axi_gmem3_WSTRB,
        WLAST => m_axi_gmem3_WLAST,
        WID => m_axi_gmem3_WID,
        WUSER => m_axi_gmem3_WUSER,
        ARVALID => m_axi_gmem3_ARVALID,
        ARREADY => m_axi_gmem3_ARREADY,
        ARADDR => m_axi_gmem3_ARADDR,
        ARID => m_axi_gmem3_ARID,
        ARLEN => m_axi_gmem3_ARLEN,
        ARSIZE => m_axi_gmem3_ARSIZE,
        ARBURST => m_axi_gmem3_ARBURST,
        ARLOCK => m_axi_gmem3_ARLOCK,
        ARCACHE => m_axi_gmem3_ARCACHE,
        ARPROT => m_axi_gmem3_ARPROT,
        ARQOS => m_axi_gmem3_ARQOS,
        ARREGION => m_axi_gmem3_ARREGION,
        ARUSER => m_axi_gmem3_ARUSER,
        RVALID => m_axi_gmem3_RVALID,
        RREADY => m_axi_gmem3_RREADY,
        RDATA => m_axi_gmem3_RDATA,
        RLAST => m_axi_gmem3_RLAST,
        RID => m_axi_gmem3_RID,
        RUSER => m_axi_gmem3_RUSER,
        RRESP => m_axi_gmem3_RRESP,
        BVALID => m_axi_gmem3_BVALID,
        BREADY => m_axi_gmem3_BREADY,
        BRESP => m_axi_gmem3_BRESP,
        BID => m_axi_gmem3_BID,
        BUSER => m_axi_gmem3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARVALID,
        I_CH0_ARREADY => gmem3_ARREADY,
        I_CH0_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARADDR,
        I_CH0_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLEN,
        I_CH0_RVALID => gmem3_RVALID,
        I_CH0_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_RREADY,
        I_CH0_RDATA => gmem3_RDATA,
        I_CH0_RFIFONUM => gmem3_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem3_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem3_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem3_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem4_m_axi_U : component Infeasi_Res_S2_gmem4_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM4_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM4_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM4_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM4_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM4_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM4_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM4_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM4_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM4_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM4_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM4_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem4_AWVALID,
        AWREADY => m_axi_gmem4_AWREADY,
        AWADDR => m_axi_gmem4_AWADDR,
        AWID => m_axi_gmem4_AWID,
        AWLEN => m_axi_gmem4_AWLEN,
        AWSIZE => m_axi_gmem4_AWSIZE,
        AWBURST => m_axi_gmem4_AWBURST,
        AWLOCK => m_axi_gmem4_AWLOCK,
        AWCACHE => m_axi_gmem4_AWCACHE,
        AWPROT => m_axi_gmem4_AWPROT,
        AWQOS => m_axi_gmem4_AWQOS,
        AWREGION => m_axi_gmem4_AWREGION,
        AWUSER => m_axi_gmem4_AWUSER,
        WVALID => m_axi_gmem4_WVALID,
        WREADY => m_axi_gmem4_WREADY,
        WDATA => m_axi_gmem4_WDATA,
        WSTRB => m_axi_gmem4_WSTRB,
        WLAST => m_axi_gmem4_WLAST,
        WID => m_axi_gmem4_WID,
        WUSER => m_axi_gmem4_WUSER,
        ARVALID => m_axi_gmem4_ARVALID,
        ARREADY => m_axi_gmem4_ARREADY,
        ARADDR => m_axi_gmem4_ARADDR,
        ARID => m_axi_gmem4_ARID,
        ARLEN => m_axi_gmem4_ARLEN,
        ARSIZE => m_axi_gmem4_ARSIZE,
        ARBURST => m_axi_gmem4_ARBURST,
        ARLOCK => m_axi_gmem4_ARLOCK,
        ARCACHE => m_axi_gmem4_ARCACHE,
        ARPROT => m_axi_gmem4_ARPROT,
        ARQOS => m_axi_gmem4_ARQOS,
        ARREGION => m_axi_gmem4_ARREGION,
        ARUSER => m_axi_gmem4_ARUSER,
        RVALID => m_axi_gmem4_RVALID,
        RREADY => m_axi_gmem4_RREADY,
        RDATA => m_axi_gmem4_RDATA,
        RLAST => m_axi_gmem4_RLAST,
        RID => m_axi_gmem4_RID,
        RUSER => m_axi_gmem4_RUSER,
        RRESP => m_axi_gmem4_RRESP,
        BVALID => m_axi_gmem4_BVALID,
        BREADY => m_axi_gmem4_BREADY,
        BRESP => m_axi_gmem4_BRESP,
        BID => m_axi_gmem4_BID,
        BUSER => m_axi_gmem4_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARVALID,
        I_CH0_ARREADY => gmem4_ARREADY,
        I_CH0_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARADDR,
        I_CH0_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLEN,
        I_CH0_RVALID => gmem4_RVALID,
        I_CH0_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_RREADY,
        I_CH0_RDATA => gmem4_RDATA,
        I_CH0_RFIFONUM => gmem4_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem4_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem4_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem4_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem5_m_axi_U : component Infeasi_Res_S2_gmem5_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM5_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM5_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM5_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM5_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM5_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM5_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM5_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM5_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM5_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM5_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM5_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem5_AWVALID,
        AWREADY => m_axi_gmem5_AWREADY,
        AWADDR => m_axi_gmem5_AWADDR,
        AWID => m_axi_gmem5_AWID,
        AWLEN => m_axi_gmem5_AWLEN,
        AWSIZE => m_axi_gmem5_AWSIZE,
        AWBURST => m_axi_gmem5_AWBURST,
        AWLOCK => m_axi_gmem5_AWLOCK,
        AWCACHE => m_axi_gmem5_AWCACHE,
        AWPROT => m_axi_gmem5_AWPROT,
        AWQOS => m_axi_gmem5_AWQOS,
        AWREGION => m_axi_gmem5_AWREGION,
        AWUSER => m_axi_gmem5_AWUSER,
        WVALID => m_axi_gmem5_WVALID,
        WREADY => m_axi_gmem5_WREADY,
        WDATA => m_axi_gmem5_WDATA,
        WSTRB => m_axi_gmem5_WSTRB,
        WLAST => m_axi_gmem5_WLAST,
        WID => m_axi_gmem5_WID,
        WUSER => m_axi_gmem5_WUSER,
        ARVALID => m_axi_gmem5_ARVALID,
        ARREADY => m_axi_gmem5_ARREADY,
        ARADDR => m_axi_gmem5_ARADDR,
        ARID => m_axi_gmem5_ARID,
        ARLEN => m_axi_gmem5_ARLEN,
        ARSIZE => m_axi_gmem5_ARSIZE,
        ARBURST => m_axi_gmem5_ARBURST,
        ARLOCK => m_axi_gmem5_ARLOCK,
        ARCACHE => m_axi_gmem5_ARCACHE,
        ARPROT => m_axi_gmem5_ARPROT,
        ARQOS => m_axi_gmem5_ARQOS,
        ARREGION => m_axi_gmem5_ARREGION,
        ARUSER => m_axi_gmem5_ARUSER,
        RVALID => m_axi_gmem5_RVALID,
        RREADY => m_axi_gmem5_RREADY,
        RDATA => m_axi_gmem5_RDATA,
        RLAST => m_axi_gmem5_RLAST,
        RID => m_axi_gmem5_RID,
        RUSER => m_axi_gmem5_RUSER,
        RRESP => m_axi_gmem5_RRESP,
        BVALID => m_axi_gmem5_BVALID,
        BREADY => m_axi_gmem5_BREADY,
        BRESP => m_axi_gmem5_BRESP,
        BID => m_axi_gmem5_BID,
        BUSER => m_axi_gmem5_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARVALID,
        I_CH0_ARREADY => gmem5_ARREADY,
        I_CH0_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARADDR,
        I_CH0_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLEN,
        I_CH0_RVALID => gmem5_RVALID,
        I_CH0_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_RREADY,
        I_CH0_RDATA => gmem5_RDATA,
        I_CH0_RFIFONUM => gmem5_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem5_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem5_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem5_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem6_m_axi_U : component Infeasi_Res_S2_gmem6_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM6_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM6_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM6_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM6_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM6_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM6_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM6_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM6_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM6_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM6_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM6_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem6_AWVALID,
        AWREADY => m_axi_gmem6_AWREADY,
        AWADDR => m_axi_gmem6_AWADDR,
        AWID => m_axi_gmem6_AWID,
        AWLEN => m_axi_gmem6_AWLEN,
        AWSIZE => m_axi_gmem6_AWSIZE,
        AWBURST => m_axi_gmem6_AWBURST,
        AWLOCK => m_axi_gmem6_AWLOCK,
        AWCACHE => m_axi_gmem6_AWCACHE,
        AWPROT => m_axi_gmem6_AWPROT,
        AWQOS => m_axi_gmem6_AWQOS,
        AWREGION => m_axi_gmem6_AWREGION,
        AWUSER => m_axi_gmem6_AWUSER,
        WVALID => m_axi_gmem6_WVALID,
        WREADY => m_axi_gmem6_WREADY,
        WDATA => m_axi_gmem6_WDATA,
        WSTRB => m_axi_gmem6_WSTRB,
        WLAST => m_axi_gmem6_WLAST,
        WID => m_axi_gmem6_WID,
        WUSER => m_axi_gmem6_WUSER,
        ARVALID => m_axi_gmem6_ARVALID,
        ARREADY => m_axi_gmem6_ARREADY,
        ARADDR => m_axi_gmem6_ARADDR,
        ARID => m_axi_gmem6_ARID,
        ARLEN => m_axi_gmem6_ARLEN,
        ARSIZE => m_axi_gmem6_ARSIZE,
        ARBURST => m_axi_gmem6_ARBURST,
        ARLOCK => m_axi_gmem6_ARLOCK,
        ARCACHE => m_axi_gmem6_ARCACHE,
        ARPROT => m_axi_gmem6_ARPROT,
        ARQOS => m_axi_gmem6_ARQOS,
        ARREGION => m_axi_gmem6_ARREGION,
        ARUSER => m_axi_gmem6_ARUSER,
        RVALID => m_axi_gmem6_RVALID,
        RREADY => m_axi_gmem6_RREADY,
        RDATA => m_axi_gmem6_RDATA,
        RLAST => m_axi_gmem6_RLAST,
        RID => m_axi_gmem6_RID,
        RUSER => m_axi_gmem6_RUSER,
        RRESP => m_axi_gmem6_RRESP,
        BVALID => m_axi_gmem6_BVALID,
        BREADY => m_axi_gmem6_BREADY,
        BRESP => m_axi_gmem6_BRESP,
        BID => m_axi_gmem6_BID,
        BUSER => m_axi_gmem6_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARVALID,
        I_CH0_ARREADY => gmem6_ARREADY,
        I_CH0_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARADDR,
        I_CH0_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLEN,
        I_CH0_RVALID => gmem6_RVALID,
        I_CH0_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_RREADY,
        I_CH0_RDATA => gmem6_RDATA,
        I_CH0_RFIFONUM => gmem6_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem6_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem6_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem6_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem7_m_axi_U : component Infeasi_Res_S2_gmem7_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM7_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM7_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM7_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM7_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM7_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM7_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM7_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM7_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM7_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM7_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM7_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem7_AWVALID,
        AWREADY => m_axi_gmem7_AWREADY,
        AWADDR => m_axi_gmem7_AWADDR,
        AWID => m_axi_gmem7_AWID,
        AWLEN => m_axi_gmem7_AWLEN,
        AWSIZE => m_axi_gmem7_AWSIZE,
        AWBURST => m_axi_gmem7_AWBURST,
        AWLOCK => m_axi_gmem7_AWLOCK,
        AWCACHE => m_axi_gmem7_AWCACHE,
        AWPROT => m_axi_gmem7_AWPROT,
        AWQOS => m_axi_gmem7_AWQOS,
        AWREGION => m_axi_gmem7_AWREGION,
        AWUSER => m_axi_gmem7_AWUSER,
        WVALID => m_axi_gmem7_WVALID,
        WREADY => m_axi_gmem7_WREADY,
        WDATA => m_axi_gmem7_WDATA,
        WSTRB => m_axi_gmem7_WSTRB,
        WLAST => m_axi_gmem7_WLAST,
        WID => m_axi_gmem7_WID,
        WUSER => m_axi_gmem7_WUSER,
        ARVALID => m_axi_gmem7_ARVALID,
        ARREADY => m_axi_gmem7_ARREADY,
        ARADDR => m_axi_gmem7_ARADDR,
        ARID => m_axi_gmem7_ARID,
        ARLEN => m_axi_gmem7_ARLEN,
        ARSIZE => m_axi_gmem7_ARSIZE,
        ARBURST => m_axi_gmem7_ARBURST,
        ARLOCK => m_axi_gmem7_ARLOCK,
        ARCACHE => m_axi_gmem7_ARCACHE,
        ARPROT => m_axi_gmem7_ARPROT,
        ARQOS => m_axi_gmem7_ARQOS,
        ARREGION => m_axi_gmem7_ARREGION,
        ARUSER => m_axi_gmem7_ARUSER,
        RVALID => m_axi_gmem7_RVALID,
        RREADY => m_axi_gmem7_RREADY,
        RDATA => m_axi_gmem7_RDATA,
        RLAST => m_axi_gmem7_RLAST,
        RID => m_axi_gmem7_RID,
        RUSER => m_axi_gmem7_RUSER,
        RRESP => m_axi_gmem7_RRESP,
        BVALID => m_axi_gmem7_BVALID,
        BREADY => m_axi_gmem7_BREADY,
        BRESP => m_axi_gmem7_BRESP,
        BID => m_axi_gmem7_BID,
        BUSER => m_axi_gmem7_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARVALID,
        I_CH0_ARREADY => gmem7_ARREADY,
        I_CH0_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARADDR,
        I_CH0_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLEN,
        I_CH0_RVALID => gmem7_RVALID,
        I_CH0_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_RREADY,
        I_CH0_RDATA => gmem7_RDATA,
        I_CH0_RFIFONUM => gmem7_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem7_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem7_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem7_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem8_m_axi_U : component Infeasi_Res_S2_gmem8_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM8_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM8_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM8_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM8_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM8_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM8_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM8_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM8_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM8_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM8_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM8_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem8_AWVALID,
        AWREADY => m_axi_gmem8_AWREADY,
        AWADDR => m_axi_gmem8_AWADDR,
        AWID => m_axi_gmem8_AWID,
        AWLEN => m_axi_gmem8_AWLEN,
        AWSIZE => m_axi_gmem8_AWSIZE,
        AWBURST => m_axi_gmem8_AWBURST,
        AWLOCK => m_axi_gmem8_AWLOCK,
        AWCACHE => m_axi_gmem8_AWCACHE,
        AWPROT => m_axi_gmem8_AWPROT,
        AWQOS => m_axi_gmem8_AWQOS,
        AWREGION => m_axi_gmem8_AWREGION,
        AWUSER => m_axi_gmem8_AWUSER,
        WVALID => m_axi_gmem8_WVALID,
        WREADY => m_axi_gmem8_WREADY,
        WDATA => m_axi_gmem8_WDATA,
        WSTRB => m_axi_gmem8_WSTRB,
        WLAST => m_axi_gmem8_WLAST,
        WID => m_axi_gmem8_WID,
        WUSER => m_axi_gmem8_WUSER,
        ARVALID => m_axi_gmem8_ARVALID,
        ARREADY => m_axi_gmem8_ARREADY,
        ARADDR => m_axi_gmem8_ARADDR,
        ARID => m_axi_gmem8_ARID,
        ARLEN => m_axi_gmem8_ARLEN,
        ARSIZE => m_axi_gmem8_ARSIZE,
        ARBURST => m_axi_gmem8_ARBURST,
        ARLOCK => m_axi_gmem8_ARLOCK,
        ARCACHE => m_axi_gmem8_ARCACHE,
        ARPROT => m_axi_gmem8_ARPROT,
        ARQOS => m_axi_gmem8_ARQOS,
        ARREGION => m_axi_gmem8_ARREGION,
        ARUSER => m_axi_gmem8_ARUSER,
        RVALID => m_axi_gmem8_RVALID,
        RREADY => m_axi_gmem8_RREADY,
        RDATA => m_axi_gmem8_RDATA,
        RLAST => m_axi_gmem8_RLAST,
        RID => m_axi_gmem8_RID,
        RUSER => m_axi_gmem8_RUSER,
        RRESP => m_axi_gmem8_RRESP,
        BVALID => m_axi_gmem8_BVALID,
        BREADY => m_axi_gmem8_BREADY,
        BRESP => m_axi_gmem8_BRESP,
        BID => m_axi_gmem8_BID,
        BUSER => m_axi_gmem8_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARVALID,
        I_CH0_ARREADY => gmem8_ARREADY,
        I_CH0_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARADDR,
        I_CH0_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLEN,
        I_CH0_RVALID => gmem8_RVALID,
        I_CH0_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_RREADY,
        I_CH0_RDATA => gmem8_RDATA,
        I_CH0_RFIFONUM => gmem8_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem8_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem8_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem8_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem9_m_axi_U : component Infeasi_Res_S2_gmem9_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 64,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM9_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM9_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM9_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM9_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM9_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM9_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM9_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM9_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM9_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM9_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM9_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 512,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem9_AWVALID,
        AWREADY => m_axi_gmem9_AWREADY,
        AWADDR => m_axi_gmem9_AWADDR,
        AWID => m_axi_gmem9_AWID,
        AWLEN => m_axi_gmem9_AWLEN,
        AWSIZE => m_axi_gmem9_AWSIZE,
        AWBURST => m_axi_gmem9_AWBURST,
        AWLOCK => m_axi_gmem9_AWLOCK,
        AWCACHE => m_axi_gmem9_AWCACHE,
        AWPROT => m_axi_gmem9_AWPROT,
        AWQOS => m_axi_gmem9_AWQOS,
        AWREGION => m_axi_gmem9_AWREGION,
        AWUSER => m_axi_gmem9_AWUSER,
        WVALID => m_axi_gmem9_WVALID,
        WREADY => m_axi_gmem9_WREADY,
        WDATA => m_axi_gmem9_WDATA,
        WSTRB => m_axi_gmem9_WSTRB,
        WLAST => m_axi_gmem9_WLAST,
        WID => m_axi_gmem9_WID,
        WUSER => m_axi_gmem9_WUSER,
        ARVALID => m_axi_gmem9_ARVALID,
        ARREADY => m_axi_gmem9_ARREADY,
        ARADDR => m_axi_gmem9_ARADDR,
        ARID => m_axi_gmem9_ARID,
        ARLEN => m_axi_gmem9_ARLEN,
        ARSIZE => m_axi_gmem9_ARSIZE,
        ARBURST => m_axi_gmem9_ARBURST,
        ARLOCK => m_axi_gmem9_ARLOCK,
        ARCACHE => m_axi_gmem9_ARCACHE,
        ARPROT => m_axi_gmem9_ARPROT,
        ARQOS => m_axi_gmem9_ARQOS,
        ARREGION => m_axi_gmem9_ARREGION,
        ARUSER => m_axi_gmem9_ARUSER,
        RVALID => m_axi_gmem9_RVALID,
        RREADY => m_axi_gmem9_RREADY,
        RDATA => m_axi_gmem9_RDATA,
        RLAST => m_axi_gmem9_RLAST,
        RID => m_axi_gmem9_RID,
        RUSER => m_axi_gmem9_RUSER,
        RRESP => m_axi_gmem9_RRESP,
        BVALID => m_axi_gmem9_BVALID,
        BREADY => m_axi_gmem9_BREADY,
        BRESP => m_axi_gmem9_BRESP,
        BID => m_axi_gmem9_BID,
        BUSER => m_axi_gmem9_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARVALID,
        I_CH0_ARREADY => gmem9_ARREADY,
        I_CH0_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARADDR,
        I_CH0_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLEN,
        I_CH0_RVALID => gmem9_RVALID,
        I_CH0_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_RREADY,
        I_CH0_RDATA => gmem9_RDATA,
        I_CH0_RFIFONUM => gmem9_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem9_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem9_WREADY,
        I_CH0_WDATA => ap_const_lv512_lc_1,
        I_CH0_WSTRB => ap_const_lv64_0,
        I_CH0_BVALID => gmem9_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    Block_entry_split_proc_U0 : component Infeasi_Res_S2_Block_entry_split_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_split_proc_U0_ap_start,
        ap_done => Block_entry_split_proc_U0_ap_done,
        ap_continue => Block_entry_split_proc_U0_ap_continue,
        ap_idle => Block_entry_split_proc_U0_ap_idle,
        ap_ready => Block_entry_split_proc_U0_ap_ready,
        nRows => nRows,
        nCols => nCols,
        ap_return_0 => Block_entry_split_proc_U0_ap_return_0,
        ap_return_1 => Block_entry_split_proc_U0_ap_return_1);

    Process_N_U0 : component Infeasi_Res_S2_Process_N
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Process_N_U0_ap_start,
        ap_done => Process_N_U0_ap_done,
        ap_continue => Process_N_U0_ap_continue,
        ap_idle => Process_N_U0_ap_idle,
        ap_ready => Process_N_U0_ap_ready,
        p_read => nCols_assign_out_tmp_channel_dout,
        p_read1 => nRows_assign_out_tmp_channel_dout,
        ap_return_0 => Process_N_U0_ap_return_0,
        ap_return_1 => Process_N_U0_ap_return_1,
        ap_return_2 => Process_N_U0_ap_return_2,
        ap_return_3 => Process_N_U0_ap_return_3);

    Compute_Primal_Infeasibility_stage2_U0 : component Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2
    port map (
        ap_start => Compute_Primal_Infeasibility_stage2_U0_ap_start,
        start_full_n => start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_full_n,
        start_out => Compute_Primal_Infeasibility_stage2_U0_start_out,
        start_write => Compute_Primal_Infeasibility_stage2_U0_start_write,
        m_axi_gmem0_AWVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => gmem0_RLAST,
        m_axi_gmem0_RID => gmem0_RID,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => gmem0_RUSER,
        m_axi_gmem0_RRESP => gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        y => y,
        m_axi_gmem1_AWVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => gmem1_ARREADY,
        m_axi_gmem1_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => gmem1_RVALID,
        m_axi_gmem1_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => gmem1_RDATA,
        m_axi_gmem1_RLAST => gmem1_RLAST,
        m_axi_gmem1_RID => gmem1_RID,
        m_axi_gmem1_RFIFONUM => gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => gmem1_RUSER,
        m_axi_gmem1_RRESP => gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        dSlackPos => dSlackPos,
        m_axi_gmem2_AWVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => ap_const_logic_0,
        m_axi_gmem2_AWADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => ap_const_logic_0,
        m_axi_gmem2_WDATA => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => gmem2_ARREADY,
        m_axi_gmem2_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => gmem2_RVALID,
        m_axi_gmem2_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => gmem2_RDATA,
        m_axi_gmem2_RLAST => gmem2_RLAST,
        m_axi_gmem2_RID => gmem2_RID,
        m_axi_gmem2_RFIFONUM => gmem2_RFIFONUM,
        m_axi_gmem2_RUSER => gmem2_RUSER,
        m_axi_gmem2_RRESP => gmem2_RRESP,
        m_axi_gmem2_BVALID => ap_const_logic_0,
        m_axi_gmem2_BREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        dSlackNeg => dSlackNeg,
        m_axi_gmem3_AWVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => ap_const_logic_0,
        m_axi_gmem3_AWADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => ap_const_logic_0,
        m_axi_gmem3_WDATA => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => gmem3_ARREADY,
        m_axi_gmem3_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => gmem3_RVALID,
        m_axi_gmem3_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => gmem3_RDATA,
        m_axi_gmem3_RLAST => gmem3_RLAST,
        m_axi_gmem3_RID => gmem3_RID,
        m_axi_gmem3_RFIFONUM => gmem3_RFIFONUM,
        m_axi_gmem3_RUSER => gmem3_RUSER,
        m_axi_gmem3_RRESP => gmem3_RRESP,
        m_axi_gmem3_BVALID => ap_const_logic_0,
        m_axi_gmem3_BREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => ap_const_lv2_0,
        m_axi_gmem3_BID => ap_const_lv1_0,
        m_axi_gmem3_BUSER => ap_const_lv1_0,
        aty => aty,
        m_axi_gmem4_AWVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY => ap_const_logic_0,
        m_axi_gmem4_AWADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY => ap_const_logic_0,
        m_axi_gmem4_WDATA => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WLAST,
        m_axi_gmem4_WID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WID,
        m_axi_gmem4_WUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY => gmem4_ARREADY,
        m_axi_gmem4_ARADDR => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID => gmem4_RVALID,
        m_axi_gmem4_RREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA => gmem4_RDATA,
        m_axi_gmem4_RLAST => gmem4_RLAST,
        m_axi_gmem4_RID => gmem4_RID,
        m_axi_gmem4_RFIFONUM => gmem4_RFIFONUM,
        m_axi_gmem4_RUSER => gmem4_RUSER,
        m_axi_gmem4_RRESP => gmem4_RRESP,
        m_axi_gmem4_BVALID => ap_const_logic_0,
        m_axi_gmem4_BREADY => Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP => ap_const_lv2_0,
        m_axi_gmem4_BID => ap_const_lv1_0,
        m_axi_gmem4_BUSER => ap_const_lv1_0,
        colScale0 => colScale0,
        dPrimalInfeasRes_din => Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_din,
        dPrimalInfeasRes_full_n => dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write => Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_write,
        p_read => nRows_assign_c2_channel_dout,
        p_read1 => nCols_assign_c3_channel_dout,
        ifScaled => ifScaled,
        inverse_dScale => inverse_dScale,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        inverse_dScale_ap_vld => ap_const_logic_1,
        y_ap_vld => ap_const_logic_1,
        p_read_ap_vld => ap_const_logic_0,
        dSlackPos_ap_vld => ap_const_logic_1,
        p_read1_ap_vld => ap_const_logic_0,
        dSlackNeg_ap_vld => ap_const_logic_1,
        aty_ap_vld => ap_const_logic_1,
        ap_done => Compute_Primal_Infeasibility_stage2_U0_ap_done,
        colScale0_ap_vld => ap_const_logic_1,
        ifScaled_ap_vld => ap_const_logic_1,
        ap_ready => Compute_Primal_Infeasibility_stage2_U0_ap_ready,
        ap_idle => Compute_Primal_Infeasibility_stage2_U0_ap_idle,
        ap_continue => Compute_Primal_Infeasibility_stage2_U0_ap_continue);

    Compute_Dual_Infeasibility_stage2_U0 : component Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2
    port map (
        m_axi_gmem5_AWVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY => ap_const_logic_0,
        m_axi_gmem5_AWADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY => ap_const_logic_0,
        m_axi_gmem5_WDATA => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WLAST,
        m_axi_gmem5_WID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WID,
        m_axi_gmem5_WUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY => gmem5_ARREADY,
        m_axi_gmem5_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID => gmem5_RVALID,
        m_axi_gmem5_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA => gmem5_RDATA,
        m_axi_gmem5_RLAST => gmem5_RLAST,
        m_axi_gmem5_RID => gmem5_RID,
        m_axi_gmem5_RFIFONUM => gmem5_RFIFONUM,
        m_axi_gmem5_RUSER => gmem5_RUSER,
        m_axi_gmem5_RRESP => gmem5_RRESP,
        m_axi_gmem5_BVALID => ap_const_logic_0,
        m_axi_gmem5_BREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP => ap_const_lv2_0,
        m_axi_gmem5_BID => ap_const_lv1_0,
        m_axi_gmem5_BUSER => ap_const_lv1_0,
        x => x,
        m_axi_gmem6_AWVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY => ap_const_logic_0,
        m_axi_gmem6_AWADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY => ap_const_logic_0,
        m_axi_gmem6_WDATA => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WLAST,
        m_axi_gmem6_WID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WID,
        m_axi_gmem6_WUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY => gmem6_ARREADY,
        m_axi_gmem6_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID => gmem6_RVALID,
        m_axi_gmem6_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA => gmem6_RDATA,
        m_axi_gmem6_RLAST => gmem6_RLAST,
        m_axi_gmem6_RID => gmem6_RID,
        m_axi_gmem6_RFIFONUM => gmem6_RFIFONUM,
        m_axi_gmem6_RUSER => gmem6_RUSER,
        m_axi_gmem6_RRESP => gmem6_RRESP,
        m_axi_gmem6_BVALID => ap_const_logic_0,
        m_axi_gmem6_BREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP => ap_const_lv2_0,
        m_axi_gmem6_BID => ap_const_lv1_0,
        m_axi_gmem6_BUSER => ap_const_lv1_0,
        ax => ax,
        m_axi_gmem8_AWVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY => ap_const_logic_0,
        m_axi_gmem8_AWADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY => ap_const_logic_0,
        m_axi_gmem8_WDATA => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WLAST,
        m_axi_gmem8_WID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WID,
        m_axi_gmem8_WUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY => gmem8_ARREADY,
        m_axi_gmem8_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID => gmem8_RVALID,
        m_axi_gmem8_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA => gmem8_RDATA,
        m_axi_gmem8_RLAST => gmem8_RLAST,
        m_axi_gmem8_RID => gmem8_RID,
        m_axi_gmem8_RFIFONUM => gmem8_RFIFONUM,
        m_axi_gmem8_RUSER => gmem8_RUSER,
        m_axi_gmem8_RRESP => gmem8_RRESP,
        m_axi_gmem8_BVALID => ap_const_logic_0,
        m_axi_gmem8_BREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP => ap_const_lv2_0,
        m_axi_gmem8_BID => ap_const_lv1_0,
        m_axi_gmem8_BUSER => ap_const_lv1_0,
        rowScale => rowScale,
        m_axi_gmem7_AWVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY => ap_const_logic_0,
        m_axi_gmem7_AWADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY => ap_const_logic_0,
        m_axi_gmem7_WDATA => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WLAST,
        m_axi_gmem7_WID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WID,
        m_axi_gmem7_WUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY => gmem7_ARREADY,
        m_axi_gmem7_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID => gmem7_RVALID,
        m_axi_gmem7_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA => gmem7_RDATA,
        m_axi_gmem7_RLAST => gmem7_RLAST,
        m_axi_gmem7_RID => gmem7_RID,
        m_axi_gmem7_RFIFONUM => gmem7_RFIFONUM,
        m_axi_gmem7_RUSER => gmem7_RUSER,
        m_axi_gmem7_RRESP => gmem7_RRESP,
        m_axi_gmem7_BVALID => ap_const_logic_0,
        m_axi_gmem7_BREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP => ap_const_lv2_0,
        m_axi_gmem7_BID => ap_const_lv1_0,
        m_axi_gmem7_BUSER => ap_const_lv1_0,
        colScale1 => colScale1,
        m_axi_gmem9_AWVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY => ap_const_logic_0,
        m_axi_gmem9_AWADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY => ap_const_logic_0,
        m_axi_gmem9_WDATA => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WLAST,
        m_axi_gmem9_WID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WID,
        m_axi_gmem9_WUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY => gmem9_ARREADY,
        m_axi_gmem9_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID => gmem9_RVALID,
        m_axi_gmem9_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA => gmem9_RDATA,
        m_axi_gmem9_RLAST => gmem9_RLAST,
        m_axi_gmem9_RID => gmem9_RID,
        m_axi_gmem9_RFIFONUM => gmem9_RFIFONUM,
        m_axi_gmem9_RUSER => gmem9_RUSER,
        m_axi_gmem9_RRESP => gmem9_RRESP,
        m_axi_gmem9_BVALID => ap_const_logic_0,
        m_axi_gmem9_BREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP => ap_const_lv2_0,
        m_axi_gmem9_BID => ap_const_lv1_0,
        m_axi_gmem9_BUSER => ap_const_lv1_0,
        hasLower => hasLower,
        m_axi_gmem10_AWVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWVALID,
        m_axi_gmem10_AWREADY => ap_const_logic_0,
        m_axi_gmem10_AWADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWADDR,
        m_axi_gmem10_AWID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWID,
        m_axi_gmem10_AWLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLEN,
        m_axi_gmem10_AWSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWSIZE,
        m_axi_gmem10_AWBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWBURST,
        m_axi_gmem10_AWLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLOCK,
        m_axi_gmem10_AWCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWCACHE,
        m_axi_gmem10_AWPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWPROT,
        m_axi_gmem10_AWQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWQOS,
        m_axi_gmem10_AWREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWREGION,
        m_axi_gmem10_AWUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWUSER,
        m_axi_gmem10_WVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WVALID,
        m_axi_gmem10_WREADY => ap_const_logic_0,
        m_axi_gmem10_WDATA => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WDATA,
        m_axi_gmem10_WSTRB => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WSTRB,
        m_axi_gmem10_WLAST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WLAST,
        m_axi_gmem10_WID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WID,
        m_axi_gmem10_WUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WUSER,
        m_axi_gmem10_ARVALID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARVALID,
        m_axi_gmem10_ARREADY => gmem10_ARREADY,
        m_axi_gmem10_ARADDR => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARADDR,
        m_axi_gmem10_ARID => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARID,
        m_axi_gmem10_ARLEN => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLEN,
        m_axi_gmem10_ARSIZE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARSIZE,
        m_axi_gmem10_ARBURST => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARBURST,
        m_axi_gmem10_ARLOCK => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLOCK,
        m_axi_gmem10_ARCACHE => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARCACHE,
        m_axi_gmem10_ARPROT => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARPROT,
        m_axi_gmem10_ARQOS => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARQOS,
        m_axi_gmem10_ARREGION => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARREGION,
        m_axi_gmem10_ARUSER => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARUSER,
        m_axi_gmem10_RVALID => gmem10_RVALID,
        m_axi_gmem10_RREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_RREADY,
        m_axi_gmem10_RDATA => gmem10_RDATA,
        m_axi_gmem10_RLAST => gmem10_RLAST,
        m_axi_gmem10_RID => gmem10_RID,
        m_axi_gmem10_RFIFONUM => gmem10_RFIFONUM,
        m_axi_gmem10_RUSER => gmem10_RUSER,
        m_axi_gmem10_RRESP => gmem10_RRESP,
        m_axi_gmem10_BVALID => ap_const_logic_0,
        m_axi_gmem10_BREADY => Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_BREADY,
        m_axi_gmem10_BRESP => ap_const_lv2_0,
        m_axi_gmem10_BID => ap_const_lv1_0,
        m_axi_gmem10_BUSER => ap_const_lv1_0,
        hasUpper => hasUpper,
        p_read => nRows_assign_c_channel_dout,
        p_read1 => nCols_assign_c_channel_dout,
        ifScaled => ifScaled,
        problem_nEqs => problem_nEqs,
        inverse_pScale => inverse_pScale,
        dDualInfeasRes_din => Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_din,
        dDualInfeasRes_full_n => dDualInfeasRes_full_n,
        dDualInfeasRes_write => Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        inverse_pScale_ap_vld => ap_const_logic_1,
        ap_start => Compute_Dual_Infeasibility_stage2_U0_ap_start,
        x_ap_vld => ap_const_logic_1,
        p_read1_ap_vld => ap_const_logic_0,
        ax_ap_vld => ap_const_logic_1,
        p_read_ap_vld => ap_const_logic_0,
        rowScale_ap_vld => ap_const_logic_1,
        problem_nEqs_ap_vld => ap_const_logic_1,
        ifScaled_ap_vld => ap_const_logic_1,
        hasLower_ap_vld => ap_const_logic_1,
        hasUpper_ap_vld => ap_const_logic_1,
        colScale1_ap_vld => ap_const_logic_1,
        ap_done => Compute_Dual_Infeasibility_stage2_U0_ap_done,
        ap_ready => Compute_Dual_Infeasibility_stage2_U0_ap_ready,
        ap_idle => Compute_Dual_Infeasibility_stage2_U0_ap_idle,
        ap_continue => Compute_Dual_Infeasibility_stage2_U0_ap_continue);

    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0 : component Infeasi_Res_S2_Block_entry_split_split_split_split_split_split_split_split_split_proc1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_start,
        ap_done => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_done,
        ap_continue => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_continue,
        ap_idle => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_idle,
        ap_ready => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_ready,
        dPrimalInfeasRes_dout => dPrimalInfeasRes_dout,
        dPrimalInfeasRes_num_data_valid => dPrimalInfeasRes_num_data_valid,
        dPrimalInfeasRes_fifo_cap => dPrimalInfeasRes_fifo_cap,
        dPrimalInfeasRes_empty_n => dPrimalInfeasRes_empty_n,
        dPrimalInfeasRes_read => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_read,
        dPrimalInfeasRes_val => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val,
        dPrimalInfeasRes_val_ap_vld => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val_ap_vld,
        dDualInfeasRes_dout => dDualInfeasRes_dout,
        dDualInfeasRes_num_data_valid => dDualInfeasRes_num_data_valid,
        dDualInfeasRes_fifo_cap => dDualInfeasRes_fifo_cap,
        dDualInfeasRes_empty_n => dDualInfeasRes_empty_n,
        dDualInfeasRes_read => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_read,
        dDualInfeasRes_val => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val,
        dDualInfeasRes_val_ap_vld => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val_ap_vld);

    nRows_assign_out_tmp_channel_U : component Infeasi_Res_S2_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_split_proc_U0_ap_return_0,
        if_full_n => nRows_assign_out_tmp_channel_full_n,
        if_write => ap_channel_done_nRows_assign_out_tmp_channel,
        if_dout => nRows_assign_out_tmp_channel_dout,
        if_num_data_valid => nRows_assign_out_tmp_channel_num_data_valid,
        if_fifo_cap => nRows_assign_out_tmp_channel_fifo_cap,
        if_empty_n => nRows_assign_out_tmp_channel_empty_n,
        if_read => Process_N_U0_ap_ready);

    nCols_assign_out_tmp_channel_U : component Infeasi_Res_S2_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_split_proc_U0_ap_return_1,
        if_full_n => nCols_assign_out_tmp_channel_full_n,
        if_write => ap_channel_done_nCols_assign_out_tmp_channel,
        if_dout => nCols_assign_out_tmp_channel_dout,
        if_num_data_valid => nCols_assign_out_tmp_channel_num_data_valid,
        if_fifo_cap => nCols_assign_out_tmp_channel_fifo_cap,
        if_empty_n => nCols_assign_out_tmp_channel_empty_n,
        if_read => Process_N_U0_ap_ready);

    nCols_assign_c3_channel_U : component Infeasi_Res_S2_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Process_N_U0_ap_return_1,
        if_full_n => nCols_assign_c3_channel_full_n,
        if_write => ap_channel_done_nCols_assign_c3_channel,
        if_dout => nCols_assign_c3_channel_dout,
        if_num_data_valid => nCols_assign_c3_channel_num_data_valid,
        if_fifo_cap => nCols_assign_c3_channel_fifo_cap,
        if_empty_n => nCols_assign_c3_channel_empty_n,
        if_read => Compute_Primal_Infeasibility_stage2_U0_ap_ready);

    nRows_assign_c2_channel_U : component Infeasi_Res_S2_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Process_N_U0_ap_return_0,
        if_full_n => nRows_assign_c2_channel_full_n,
        if_write => ap_channel_done_nRows_assign_c2_channel,
        if_dout => nRows_assign_c2_channel_dout,
        if_num_data_valid => nRows_assign_c2_channel_num_data_valid,
        if_fifo_cap => nRows_assign_c2_channel_fifo_cap,
        if_empty_n => nRows_assign_c2_channel_empty_n,
        if_read => Compute_Primal_Infeasibility_stage2_U0_ap_ready);

    nRows_assign_c_channel_U : component Infeasi_Res_S2_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Process_N_U0_ap_return_2,
        if_full_n => nRows_assign_c_channel_full_n,
        if_write => ap_channel_done_nRows_assign_c_channel,
        if_dout => nRows_assign_c_channel_dout,
        if_num_data_valid => nRows_assign_c_channel_num_data_valid,
        if_fifo_cap => nRows_assign_c_channel_fifo_cap,
        if_empty_n => nRows_assign_c_channel_empty_n,
        if_read => Compute_Dual_Infeasibility_stage2_U0_ap_ready);

    nCols_assign_c_channel_U : component Infeasi_Res_S2_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Process_N_U0_ap_return_3,
        if_full_n => nCols_assign_c_channel_full_n,
        if_write => ap_channel_done_nCols_assign_c_channel,
        if_dout => nCols_assign_c_channel_dout,
        if_num_data_valid => nCols_assign_c_channel_num_data_valid,
        if_fifo_cap => nCols_assign_c_channel_fifo_cap,
        if_empty_n => nCols_assign_c_channel_empty_n,
        if_read => Compute_Dual_Infeasibility_stage2_U0_ap_ready);

    dPrimalInfeasRes_U : component Infeasi_Res_S2_fifo_w64_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_din,
        if_full_n => dPrimalInfeasRes_full_n,
        if_write => Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_write,
        if_dout => dPrimalInfeasRes_dout,
        if_num_data_valid => dPrimalInfeasRes_num_data_valid,
        if_fifo_cap => dPrimalInfeasRes_fifo_cap,
        if_empty_n => dPrimalInfeasRes_empty_n,
        if_read => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_read);

    dDualInfeasRes_U : component Infeasi_Res_S2_fifo_w64_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_din,
        if_full_n => dDualInfeasRes_full_n,
        if_write => Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_write,
        if_dout => dDualInfeasRes_dout,
        if_num_data_valid => dDualInfeasRes_num_data_valid,
        if_fifo_cap => dDualInfeasRes_fifo_cap,
        if_empty_n => dDualInfeasRes_empty_n,
        if_read => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_read);

    start_for_Block_entry_split_split_split_split_split_split_split_split_split_pbkb_U : component Infeasi_Res_S2_start_for_Block_entry_split_split_split_split_split_split_split_split_split_pbkb
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_din,
        if_full_n => start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_full_n,
        if_write => Compute_Primal_Infeasibility_stage2_U0_start_write,
        if_dout => start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dout,
        if_empty_n => start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_empty_n,
        if_read => Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_ready);





    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= ap_sync_Block_entry_split_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready <= ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready <= ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_nCols_assign_c3_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_nCols_assign_c3_channel <= ap_const_logic_0;
            else
                if (((Process_N_U0_ap_done and Process_N_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_nCols_assign_c3_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_nCols_assign_c3_channel <= ap_sync_channel_write_nCols_assign_c3_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_nCols_assign_c_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_nCols_assign_c_channel <= ap_const_logic_0;
            else
                if (((Process_N_U0_ap_done and Process_N_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_nCols_assign_c_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_nCols_assign_c_channel <= ap_sync_channel_write_nCols_assign_c_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_nCols_assign_out_tmp_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_nCols_assign_out_tmp_channel <= ap_const_logic_0;
            else
                if (((Block_entry_split_proc_U0_ap_done and Block_entry_split_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_nCols_assign_out_tmp_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_nCols_assign_out_tmp_channel <= ap_sync_channel_write_nCols_assign_out_tmp_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_nRows_assign_c2_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_nRows_assign_c2_channel <= ap_const_logic_0;
            else
                if (((Process_N_U0_ap_done and Process_N_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_nRows_assign_c2_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_nRows_assign_c2_channel <= ap_sync_channel_write_nRows_assign_c2_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_nRows_assign_c_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_nRows_assign_c_channel <= ap_const_logic_0;
            else
                if (((Process_N_U0_ap_done and Process_N_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_nRows_assign_c_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_nRows_assign_c_channel <= ap_sync_channel_write_nRows_assign_c_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_nRows_assign_out_tmp_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_nRows_assign_out_tmp_channel <= ap_const_logic_0;
            else
                if (((Block_entry_split_proc_U0_ap_done and Block_entry_split_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_nRows_assign_out_tmp_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_nRows_assign_out_tmp_channel <= ap_sync_channel_write_nRows_assign_out_tmp_channel;
                end if; 
            end if;
        end if;
    end process;

    Block_entry_split_proc_U0_ap_continue <= (ap_sync_channel_write_nRows_assign_out_tmp_channel and ap_sync_channel_write_nCols_assign_out_tmp_channel);
    Block_entry_split_proc_U0_ap_start <= ((ap_sync_reg_Block_entry_split_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_continue <= ap_const_logic_1;
    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_start <= start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_empty_n;
    Compute_Dual_Infeasibility_stage2_U0_ap_continue <= ap_const_logic_1;
    Compute_Dual_Infeasibility_stage2_U0_ap_start <= (nRows_assign_c_channel_empty_n and nCols_assign_c_channel_empty_n and (ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Compute_Primal_Infeasibility_stage2_U0_ap_continue <= ap_const_logic_1;
    Compute_Primal_Infeasibility_stage2_U0_ap_start <= (nRows_assign_c2_channel_empty_n and nCols_assign_c3_channel_empty_n and (ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Process_N_U0_ap_continue <= (ap_sync_channel_write_nRows_assign_c_channel and ap_sync_channel_write_nRows_assign_c2_channel and ap_sync_channel_write_nCols_assign_c_channel and ap_sync_channel_write_nCols_assign_c3_channel);
    Process_N_U0_ap_start <= (nRows_assign_out_tmp_channel_empty_n and nCols_assign_out_tmp_channel_empty_n);
    ap_channel_done_nCols_assign_c3_channel <= ((ap_sync_reg_channel_write_nCols_assign_c3_channel xor ap_const_logic_1) and Process_N_U0_ap_done);
    ap_channel_done_nCols_assign_c_channel <= ((ap_sync_reg_channel_write_nCols_assign_c_channel xor ap_const_logic_1) and Process_N_U0_ap_done);
    ap_channel_done_nCols_assign_out_tmp_channel <= ((ap_sync_reg_channel_write_nCols_assign_out_tmp_channel xor ap_const_logic_1) and Block_entry_split_proc_U0_ap_done);
    ap_channel_done_nRows_assign_c2_channel <= ((ap_sync_reg_channel_write_nRows_assign_c2_channel xor ap_const_logic_1) and Process_N_U0_ap_done);
    ap_channel_done_nRows_assign_c_channel <= ((ap_sync_reg_channel_write_nRows_assign_c_channel xor ap_const_logic_1) and Process_N_U0_ap_done);
    ap_channel_done_nRows_assign_out_tmp_channel <= ((ap_sync_reg_channel_write_nRows_assign_out_tmp_channel xor ap_const_logic_1) and Block_entry_split_proc_U0_ap_done);
    ap_done <= Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_done;
    ap_idle <= ((nCols_assign_c_channel_empty_n xor ap_const_logic_1) and (nRows_assign_c_channel_empty_n xor ap_const_logic_1) and (nRows_assign_c2_channel_empty_n xor ap_const_logic_1) and (nCols_assign_c3_channel_empty_n xor ap_const_logic_1) and (nCols_assign_out_tmp_channel_empty_n xor ap_const_logic_1) and (nRows_assign_out_tmp_channel_empty_n xor ap_const_logic_1) and Process_N_U0_ap_idle and Compute_Primal_Infeasibility_stage2_U0_ap_idle and Compute_Dual_Infeasibility_stage2_U0_ap_idle and Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_idle and Block_entry_split_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_entry_split_proc_U0_ap_ready <= (ap_sync_reg_Block_entry_split_proc_U0_ap_ready or Block_entry_split_proc_U0_ap_ready);
    ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready <= (ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready or Compute_Dual_Infeasibility_stage2_U0_ap_ready);
    ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready <= (ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready or Compute_Primal_Infeasibility_stage2_U0_ap_ready);
    ap_sync_channel_write_nCols_assign_c3_channel <= ((nCols_assign_c3_channel_full_n and ap_channel_done_nCols_assign_c3_channel) or ap_sync_reg_channel_write_nCols_assign_c3_channel);
    ap_sync_channel_write_nCols_assign_c_channel <= ((nCols_assign_c_channel_full_n and ap_channel_done_nCols_assign_c_channel) or ap_sync_reg_channel_write_nCols_assign_c_channel);
    ap_sync_channel_write_nCols_assign_out_tmp_channel <= ((nCols_assign_out_tmp_channel_full_n and ap_channel_done_nCols_assign_out_tmp_channel) or ap_sync_reg_channel_write_nCols_assign_out_tmp_channel);
    ap_sync_channel_write_nRows_assign_c2_channel <= ((nRows_assign_c2_channel_full_n and ap_channel_done_nRows_assign_c2_channel) or ap_sync_reg_channel_write_nRows_assign_c2_channel);
    ap_sync_channel_write_nRows_assign_c_channel <= ((nRows_assign_c_channel_full_n and ap_channel_done_nRows_assign_c_channel) or ap_sync_reg_channel_write_nRows_assign_c_channel);
    ap_sync_channel_write_nRows_assign_out_tmp_channel <= ((nRows_assign_out_tmp_channel_full_n and ap_channel_done_nRows_assign_out_tmp_channel) or ap_sync_reg_channel_write_nRows_assign_out_tmp_channel);
    ap_sync_ready <= (ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready and ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready and ap_sync_Block_entry_split_proc_U0_ap_ready);
    gmem0_RID <= ap_const_lv1_0;
    gmem0_RLAST <= ap_const_logic_0;
    gmem0_RRESP <= ap_const_lv2_0;
    gmem0_RUSER <= ap_const_lv1_0;
    gmem10_RID <= ap_const_lv1_0;
    gmem10_RLAST <= ap_const_logic_0;
    gmem10_RRESP <= ap_const_lv2_0;
    gmem10_RUSER <= ap_const_lv1_0;
    gmem1_RID <= ap_const_lv1_0;
    gmem1_RLAST <= ap_const_logic_0;
    gmem1_RRESP <= ap_const_lv2_0;
    gmem1_RUSER <= ap_const_lv1_0;
    gmem2_RID <= ap_const_lv1_0;
    gmem2_RLAST <= ap_const_logic_0;
    gmem2_RRESP <= ap_const_lv2_0;
    gmem2_RUSER <= ap_const_lv1_0;
    gmem3_RID <= ap_const_lv1_0;
    gmem3_RLAST <= ap_const_logic_0;
    gmem3_RRESP <= ap_const_lv2_0;
    gmem3_RUSER <= ap_const_lv1_0;
    gmem4_RID <= ap_const_lv1_0;
    gmem4_RLAST <= ap_const_logic_0;
    gmem4_RRESP <= ap_const_lv2_0;
    gmem4_RUSER <= ap_const_lv1_0;
    gmem5_RID <= ap_const_lv1_0;
    gmem5_RLAST <= ap_const_logic_0;
    gmem5_RRESP <= ap_const_lv2_0;
    gmem5_RUSER <= ap_const_lv1_0;
    gmem6_RID <= ap_const_lv1_0;
    gmem6_RLAST <= ap_const_logic_0;
    gmem6_RRESP <= ap_const_lv2_0;
    gmem6_RUSER <= ap_const_lv1_0;
    gmem7_RID <= ap_const_lv1_0;
    gmem7_RLAST <= ap_const_logic_0;
    gmem7_RRESP <= ap_const_lv2_0;
    gmem7_RUSER <= ap_const_lv1_0;
    gmem8_RID <= ap_const_lv1_0;
    gmem8_RLAST <= ap_const_logic_0;
    gmem8_RRESP <= ap_const_lv2_0;
    gmem8_RUSER <= ap_const_lv1_0;
    gmem9_RID <= ap_const_lv1_0;
    gmem9_RLAST <= ap_const_logic_0;
    gmem9_RRESP <= ap_const_lv2_0;
    gmem9_RUSER <= ap_const_lv1_0;
    start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
