--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab04_kjb5568_rjl5336.twx lab04_kjb5568_rjl5336.ncd -o
lab04_kjb5568_rjl5336.twr lab04_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab04_kjb5568_rjl5336.ncd
Physical constraint file: lab04_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3926 paths analyzed, 932 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.022ns.
--------------------------------------------------------------------------------

Paths for end point Register0/Flip10/Q (SLICE_X82Y66.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip2/Q (FF)
  Destination:          Register0/Flip10/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.957ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.462 - 1.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip2/Q to Register0/Flip10/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y94.BQ      Tcko                  0.518   Center_debounce/Flip2/Q
                                                       Center_debounce/Flip2/Q
    SLICE_X59Y88.A2      net (fanout=2)        1.572   Center_debounce/Flip2/Q
    SLICE_X59Y88.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X82Y66.CE      net (fanout=13)       2.308   Center_corrected
    SLICE_X82Y66.CLK     Tceck                 0.205   Register0/Flip10/Q
                                                       Register0/Flip10/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (1.077ns logic, 3.880ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_steady/Flip/Q (FF)
  Destination:          Register0/Flip10/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.879 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_steady/Flip/Q to Register0/Flip10/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.AQ      Tcko                  0.456   Center_steady/Flip/Q
                                                       Center_steady/Flip/Q
    SLICE_X59Y88.A3      net (fanout=1)        0.493   Center_steady/Flip/Q
    SLICE_X59Y88.AMUX    Tilo                  0.352   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X82Y66.CE      net (fanout=13)       2.308   Center_corrected
    SLICE_X82Y66.CLK     Tceck                 0.205   Register0/Flip10/Q
                                                       Register0/Flip10/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (1.013ns logic, 2.801ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip3/Q (FF)
  Destination:          Register0/Flip10/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.879 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip3/Q to Register0/Flip10/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y88.AQ      Tcko                  0.518   Center_debounce/Flip3/Q
                                                       Center_debounce/Flip3/Q
    SLICE_X59Y88.A5      net (fanout=1)        0.261   Center_debounce/Flip3/Q
    SLICE_X59Y88.AMUX    Tilo                  0.320   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X82Y66.CE      net (fanout=13)       2.308   Center_corrected
    SLICE_X82Y66.CLK     Tceck                 0.205   Register0/Flip10/Q
                                                       Register0/Flip10/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (1.043ns logic, 2.569ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point Down_debounce/Flip2/Mshreg_Q (SLICE_X34Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse50/cnt/Q_1 (FF)
  Destination:          Down_debounce/Flip2/Mshreg_Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.367 - 1.573)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse50/cnt/Q_1 to Down_debounce/Flip2/Mshreg_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y94.BQ      Tcko                  0.518   pulse50/cnt/Q<1>
                                                       pulse50/cnt/Q_1
    SLICE_X78Y94.A2      net (fanout=1)        0.661   pulse50/cnt/Q<1>
    SLICE_X78Y94.A       Tilo                  0.124   pulse50/cnt/Q<1>
                                                       pulse50/pulse_int<15>1
    SLICE_X34Y70.CE      net (fanout=12)       2.887   pulse_50
    SLICE_X34Y70.CLK     Tceck                 0.517   Down_debounce/Flip2/Q
                                                       Down_debounce/Flip2/Mshreg_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.159ns logic, 3.548ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse50/cnt/Q_0 (FF)
  Destination:          Down_debounce/Flip2/Mshreg_Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.367 - 1.573)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse50/cnt/Q_0 to Down_debounce/Flip2/Mshreg_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y94.AQ      Tcko                  0.518   pulse50/cnt/Q<1>
                                                       pulse50/cnt/Q_0
    SLICE_X78Y94.A3      net (fanout=1)        0.521   pulse50/cnt/Q<0>
    SLICE_X78Y94.A       Tilo                  0.124   pulse50/cnt/Q<1>
                                                       pulse50/pulse_int<15>1
    SLICE_X34Y70.CE      net (fanout=12)       2.887   pulse_50
    SLICE_X34Y70.CLK     Tceck                 0.517   Down_debounce/Flip2/Q
                                                       Down_debounce/Flip2/Mshreg_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (1.159ns logic, 3.408ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point Register0/Flip2/Q (SLICE_X82Y72.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip2/Q (FF)
  Destination:          Register0/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (1.455 - 1.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip2/Q to Register0/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y94.BQ      Tcko                  0.518   Center_debounce/Flip2/Q
                                                       Center_debounce/Flip2/Q
    SLICE_X59Y88.A2      net (fanout=2)        1.572   Center_debounce/Flip2/Q
    SLICE_X59Y88.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X82Y72.CE      net (fanout=13)       2.112   Center_corrected
    SLICE_X82Y72.CLK     Tceck                 0.205   Register0/Flip9/Q
                                                       Register0/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.077ns logic, 3.684ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_steady/Flip/Q (FF)
  Destination:          Register0/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.872 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_steady/Flip/Q to Register0/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.AQ      Tcko                  0.456   Center_steady/Flip/Q
                                                       Center_steady/Flip/Q
    SLICE_X59Y88.A3      net (fanout=1)        0.493   Center_steady/Flip/Q
    SLICE_X59Y88.AMUX    Tilo                  0.352   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X82Y72.CE      net (fanout=13)       2.112   Center_corrected
    SLICE_X82Y72.CLK     Tceck                 0.205   Register0/Flip9/Q
                                                       Register0/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.013ns logic, 2.605ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip3/Q (FF)
  Destination:          Register0/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.872 - 0.824)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip3/Q to Register0/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y88.AQ      Tcko                  0.518   Center_debounce/Flip3/Q
                                                       Center_debounce/Flip3/Q
    SLICE_X59Y88.A5      net (fanout=1)        0.261   Center_debounce/Flip3/Q
    SLICE_X59Y88.AMUX    Tilo                  0.320   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X82Y72.CE      net (fanout=13)       2.112   Center_corrected
    SLICE_X82Y72.CLK     Tceck                 0.205   Register0/Flip9/Q
                                                       Register0/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.043ns logic, 2.373ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Register2/Q_6 (SLICE_X70Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register2/count_6 (FF)
  Destination:          Register2/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register2/count_6 to Register2/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y73.CQ      Tcko                  0.164   Register2/count<7>
                                                       Register2/count_6
    SLICE_X70Y73.CX      net (fanout=2)        0.067   Register2/count<6>
    SLICE_X70Y73.CLK     Tckdi       (-Th)     0.064   Register2/count<7>
                                                       Register2/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.100ns logic, 0.067ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point Register2/Q_7 (SLICE_X70Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register2/count_7 (FF)
  Destination:          Register2/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register2/count_7 to Register2/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y73.DQ      Tcko                  0.164   Register2/count<7>
                                                       Register2/count_7
    SLICE_X70Y73.DX      net (fanout=2)        0.067   Register2/count<7>
    SLICE_X70Y73.CLK     Tckdi       (-Th)     0.064   Register2/count<7>
                                                       Register2/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.100ns logic, 0.067ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point Register2/Q_14 (SLICE_X70Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register2/count_14 (FF)
  Destination:          Register2/Q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register2/count_14 to Register2/Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y75.CQ      Tcko                  0.164   Register2/count<15>
                                                       Register2/count_14
    SLICE_X70Y75.CX      net (fanout=2)        0.067   Register2/count<14>
    SLICE_X70Y75.CLK     Tckdi       (-Th)     0.064   Register2/count<15>
                                                       Register2/Q_14
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.100ns logic, 0.067ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Down_debounce/Flip2/Q/CLK
  Logical resource: Down_debounce/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X34Y70.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Down_debounce/Flip2/Q/CLK
  Logical resource: Down_debounce/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X34Y70.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.022|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3926 paths, 0 nets, and 723 connections

Design statistics:
   Minimum period:   5.022ns{1}   (Maximum frequency: 199.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 29 02:10:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 667 MB



