@Article{Farrell1998,
  author =  {J. A. Farrell and T. C. Fischer},
  title = 	 {Issue Logic for a 600-{MHz} Out-of-Order Execution Microprocessor},
  journal = 	 {Journal of Solid-State Circuits},
  year = 	 {1998},
  volume =	 {33},
  number =	 {5},
  pages =	 {707--712},
  month =	 {May}
}

@InProceedings{kobayashi2013,
  author = 	 {小林誠弥 and 塩谷亮太 and 安藤秀樹},
  title = 	 {タグの2段階比較による発行キューの消費エネルギー削減},
  booktitle = {2013年先進的計算基盤システムシンポジウム},
  pages = 	 {2-9},
  year = 	 {2014年5月}
}

@inproceedings{yamaguchi2011,
  author = {K. Yamaguchi and Y. Kora and H. Ando},
  title = {Evaluation of Issue Queue Delay: Banking Tag {RAM} and Identifying Correct Critical Path},
  booktitle = {Proceedings of the 29th International Conference on Computer Design},
  pages = {313-319},
  month = {October},
  year = {2011}
}

@Article{Yamaguchi2012,
  author = 	 {K. Yamaguchi and Y. Kora and H. Ando},
  title = 	 {Delay Evaluation of Issue Queue in Superscalar Processors with Banking Tag {RAM} and Correct Critical Path Identification},
  journal = 	 {IEICE Transactions on Information and Systems},
  year = 	 {2012},
  volume = 	 {E95-D},
  number = 	 {9},
  pages = 	 {2235-2246},
  month = 	 {September},
}

@Misc{yamaguchi-thesis,
  author = 	 {山口恭平},
  title = 	 {命令発行キューのクリティカルパスの遅延測定},
  howpublished = {名古屋大学工学部電気電子・情報工学科，卒業論文},
  OPTmonth = 	 {},
  year = 	 {2011年3月},
}



@inproceedings{mcpat:li2009,
  author = {S. Li and J. H. Ahn and R. D. Strong and J. B. Brockman and D. M. Tullsen and N. P. Jouppi},
  title =  {{McPAT}: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures},
  booktitle = {Proceedings of the 42nd Annual International Symposium on Microarchitecture},
  year = {2009},
  pages = {469--480},
  month = {December}
}

@InProceedings{Henry2000,
  author = 	 {D. S. Henry and B. C. Kuszmaul and G. H. Loh and R. Sami},
  title = 	 {Circuits for wide-window superscalar processors },
  booktitle = {Proceedings of the 27th International Symposium on Computer Architecture},
  pages = 	 {236-247},
  year = 	 {2000},
  month = 	 {June},
}

@inproceedings{goshima2001,
  author = {M. Goshima and K. Nishino and T. Kitamura and Y. Nakashima and S. Tomita and S. Mori},
  title = {A high-speed dynamic instruction scheduling scheme for superscalar processors},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  pages = {225--236},
  month = {December},
  year = {2001}
}

@inproceedings{brown2001,
  author = {M. D. Brown and J. Stark and Y. N. Patt},
  title = {Select-free instruction scheduling logic},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  pages = {204-213},
  month = {December},
  year = {2001},
}

@InProceedings{ernst2002,
  author = 	 {D. Ernst and T. Austin},
  title = 	 {Efficient Dynamic Scheduling Through Tag Ellimination},
  booktitle =	 {Proceedings of the 29th Annual International Symposium on Computer Architecture},
  pages =	 {37-46},
  year =	 {2002},
  month =	 {May}
}

@InProceedings{Lebeck2002,
  author = 	 {A. R. Lebeck and J. Koppanalil and T. Li and J. Patwardhan and E. Rotenberg},
  title = 	 {A Large, Fast Instruction Window for Tolerating Cache Misses},
  booktitle =	 {Proceedings of the 29th Annual International Symposium on Computer Architecture},
  pages =	 {59--70},
  year =	 2002,
  month =	 {May}
}

@InProceedings{Kim2003,
  author = 	 {I. Kim and M. H. Lipasti},
  title = 	 {Macro-op Scheduling: Relaxing Scheduling Loop Constraints},
  booktitle = {Proceedings of the 36th Annual International Symposium on Microarchitecture },
  pages = 	 {277-289},
  year = 	 {2003},
  month = 	 {December},
}

@inproceedings{Stark2000,
 author = {J. Stark and M. D. Brown and Y. N. Patt},
 title = {On pipelining dynamic instruction scheduling logic},
 booktitle = {Proceedings of the 33rd Annual International Symposium on Microarchitecture},
 year = {2000},
 month = {December},
 pages = {57--66},
}

@InProceedings{Raasch2002,
  author = 	 {S. E. Raasch and N. L. Binkert and S. K. Reinhardt},
  title = 	 {A scalable instruction queue design using dependence chains},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer Architecture
},
  pages = 	 {318-329 },
  year = 	 {2002},
  month = 	 {May},
}

@inproceedings{Michaud2001,
 author = {P. Michaud and A. Seznec},
 title = {Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors},
 booktitle = {Proceedings of the Seventh International Symposium on High-Performance Computer Architecture },
 year = {2001},
 pages = {27-36},
 month = {January}
}

@InProceedings{brekelbaum2002,
  OPTauthor = 	 {E. Brekelbaum and J. Rupley II and C. Wilkerson and B. Black},
  author = 	 {E. Brekelbaum and J. Rupley and C. Wilkerson and B. Black},
  title = 	 {Hierarchical Scheduling Windows},
  booktitle =	 {Proceedings of the 35th Annual International Symposium on Microarchitecture},
  pages =	 {27--36},
  month =	 {November},
  year =	 2002
}

@article{abella2003,
  author = {J. Abella and R. Canal and A. Gonz{\'a}lez},
  title = {Power- and complexity-aware issue queue designs},
  journal = {IEEE Micro},
  year = {2003},
  volme = {23},
  no = {5},
  pages = {50-58},
  month = {September-October}
}

@inproceedings{ponomarev2001,
  author = {D. Ponomarev and G. Kucuk and K. Ghose},
  title = {Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  pages = {90-101},
  month = {December},
  year = {2001}
}

@inproceedings{folegnani2001,
  author = {D. Folegnani and A. Gonz\'alez},
  title = {Energy-effective issue logic},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer Architecture},
  pages = {230-239},
  month = {June},
  year = {2001}
}

@InProceedings{sassone2007,
  author = 	 {P. G. Sassone and J. {Rupley II} and E. Brekelbaum and G. H. Loh and B. Black},
  title = 	 {Matrix scheduler reloaded},
  booktitle =	 {Proceedings of the 34th Annual International Symposium on Computer Architecture},
  pages =	 {335--346},
  year =	 2007,
  month =	 {June}
}

@InProceedings{Palacharla1997,
  author = 	 {S. Palacharla and N. P. Jouppi and J. E. Smith},
  title = 	 {Complexity-effective superscalar processors},
  booktitle = 	 {Proceedings of the 24th Annual International Symposium on Computer Architecture},
  year = 	 1997,
  month =	 {June},
  pages =	 {206-218},
}

@InProceedings{Gibson2010,
  author = 	 {D. Gibson and D. A. Wood},
  title = 	 {Forwardflow: A scalable core for power-constrained {CMPs}},
  booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
  pages = 	 {14-25},
  year = 	 {2010},
  month = 	 {June},
}

@Book{weste11,
  author =	 {N. H. E. Weste and D. M. Harris},
  title = 	 {CMOS VLSI Design: A Circuits and Systems Perspective, fourth edition},
  publisher = 	 {Addition Wesley},
  year = 	 {2011}
}

@InProceedings{kobayashi-sacsis2013,
  author = 	 {小林誠弥 and 塩谷亮太 and 安藤秀樹},
  title = 	 {タグの2段階比較による発行キューの消費エネルギー削減},
  booktitle = {2013年先進的計算基盤システムシンポジウム SACSIS 2013},
  year = 	 {2013年5月},
  pages = 	 {2-9},
  OPTmonth = 	 {},
}

@Misc{suenaga-thesis,
  author = 	 {末永泰士},
  title = 	 {発行キューの遅延と消費エネルギー測定のための{SPICE}ネットリスト自動生成},
  howpublished = {名古屋大学工学部電気電子・情報工学科，卒業論文},
  OPTmonth = 	 {},
  year = 	 {2017年3月},
}

@Misc{sakai-thesis,
  author = 	 {酒井信二},
  title = 	 {ランダム並びの発行キューにおける命令再配置によるプロセッサの性能向上},
  howpublished = {名古屋大学大学院工学研究科博士課程(前期課程), 修士学位論文},
  OPTmonth = 	 {},
  year = 	 {2017年3月},
}

@Misc{kobayashi-thesis,
  author = 	 {小林誠弥},
  title = 	 {発行キューにおけるタグの2段階比較による消費エネルギー削減},
  howpublished = {名古屋大学大学院工学研究科博士課程(前期課程), 修士学位論文},
  OPTmonth = 	 {},
  year = 	 {2015年3月},
}

@Misc{goshima-thesis,
  author = 	 {M. Goshima},
  title = 	 {Research on high-speed instruction scheduling logic for out-of-order ILP processor},
  howpublished = {Ph.D. dissertation, Kyoto University},
  OPTmonth = 	 {},
  year = 	 {2004},
}

@misc{itrs2012,
  author = {International Technology Roadmap for Semiconductors},
  title = {http://www.itrs2.net/},
}

@InProceedings{Srinath2007,
  author = 	 {S. Srinath and O. Mutlu and H. Kim and Y. N. Patt},
  title = 	 {Feedback directed prefetching: Improving the performance and bandwidth-effciency of hardware prefetchers, },
  OPTcrossref =  {},
  OPTkey = 	 {},
  booktitle = {Proceedings of the 13th International Symposium on High Performance Computer Architecture},
  year = 	 {2007},
  pages = 	 {63–74},
  month = 	 {February},
}


@Article{Pagiamtzis-CAMsurvey2006,
  author = 	 {K. Pagiamtzis and A. Sheikholeslami},
  title = 	 {Content-Addressable Memory ({CAM}) Circuits and Architectures: A Tutorial and Survey},
  journal = 	 {IEEE Journal of Solid-State Circuits},
  year = 	 {2006},
  volume = 	 {41},
  number = 	 {3},
  pages = 	 {712-727},
  month = 	 {March},
}

@InProceedings{Zukowski-ISCAS1997,
  author = 	 {C. A. Zukowski and S.-Y. Wang},
  title = 	 {Use of Selective Precharge for Low-Power Content-Addressable Memories},
  booktitle = {Proceedings of 1997 IEEE International Symposium on Circuits and Systems},
  year = 	 {1997},
  pages = 	 {1788-1791},
  month = 	 {June},
}

@InProceedings{Pagiamtzis-CICC2003,
  author = 	 {K. Pagiamtzis and A. Sheikholeslami},
  title = 	 {Pipelined Match-Lines and Hierarchical Search-Lines for Low-Power Content-Addressable Memories},
  booktitle = {Proceedings of the IEEE 2003 Custom Integrated Circuits Conference},
  year = 	 {2003},
  pages = 	 {383-386},
  month = 	 {September},
}

@InProceedings{Butler1992,
  author = 	 {M. Butler and Y. Patt},
  title = 	 {An investigation of the performance of various dynamic scheduling techniques},
  booktitle = {Proceedings of the 25th Annual International Symposium on Microarchitecture},
  year = 	 {1992},
  pages = 	 {1-9},
  month = 	 {December},
}

@InProceedings{Alpha21464,
  author = {R. P. Preston and R. W. Badeau and D. W. Bailey and S. L. Bell and L. L. Biro and W. J. Bowhill and D. E.  Dever and S. Felix and R. Gammack and V. Germini and M. K. Gowan and P. Gronowski and D. B. Jackson and S. Mehta and S. V. Morton and J. D. Pickholtz and M. H. Reilly and M. J. Smith},
  title = {Design of an 8-wide Superscalar {RISC} Microprocessor with Simultaneous Multithreading},
  booktitle = {2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers},
  year = {2002},
  pages = {334-472},
  month = {February},
}

@InProceedings{AMD-Bulldozer,
  author = {M. Golden and S. Arekapudi and J. Vinh},
  title = {40-Entry Unified Out-of-Order Scheduler and Integer Execution Unit for the {AMD} {Bulldozer} x86-64 Core},
  booktitle = {2011 IEEE International Solid-State Circuits Conference, Digest of Technical Papers},
  year = {2011},
  pages = {80-82},
  month = {February},
}

@Article{IBM-Power8,
  author = 	 {B. Sinharoy and J. A. Van Norstrand and R. J. Eickemeyer and H. Q. Le and J. Leenstra and D. Q. Nguyen and B. Konigsburg and K. Ward and M. D. Brown and J. E. Moreira and D. Levitan and S. Tung and D. Hrusecky and J. W. Bishop and M. Gschwind and M. Boersma and M. Kroener and M. Kaltenbacha and T. Karkhanis and K. M. Fernsler},
  title = 	 {{IBM POWER8} Processor Core Microarchitecture},
  journal = 	 {IBM Journal of Research and Development},
  year = 	 {2015},
  volume = 	 {59, issue 1},
  OPTnumber = 	 {},
  pages = 	 {2:1 - 2:21},
  month = 	 {January - February},
}

@ARTICLE{H.Homayoun2011,
author={H. Homayoun and A. Sasan and J. Gaudiot and A. Veidenbaum},
title={Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
year={2011},
volume={19},
number={11},
pages={2081-2094},
month={Nov},}

@inproceedings{zhang2004,
 author={C. Zhang and F. Vahid and J. Yang and W. Najjar},
 title={A Way-Halting Cache for Low-Energy High-Performance Systems},
 booktitle = {Proceedings of the 2004 International Symposium on Low Power Electronics and Design},
 year = {2004},
 month = {August},
 pages = {126--131},
}

@misc{model2012,
  title = {http://ptm.asu.edu/}
}

@misc{SimpleScalar,
  note = {http://www.simplescalar.com/},
}

@article{Skadron2004,
 author = {K. Skadron and M. R. Stan and K. Sankaranarayanan and W. Huang and S. Velusamy and D. Tarjan},
 title = {Temperature-aware Microarchitecture: Modeling and Implementation},
 journal = {ACM Transactions on Architecture and Code Optimization},
 volume = {1},
 number = {1},
 month = {March},
 year = {2004},
 pages = {94--125},
} 
