-- VHDL for IBM SMS ALD page 14.15.07.1
-- Title: AR BUS HUNDREDS POS 0 AND 1 BITS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/19/2020 9:19:48 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_15_07_1_AR_BUS_HUNDREDS_POS_0_AND_1_BITS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_A_AR_GT_OUT_HP0B:	 in STD_LOGIC;
		MS_C_AR_GT_OUT_HP0B:	 in STD_LOGIC;
		MS_I_AR_GT_OUT_HP0B:	 in STD_LOGIC;
		MS_B_AR_GT_OUT_HP0B:	 in STD_LOGIC;
		MS_E_AR_GT_OUT_HP0B:	 in STD_LOGIC;
		MS_F_AR_GT_OUT_HP0B:	 in STD_LOGIC;
		MS_D_AR_GT_OUT_HP0B:	 in STD_LOGIC;
		MS_RO_00201_INDEX_ADDR:	 in STD_LOGIC;
		MS_RO_00101_INDEX_ADDR:	 in STD_LOGIC;
		MS_A_AR_GT_OUT_HP1B:	 in STD_LOGIC;
		MS_C_AR_GT_OUT_HP1B:	 in STD_LOGIC;
		MS_I_AR_GT_OUT_HP1B:	 in STD_LOGIC;
		MS_E_AR_GT_OUT_HP1B:	 in STD_LOGIC;
		MS_F_AR_GT_OUT_HP1B:	 in STD_LOGIC;
		MS_D_AR_GT_OUT_HP1B:	 in STD_LOGIC;
		MS_B_AR_GT_OUT_HP1B:	 in STD_LOGIC;
		PS_AR_BUS_HP0B:	 out STD_LOGIC;
		PS_AR_BUS_HP1B:	 out STD_LOGIC);
end ALD_14_15_07_1_AR_BUS_HUNDREDS_POS_0_AND_1_BITS;

architecture behavioral of ALD_14_15_07_1_AR_BUS_HUNDREDS_POS_0_AND_1_BITS is 

	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_3F_A: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_3H_A: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_3B_D <= NOT(MS_A_AR_GT_OUT_HP0B AND MS_C_AR_GT_OUT_HP0B AND MS_I_AR_GT_OUT_HP0B );
	OUT_3C_C <= NOT(MS_B_AR_GT_OUT_HP0B AND MS_E_AR_GT_OUT_HP0B AND MS_F_AR_GT_OUT_HP0B );
	OUT_3D_D <= NOT(MS_D_AR_GT_OUT_HP0B AND MS_RO_00201_INDEX_ADDR AND MS_RO_00101_INDEX_ADDR );
	OUT_3F_A <= NOT(MS_A_AR_GT_OUT_HP1B AND MS_C_AR_GT_OUT_HP1B AND MS_I_AR_GT_OUT_HP1B );
	OUT_3G_D <= NOT(MS_E_AR_GT_OUT_HP1B AND MS_F_AR_GT_OUT_HP1B );
	OUT_3H_A <= NOT(MS_D_AR_GT_OUT_HP1B AND MS_RO_00101_INDEX_ADDR AND MS_B_AR_GT_OUT_HP1B );
	OUT_DOT_1B <= OUT_3B_D OR OUT_3C_C OR OUT_3D_D;
	OUT_DOT_1F <= OUT_3F_A OR OUT_3G_D OR OUT_3H_A;

	PS_AR_BUS_HP0B <= OUT_DOT_1B;
	PS_AR_BUS_HP1B <= OUT_DOT_1F;


end;
