#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Mon Aug 18 00:23:21 2025
# Process ID: 1633410
# Current directory: /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1
# Command line: vivado -log can_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source can_test.tcl
# Log file: /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/can_test.vds
# Journal file: /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/vivado.jou
# Running On: work5.itiv.kit.edu, OS: Linux, CPU Frequency: 2000.000 MHz, CPU Physical cores: 32, Host memory: 540672 MB
#-----------------------------------------------------------
source can_test.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2338.617 ; gain = 97.062 ; free physical = 432328 ; free virtual = 515561
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/GW_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/Gateway_Logik_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-2576] File '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test_sim_netlist.vhdl' referenced by design 'can_test' could not be found.
WARNING: [BD 41-2576] File '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test_sim_netlist.v' referenced by design 'can_test' could not be found.
WARNING: [BD 41-2576] File '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test_stub.vhdl' referenced by design 'can_test' could not be found.
WARNING: [BD 41-2576] File '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test_stub.v' referenced by design 'can_test' could not be found.
WARNING: [BD 41-2576] File '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test.dcp' referenced by design 'can_test' could not be found.
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'AXI_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/GW_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/Gateway_Logik_1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/GW_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/Gateway_Logik_1_0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'can_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'can_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/GW_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/Gateway_Logik_1_0'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.043 ; gain = 242.707 ; free physical = 432342 ; free virtual = 515541
Command: synth_design -top can_test -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/bd/can_test/can_test.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/bd/can_test/can_test.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1633943
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3591.633 ; gain = 230.828 ; free physical = 430953 ; free virtual = 514150
Synthesis current peak Physical Memory [PSS] (MB): peak = 2697.795; parent = 2514.858; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5214.625; parent = 3595.605; children = 1619.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'can_test' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:876]
INFO: [Synth 8-3491] module 'can_test_Gateway_Logik_0_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_Gateway_Logik_0_0/synth/can_test_Gateway_Logik_0_0.vhd:56' bound to instance 'Gateway_Logik_0' of component 'can_test_Gateway_Logik_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1290]
INFO: [Synth 8-638] synthesizing module 'can_test_Gateway_Logik_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_Gateway_Logik_0_0/synth/can_test_Gateway_Logik_0_0.vhd:142]
	Parameter C_M02_AXI_START_DATA_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter C_M02_AXI_TARGET_SLAVE_BASE_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_M02_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M02_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M02_AXI_TRANSACTIONS_NUM bound to: 5 - type: integer 
	Parameter C_M01_AXI_START_DATA_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter C_M01_AXI_TARGET_SLAVE_BASE_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_M01_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_TRANSACTIONS_NUM bound to: 6 - type: integer 
	Parameter C_M00_AXI_START_DATA_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Gateway_Logik_v1_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:5' bound to instance 'U0' of component 'Gateway_Logik_v1_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_Gateway_Logik_0_0/synth/can_test_Gateway_Logik_0_0.vhd:329]
INFO: [Synth 8-638] synthesizing module 'Gateway_Logik_v1_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:129]
WARNING: [Synth 8-5640] Port 'main_freq_test_probe' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:137]
WARNING: [Synth 8-5640] Port 'can_freq_test_probe' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:137]
	Parameter C_M_START_DATA_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Gateway_Logik_v1_0_M00_AXI' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:5' bound to instance 'Gateway_Logik_v1_0_M00_AXI_inst' of component 'Gateway_Logik_v1_0_M00_AXI' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:305]
INFO: [Synth 8-638] synthesizing module 'Gateway_Logik_v1_0_M00_AXI' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:128]
INFO: [Synth 8-226] default block is never used [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:847]
INFO: [Synth 8-256] done synthesizing module 'Gateway_Logik_v1_0_M00_AXI' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:128]
	Parameter C_M_START_DATA_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Gateway_Logik_v1_0_M01_AXI' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:5' bound to instance 'Gateway_Logik_v1_0_M01_AXI_inst' of component 'Gateway_Logik_v1_0_M01_AXI' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:371]
INFO: [Synth 8-638] synthesizing module 'Gateway_Logik_v1_0_M01_AXI' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'Gateway_Logik_v1_0_M01_AXI' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:132]
WARNING: [Synth 8-5640] Port 'receive_from_can0_canid' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'receive_from_can0_candw1' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'receive_from_can0_candw2' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'receive_from_can1_canid' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'receive_from_can1_candw1' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'receive_from_can1_candw2' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'send_to_can0_canid' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'send_to_can0_candw1' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'send_to_can0_candw2' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'send_to_can1_canid' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'send_to_can1_candw1' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'send_to_can1_candw2' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'rx_interrupt_from_can0' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'rx_interrupt_from_can1' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'tx_interrupt_to_can0' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
WARNING: [Synth 8-5640] Port 'tx_interrupt_to_can1' is missing in component declaration [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:246]
	Parameter C_M_START_DATA_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Gateway_Logik_v1_0_M02_AXI' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:5' bound to instance 'Gateway_Logik_v1_0_M02_AXI_inst' of component 'Gateway_Logik_v1_0_M02_AXI' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:424]
INFO: [Synth 8-638] synthesizing module 'Gateway_Logik_v1_0_M02_AXI' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:114]
INFO: [Synth 8-226] default block is never used [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'Gateway_Logik_v1_0_M02_AXI' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'Gateway_Logik_v1_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'can_test_Gateway_Logik_0_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_Gateway_Logik_0_0/synth/can_test_Gateway_Logik_0_0.vhd:142]
INFO: [Synth 8-638] synthesizing module 'can_test_Gateway_Logik_0_axi_periph_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:372]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_NYYE1T' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:269]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_NYYE1T' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'can_test_Gateway_Logik_0_axi_periph_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:372]
INFO: [Synth 8-638] synthesizing module 'can_test_Gateway_Logik_0_axi_periph_1_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:541]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1G41L2L' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:168]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1G41L2L' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'can_test_Gateway_Logik_0_axi_periph_1_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:541]
INFO: [Synth 8-3491] module 'can_test_axi_bram_ctrl_0_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_0/synth/can_test_axi_bram_ctrl_0_0.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'can_test_axi_bram_ctrl_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'can_test_axi_bram_ctrl_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_0/synth/can_test_axi_bram_ctrl_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_0/synth/can_test_axi_bram_ctrl_0_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'axi_lite' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'can_test_axi_bram_ctrl_0_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_0/synth/can_test_axi_bram_ctrl_0_0.vhd:92]
INFO: [Synth 8-3491] module 'can_test_axi_bram_ctrl_0_bram_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_bram_0/synth/can_test_axi_bram_ctrl_0_bram_0.vhd:59' bound to instance 'axi_bram_ctrl_0_bram' of component 'can_test_axi_bram_ctrl_0_bram_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1491]
INFO: [Synth 8-638] synthesizing module 'can_test_axi_bram_ctrl_0_bram_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_bram_0/synth/can_test_axi_bram_ctrl_0_bram_0.vhd:72]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.867232 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195323' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_bram_0/synth/can_test_axi_bram_ctrl_0_bram_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'can_test_axi_bram_ctrl_0_bram_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_axi_bram_ctrl_0_bram_0/synth/can_test_axi_bram_ctrl_0_bram_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'can_test_axi_mem_intercon_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:714]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_15B6EX' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:61]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_15B6EX' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'can_test_axi_mem_intercon_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:714]
INFO: [Synth 8-3491] module 'can_test_can_0_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/synth/can_test_can_0_0.vhd:59' bound to instance 'can_0' of component 'can_test_can_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'can_test_can_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/synth/can_test_can_0_0.vhd:87]
	Parameter c_can_rx_dpth bound to: 64 - type: integer 
	Parameter c_can_tx_dpth bound to: 64 - type: integer 
	Parameter c_can_num_acf bound to: 0 - type: integer 
	Parameter c_c2s_mtbf_stages bound to: 4 - type: integer 
	Parameter c_s2c_mtbf_stages bound to: 2 - type: integer 
	Parameter c_s_axi_addr_width bound to: 8 - type: integer 
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter c_family bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'can_v5_0_30' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8f5b/hdl/can_v5_0_rfs.vhd:16198' bound to instance 'U0' of component 'can_v5_0_30' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/synth/can_test_can_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:705]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:705]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8964]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (0#1) [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8964]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'can_test_can_0_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/synth/can_test_can_0_0.vhd:87]
INFO: [Synth 8-3491] module 'can_test_can_1_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/synth/can_test_can_1_0.vhd:59' bound to instance 'can_1' of component 'can_test_can_1_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1576]
INFO: [Synth 8-638] synthesizing module 'can_test_can_1_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/synth/can_test_can_1_0.vhd:87]
	Parameter c_can_rx_dpth bound to: 64 - type: integer 
	Parameter c_can_tx_dpth bound to: 64 - type: integer 
	Parameter c_can_num_acf bound to: 0 - type: integer 
	Parameter c_c2s_mtbf_stages bound to: 4 - type: integer 
	Parameter c_s2c_mtbf_stages bound to: 2 - type: integer 
	Parameter c_s_axi_addr_width bound to: 8 - type: integer 
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter c_family bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'can_v5_0_30' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8f5b/hdl/can_v5_0_rfs.vhd:16198' bound to instance 'U0' of component 'can_v5_0_30' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/synth/can_test_can_1_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'can_test_can_1_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/synth/can_test_can_1_0.vhd:87]
INFO: [Synth 8-3491] module 'can_test_clk_wiz_0_2' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.v:69' bound to instance 'clk_wiz_0' of component 'can_test_clk_wiz_0_2' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1602]
INFO: [Synth 8-6157] synthesizing module 'can_test_clk_wiz_0_2' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.v:69]
INFO: [Synth 8-6157] synthesizing module 'can_test_clk_wiz_0_2_clk_wiz' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 50 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'can_test_clk_wiz_0_2_clk_wiz' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'can_test_clk_wiz_0_2' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.v:69]
INFO: [Synth 8-3491] module 'can_test_frequency_test_0_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_frequency_test_0_0/synth/can_test_frequency_test_0_0.vhd:56' bound to instance 'frequency_test_0' of component 'can_test_frequency_test_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1609]
INFO: [Synth 8-638] synthesizing module 'can_test_frequency_test_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_frequency_test_0_0/synth/can_test_frequency_test_0_0.vhd:65]
INFO: [Synth 8-3491] module 'frequency_test' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/frequency_test.vhd:34' bound to instance 'U0' of component 'frequency_test' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_frequency_test_0_0/synth/can_test_frequency_test_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'frequency_test' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/frequency_test.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'frequency_test' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/frequency_test.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'can_test_frequency_test_0_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_frequency_test_0_0/synth/can_test_frequency_test_0_0.vhd:65]
INFO: [Synth 8-3491] module 'can_test_input_register_can_0_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_0_0/synth/can_test_input_register_can_0_0.vhd:56' bound to instance 'input_register_can_0' of component 'can_test_input_register_can_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1616]
INFO: [Synth 8-638] synthesizing module 'can_test_input_register_can_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_0_0/synth/can_test_input_register_can_0_0.vhd:64]
INFO: [Synth 8-3491] module 'input_register_can' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/input_register_can.vhd:34' bound to instance 'U0' of component 'input_register_can' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_0_0/synth/can_test_input_register_can_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'input_register_can' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/input_register_can.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'input_register_can' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/input_register_can.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'can_test_input_register_can_0_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_0_0/synth/can_test_input_register_can_0_0.vhd:64]
INFO: [Synth 8-3491] module 'can_test_input_register_can_1_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_1_0/synth/can_test_input_register_can_1_0.vhd:56' bound to instance 'input_register_can_1' of component 'can_test_input_register_can_1_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1622]
INFO: [Synth 8-638] synthesizing module 'can_test_input_register_can_1_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_1_0/synth/can_test_input_register_can_1_0.vhd:64]
INFO: [Synth 8-3491] module 'input_register_can' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/input_register_can.vhd:34' bound to instance 'U0' of component 'input_register_can' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_1_0/synth/can_test_input_register_can_1_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'can_test_input_register_can_1_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_input_register_can_1_0/synth/can_test_input_register_can_1_0.vhd:64]
INFO: [Synth 8-3491] module 'can_test_proc_sys_reset_0_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/synth/can_test_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'can_test_proc_sys_reset_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1628]
INFO: [Synth 8-638] synthesizing module 'can_test_proc_sys_reset_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/synth/can_test_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/synth/can_test_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:132132]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'can_test_proc_sys_reset_0_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/synth/can_test_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'can_test_tx_pulse_generator_0_0' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_tx_pulse_generator_0_0/synth/can_test_tx_pulse_generator_0_0.vhd:56' bound to instance 'tx_pulse_generator_0' of component 'can_test_tx_pulse_generator_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:1641]
INFO: [Synth 8-638] synthesizing module 'can_test_tx_pulse_generator_0_0' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_tx_pulse_generator_0_0/synth/can_test_tx_pulse_generator_0_0.vhd:64]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'tx_pulse_generator' declared at '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/tx_pulse_generator.vhd:14' bound to instance 'U0' of component 'tx_pulse_generator' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_tx_pulse_generator_0_0/synth/can_test_tx_pulse_generator_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'tx_pulse_generator' [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/tx_pulse_generator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'tx_pulse_generator' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/sources_1/new/tx_pulse_generator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'can_test_tx_pulse_generator_0_0' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_tx_pulse_generator_0_0/synth/can_test_tx_pulse_generator_0_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'can_test' (0#1) [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/synth/can_test.vhd:876]
WARNING: [Synth 8-6014] Unused sequential element first_run_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:603]
WARNING: [Synth 8-6014] Unused sequential element can_config_status_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:751]
WARNING: [Synth 8-6014] Unused sequential element power_up_stat_awaddr_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element power_up_stat_wdata_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:754]
WARNING: [Synth 8-6014] Unused sequential element can_send_state_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:1082]
WARNING: [Synth 8-6014] Unused sequential element can_msg_pending_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:1083]
WARNING: [Synth 8-6014] Unused sequential element status_reg_val_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:1094]
WARNING: [Synth 8-3848] Net main_freq_test_probe in module/entity Gateway_Logik_v1_0_M00_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:33]
WARNING: [Synth 8-3848] Net can_freq_test_probe in module/entity Gateway_Logik_v1_0_M00_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:34]
WARNING: [Synth 8-3848] Net interrupt_enabled_led in module/entity Gateway_Logik_v1_0_M00_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M00_AXI.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element first_run_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:584]
WARNING: [Synth 8-6014] Unused sequential element can_config_status_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element power_up_stat_awaddr_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element power_up_stat_wdata_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element can_send_state_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:992]
WARNING: [Synth 8-6014] Unused sequential element can_msg_pending_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:993]
WARNING: [Synth 8-6014] Unused sequential element status_reg_val_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M01_AXI.vhd:1004]
WARNING: [Synth 8-3848] Net SEND_TO_CAN0_CANID in module/entity Gateway_Logik_v1_0_M02_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:36]
WARNING: [Synth 8-3848] Net SEND_TO_CAN0_CANDW1 in module/entity Gateway_Logik_v1_0_M02_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:37]
WARNING: [Synth 8-3848] Net SEND_TO_CAN0_CANDW2 in module/entity Gateway_Logik_v1_0_M02_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:38]
WARNING: [Synth 8-3848] Net SEND_TO_CAN1_CANID in module/entity Gateway_Logik_v1_0_M02_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:39]
WARNING: [Synth 8-3848] Net SEND_TO_CAN1_CANDW1 in module/entity Gateway_Logik_v1_0_M02_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:40]
WARNING: [Synth 8-3848] Net SEND_TO_CAN1_CANDW2 in module/entity Gateway_Logik_v1_0_M02_AXI does not have driver. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/7f80/hdl/Gateway_Logik_v1_0_M02_AXI.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arready_reg_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8429]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rvalid_set_r_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8430]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rlast_set_r_reg was removed.  [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8431]
WARNING: [Synth 8-7129] Port CAN_POWERUP in module tx_pulse_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CAN_CLK in module can_tl_arbit is either unconnected or has no load
WARNING: [Synth 8-7129] Port TXE_TX_EN in module can_tl_arbit is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[12] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[11] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[10] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[9] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[8] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[7] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[6] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[5] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[4] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[3] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[2] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IC_REG_AFR[0] in module CAN_TL_SYNCH is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[12] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[11] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[10] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[9] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[8] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[7] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[6] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[5] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[4] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[3] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[2] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module can_sync_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module can_sync_block__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3864.547 ; gain = 503.742 ; free physical = 430965 ; free virtual = 514163
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5483.570; parent = 3864.551; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3864.547 ; gain = 503.742 ; free physical = 430968 ; free virtual = 514167
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5483.570; parent = 3864.551; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3864.547 ; gain = 503.742 ; free physical = 430968 ; free virtual = 514167
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5483.570; parent = 3864.551; children = 1619.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3875.516 ; gain = 0.000 ; free physical = 430982 ; free virtual = 514180
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/can_test_can_0_0.xdc] for cell 'can_0/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/can_test_can_0_0.xdc] for cell 'can_0/U0'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/can_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/can_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/can_test_can_1_0.xdc] for cell 'can_1/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/can_test_can_1_0.xdc] for cell 'can_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'user_si570_sysclk_clk_p' already exists, overwriting the previous clock with the same name. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test_ooc.xdc:9]
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test_ooc.xdc]
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/can_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/can_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/can_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/can_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/can_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/can_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3976.348 ; gain = 0.000 ; free physical = 430921 ; free virtual = 514119
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 356 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 352 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3976.348 ; gain = 0.000 ; free physical = 430921 ; free virtual = 514119
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3976.348 ; gain = 615.543 ; free physical = 431042 ; free virtual = 514241
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5563.355; parent = 3944.336; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3976.348 ; gain = 615.543 ; free physical = 431042 ; free virtual = 514241
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5563.355; parent = 3944.336; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for can_0/U0. (constraint file  /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/dont_touch.xdc, line 50).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_0/U0. (constraint file  /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0/inst. (constraint file  /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for can_1/U0. (constraint file  /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/dont_touch.xdc, line 69).
Applied set_property KEEP_HIERARCHY = SOFT for can_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for input_register_can_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tx_pulse_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frequency_test_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for can_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for input_register_can_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Gateway_Logik_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Gateway_Logik_0_axi_periph_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Gateway_Logik_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for can_0/U0/\core_options.cantop_i /CANCORE_LOGIC_I/ol/memrx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for can_1/U0/\core_options.cantop_i /CANCORE_LOGIC_I/ol/memrx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for can_0/U0/\core_options.cantop_i /CANCORE_LOGIC_I/ol/memtx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for can_1/U0/\core_options.cantop_i /CANCORE_LOGIC_I/ol/memtx. (constraint file  auto generated constraint).
Applied set_property KEEP = true for user_si570_sysclk_clk_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for user_si570_sysclk_clk_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3976.348 ; gain = 615.543 ; free physical = 431043 ; free virtual = 514241
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5563.355; parent = 3944.336; children = 1619.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'Gateway_Logik_v1_0_M00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'Gateway_Logik_v1_0_M01_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'Gateway_Logik_v1_0_M02_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CAN_TL_BSP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
              init_write |                               01 |                               01
               init_read |                               10 |                               10
            init_compare |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'Gateway_Logik_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
              init_write |                               01 |                               01
               init_read |                               10 |                               10
            init_compare |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'Gateway_Logik_v1_0_M01_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
              init_write |                               01 |                               01
               init_read |                               10 |                               10
            init_compare |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'Gateway_Logik_v1_0_M02_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              011
                 rd_data |                           010000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                 0001000000000000 |                             0000
                    idle |                 0000100000000000 |                             0001
                      id |                 0000001000000000 |                             0010
                     ctl |                 0000000000000001 |                             0011
                    data |                 0000000000010000 |                             0100
                     crc |                 0000000000100000 |                             0101
                     ack |                 1000000000000000 |                             0110
                     eof |                 0010000000000000 |                             0111
                 ifspace |                 0100000000000000 |                             1000
                   oload |                 0000000001000000 |                             1101
                  errext |                 0000000100000000 |                             1010
                 eodelim |                 0000000010000000 |                             1110
                  erract |                 0000000000000100 |                             1001
                 errpass |                 0000000000001000 |                             1011
                    boff |                 0000000000000010 |                             1111
                   sustx |                 0000010000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CAN_TL_BSP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3976.348 ; gain = 615.543 ; free physical = 431035 ; free virtual = 514235
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5563.355; parent = 3944.336; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_tdpram:/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_tdpram:/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (U0/Gateway_Logik_v1_0_M02_AXI_inst/FSM_sequential_mst_exec_state_reg[1]) is unused and will be removed from module can_test_Gateway_Logik_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Gateway_Logik_v1_0_M02_AXI_inst/FSM_sequential_mst_exec_state_reg[0]) is unused and will be removed from module can_test_Gateway_Logik_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]) is unused and will be removed from module can_test_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]) is unused and will be removed from module can_test_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module can_test_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module can_test_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module can_test_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]) is unused and will be removed from module can_test_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/acfrqgen.OLSYNC_ACFRQ_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/FMER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/SLEEP_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/SLEEP_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/SLEEP_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlsync/SLEEP_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.FOR_REG_PLEVEL_IN[0].REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.FOR_REG_PLEVEL_IN[1].REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module can_top.
INFO: [Synth 8-3332] Sequential element (CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module can_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 3976.348 ; gain = 615.543 ; free physical = 430995 ; free virtual = 514208
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.863; parent = 2672.959; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5563.355; parent = 3944.336; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'user_si570_sysclk_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 4216.770 ; gain = 855.965 ; free physical = 430430 ; free virtual = 513642
Synthesis current peak Physical Memory [PSS] (MB): peak = 3298.902; parent = 3116.467; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5835.793; parent = 4216.773; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 4254.816 ; gain = 894.012 ; free physical = 430398 ; free virtual = 513611
Synthesis current peak Physical Memory [PSS] (MB): peak = 3310.367; parent = 3127.932; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5873.840; parent = 4254.820; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430389 ; free virtual = 513602
Synthesis current peak Physical Memory [PSS] (MB): peak = 3315.516; parent = 3133.080; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ACF_RQ_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_RSTST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_SLEEP_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_LBACK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_BIDLE_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ERRWRN_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ESTAT_FS1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ESTAT_FS1_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_SYNC_ECR_WEN_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_ACKER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_BERR_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_FMER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_STER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_CRCER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_RSTST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_LBACK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_BIDLE_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ERRWRN_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ESTAT_FS1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ESTAT_FS1_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ACFBSY_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_ARBLST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_TXOK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_RXOK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_BSOFF_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlsync/IC_REG_MSR_SLEEP_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlsync/IC_REG_MSR_LBACK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlom/EMU_WR_ACK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ACF_RQ_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_RSTST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_SLEEP_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_LBACK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_BIDLE_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ERRWRN_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ESTAT_FS1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/olsync/IC_SYNC_SR_ESTAT_FS1_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_SYNC_ECR_WEN_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_ACKER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_BERR_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_FMER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_STER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ESR_CRCER_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_RSTST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_LBACK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_SLEEP_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_BIDLE_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ERRWRN_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ESTAT_FS1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ESTAT_FS1_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_SR_ACFBSY_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_ARBLST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_TXOK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_RXOK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_BSOFF_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlsync/IC_REG_MSR_SLEEP_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlsync/IC_REG_MSR_LBACK_FS1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin CANCORE_LOGIC_I/tl/tlom/EMU_WR_ACK_FS1_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430391 ; free virtual = 513603
Synthesis current peak Physical Memory [PSS] (MB): peak = 3315.997; parent = 3133.562; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430391 ; free virtual = 513603
Synthesis current peak Physical Memory [PSS] (MB): peak = 3315.997; parent = 3133.562; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430391 ; free virtual = 513604
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.201; parent = 3133.766; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430356 ; free virtual = 513569
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.201; parent = 3133.766; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430382 ; free virtual = 513594
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.201; parent = 3133.766; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430382 ; free virtual = 513594
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.201; parent = 3133.766; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY8     |     4|
|3     |LUT1       |    88|
|4     |LUT2       |   177|
|5     |LUT3       |   218|
|6     |LUT4       |   209|
|7     |LUT5       |   295|
|8     |LUT6       |   660|
|9     |MMCME4_ADV |     1|
|10    |MUXF7      |    18|
|11    |RAMB18E2   |     1|
|12    |RAMB36E2   |     2|
|13    |SRL16      |     1|
|14    |FDCE       |   353|
|15    |FDPE       |    13|
|16    |FDR        |   141|
|17    |FDRE       |   904|
|18    |FDSE       |    45|
|19    |IBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 4262.824 ; gain = 902.020 ; free physical = 430382 ; free virtual = 513594
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.201; parent = 3133.766; children = 182.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5881.848; parent = 4262.828; children = 1619.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 408 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 4262.824 ; gain = 790.219 ; free physical = 430413 ; free virtual = 513626
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 4262.832 ; gain = 902.020 ; free physical = 430413 ; free virtual = 513626
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4262.832 ; gain = 0.000 ; free physical = 430538 ; free virtual = 513750
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4321.555 ; gain = 0.000 ; free physical = 430454 ; free virtual = 513666
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 141 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: eb7dc67b
INFO: [Common 17-83] Releasing license: Synthesis
378 Infos, 218 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 4321.555 ; gain = 1712.512 ; free physical = 430593 ; free virtual = 513805
INFO: [Coretcl 2-1174] Renamed 88 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/can_test_synth_1/can_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file can_test_utilization_synth.rpt -pb can_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 18 00:25:01 2025...
