library ieee;
use ieee.std_logic_1164.all;

entity mux2x1 is
port(UA, UL : in std_logic_vector(2 downto 0);
		sel2 : in std_logic_vector(1 downto 0);
		salmux: out std_logic_vector(2 downto 0)
		);
end entity mux4x1;