set_min_delay 10 -from port1 -rise_through * -to core_clock -ignore_clock_latency -probe
