<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><script type="text/javascript" src="../page_head.js"></script>

<h3><a href="../index.htm">掌機</a> - TRIMUI - Assembly - <b>CCU</b></h3>
<hr size="1"><br>
<p>
參考資料：<br>
http://nano.lichee.pro/<br>
https://mangopi.org/mangopi_r<br>
https://github.com/allwinner-zh/linux-3.4-sunxi/blob/master/drivers/i2c/busses/i2c-sunxi.c<br><br>

System Bus<br>
<img src="trimui_asm_ccu/1.jpg" class="maxSize"><br><br>

Bus Clock Tree<br>
<img src="trimui_asm_ccu/2.jpg" class="maxSize"><br><br>

Base Address<br>
<img src="trimui_asm_ccu/3.jpg" class="maxSize"><br><br>

暫存器<br>
<img src="trimui_asm_ccu/4.jpg" class="maxSize"><br><br>

速度
</p>
<table>
<tr><th>模組</th><th>預設</th><th>範圍</th></tr>
<tr><td>CPU</td><td>408MHz</td><td>200MHz~2.6GHz</td></tr>
<tr><td>AUDIO</td><td>24.571MHz</td><td>20MHz~200MHz</td></tr>
<tr><td>VIDEO</td><td>297MHz</td><td>30MHz~600MHz</td></tr>
<tr><td>VE</td><td>210MHz</td><td>30MHz~600MHz</td></tr>
<tr><td>DDR</td><td>312MHz</td><td>24MHz~3GHz</td></tr>
<tr><td>PERIPH</td><td>600MHz</td><td>200MHz~1.8GHz</td></tr>
</table><br>

<p>
CPU速度計算公式
</p>
<pre>
PLL = (24MHz*N*K)/(M*P)

N = 30
K = 1
M = 1
P = 1
PLL = (24MHz*30*1)/(1*1) = 720MHz
</pre><br>

<p>
main.s
</p>
<pre class="brush:asm">
    .global _start

    .equiv CCU_BASE,         0x01c20000
    .equiv GPIO_BASE,        0x01c20800
    .equiv PLL_CPU_CTRL_REG, 0x0000
    .equiv CPU_CLK_SRC_REG,  0x0050
    .equiv PE,               (0x24 * 4)
    .equiv PORT_CFG0,        0x00
    .equiv PORT_DATA,        0x10

    .arm
    .text
_start:
    .long 0xea000016
    .byte 'e', 'G', 'O', 'N', '.', 'B', 'T', '0'
    .long 0, __spl_size
    .byte 'S', 'P', 'L', 2
    .long 0, 0
    .long 0, 0, 0, 0, 0, 0, 0, 0
    .long 0, 0, 0, 0, 0, 0, 0, 0
     
_vector:
    b reset
    b .
    b .
    b .
    b .
    b .
    b .
    b .
     
reset:
    ldr r0, =CCU_BASE
    ldr r1, =(1 &lt;&lt; 31) | (29 &lt;&lt; 8)
    str r1, [r0, #PLL_CPU_CTRL_REG]
1:
    ldr r1, [r0, #PLL_CPU_CTRL_REG]
    tst r1, #(1 &lt;&lt; 28)
    beq 1b
    
    ldr r0, =CCU_BASE
    ldr r1, =(3 &lt;&lt; 16)
    str r1, [r0, #CPU_CLK_SRC_REG]
  
    ldr r0, =GPIO_BASE
    ldr r1, =0x100000
    str r1, [r0, #(PE + PORT_CFG0)]
0:
    ldr r1, =0x20
    str r1, [r0, #(PE + PORT_DATA)]
    ldr r2, =1000000
1:
    subs r2, #1
    bne 1b
    ldr r1, =0x00
    str r1, [r0, #(PE + PORT_DATA)]
    ldr r2, =1000000
2:
    subs r2, #1
    bne 2b
    b 0b
    .end
</pre><br>
<p>
完成<br>
<img src="trimui_asm_led/1.jpg" class="maxSize"><br>
<img src="trimui_asm_led/2.jpg" class="maxSize">
</p>

<br><script type="text/javascript" src="../tail.js"></script>
