
*** Running vivado
    with args -log main_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_module.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main_module.tcl -notrace
Command: synth_design -top main_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1195.734 ; gain = 227.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:32]
	Parameter n bound to: 8 - type: integer 
	Parameter k bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:21]
WARNING: [Synth 8-3848] Net commands[7] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[8] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[9] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[10] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[11] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[12] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[13] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[14] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
WARNING: [Synth 8-3848] Net commands[15] in module/entity main_module does not have driver. [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:38]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (2#1) [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1268.910 ; gain = 300.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1268.910 ; gain = 300.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1268.910 ; gain = 300.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1268.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/constrs_1/new/automatic XDC.xdc]
Finished Parsing XDC File [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/constrs_1/new/automatic XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/constrs_1/new/automatic XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1369.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1369.977 ; gain = 401.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1369.977 ; gain = 401.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1369.977 ; gain = 401.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:133]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.srcs/sources_1/new/Final_lab.v:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1369.977 ; gain = 401.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 54    
	   4 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 54    
	   4 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'commands_reg[6][3]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][3]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][3]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][3]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][3]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[1][3]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[0][3]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[6][2]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][2]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][2]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][2]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][2]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[1][2]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[0][2]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[6][1]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][1]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][1]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][1]' (FDSE) to 'commands_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][1]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[1][1]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[0][1]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[6][0]' (FDSE) to 'commands_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][0]' (FDSE) to 'commands_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][0]' (FDSE) to 'commands_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][0]' (FDRE) to 'commands_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][0]' (FDSE) to 'commands_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[1][0]' (FDSE) to 'commands_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[0][0]' (FDSE) to 'commands_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'commands_reg[6][4]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][4]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][4]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][4]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][4]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[1][4]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[0][4]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[6][7]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][7]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][7]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][7]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][7]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[1][7]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[0][7]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[6][6]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][6]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][6]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][6]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][6]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[1][6]' (FDSE) to 'commands_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[0][6]' (FDRE) to 'commands_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[6][5]' (FDSE) to 'commands_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[5][5]' (FDRE) to 'commands_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[4][5]' (FDSE) to 'commands_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[3][5]' (FDRE) to 'commands_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'commands_reg[2][5]' (FDRE) to 'commands_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\commands_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\commands_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'registers_reg[0][0]' (FDRE) to 'registers_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[8][0]' (FDRE) to 'registers_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[2][0]' (FDRE) to 'registers_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[1][0]' (FDSE) to 'registers_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[9][0]' (FDSE) to 'registers_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[3][0]' (FDSE) to 'registers_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[6][0]' (FDRE) to 'registers_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[4][0]' (FDRE) to 'registers_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[5][0]' (FDSE) to 'registers_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[12][0]' (FDRE) to 'registers_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'registers_reg[13][0]' (FDSE) to 'registers_reg[15][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\registers_reg[15][0] )
INFO: [Synth 8-3886] merging instance 'registers_reg[0][1]' (FDRE) to 'registers_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[9][1]' (FDRE) to 'registers_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[8][1]' (FDRE) to 'registers_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[1][1]' (FDRE) to 'registers_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[6][1]' (FDSE) to 'registers_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[3][1]' (FDSE) to 'registers_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[2][1]' (FDSE) to 'registers_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[4][1]' (FDRE) to 'registers_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[5][1]' (FDRE) to 'registers_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'registers_reg[14][1]' (FDSE) to 'registers_reg[15][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\registers_reg[15][1] )
INFO: [Synth 8-3886] merging instance 'registers_reg[12][1]' (FDRE) to 'registers_reg[13][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[13][1] )
INFO: [Synth 8-3886] merging instance 'registers_reg[9][2]' (FDRE) to 'registers_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[8][2]' (FDRE) to 'registers_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[3][2]' (FDRE) to 'registers_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[2][2]' (FDRE) to 'registers_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[0][2]' (FDRE) to 'registers_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[1][2] )
INFO: [Synth 8-3886] merging instance 'registers_reg[4][2]' (FDSE) to 'registers_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[5][2]' (FDSE) to 'registers_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[6][2]' (FDSE) to 'registers_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[14][2]' (FDSE) to 'registers_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[15][2]' (FDSE) to 'registers_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'registers_reg[12][2]' (FDSE) to 'registers_reg[13][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\registers_reg[13][2] )
INFO: [Synth 8-3886] merging instance 'registers_reg[6][3]' (FDRE) to 'registers_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[3][3]' (FDRE) to 'registers_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[2][3]' (FDRE) to 'registers_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[4][3]' (FDRE) to 'registers_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[5][3]' (FDRE) to 'registers_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[0][3]' (FDRE) to 'registers_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[1][3] )
INFO: [Synth 8-3886] merging instance 'registers_reg[14][3]' (FDSE) to 'registers_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[15][3]' (FDSE) to 'registers_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[12][3]' (FDSE) to 'registers_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[13][3]' (FDSE) to 'registers_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'registers_reg[8][3]' (FDSE) to 'registers_reg[9][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\registers_reg[9][3] )
INFO: [Synth 8-3886] merging instance 'registers_reg[4][4]' (FDRE) to 'registers_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'registers_reg[5][4]' (FDRE) to 'registers_reg[15][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registers_reg[3][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1369.977 ; gain = 401.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1369.977 ; gain = 401.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1369.977 ; gain = 401.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1382.965 ; gain = 414.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1387.742 ; gain = 419.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1387.742 ; gain = 419.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1387.742 ; gain = 419.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1387.742 ; gain = 419.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1387.742 ; gain = 419.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1387.742 ; gain = 419.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     9|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |    11|
|6     |LUT4   |    12|
|7     |LUT5   |    17|
|8     |LUT6   |    22|
|9     |FDRE   |    62|
|10    |FDSE   |     3|
|11    |IBUF   |     3|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   163|
|2     |  inst1  |clock_divider |    36|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1387.742 ; gain = 419.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 1387.742 ; gain = 318.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1387.742 ; gain = 419.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1399.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1403.082 ; gain = 714.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/VENKAT/OneDrive/Documents/vivado_files/Final_lab/Final_lab.runs/synth_1/main_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_module_utilization_synth.rpt -pb main_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 20:29:24 2024...
