
Example_Any_Frequency.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e6bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000080c  0800e850  0800e850  0000f850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f05c  0800f05c  000112fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800f05c  0800f05c  0001005c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f064  0800f064  000112fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f064  0800f064  00010064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f068  0800f068  00010068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  0800f06c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000031c0  20000300  0800f368  00011300  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200034c0  0800f368  000114c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002596e  00000000  00000000  0001132c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000059bb  00000000  00000000  00036c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ed8  00000000  00000000  0003c658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000179e  00000000  00000000  0003e530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002da6c  00000000  00000000  0003fcce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027bff  00000000  00000000  0006d73a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105715  00000000  00000000  00095339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019aa4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091e0  00000000  00000000  0019aa94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000bd  00000000  00000000  001a3c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000300 	.word	0x20000300
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e834 	.word	0x0800e834

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000304 	.word	0x20000304
 80001cc:	0800e834 	.word	0x0800e834

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96a 	b.w	8000ef4 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	460c      	mov	r4, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14e      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c44:	4694      	mov	ip, r2
 8000c46:	458c      	cmp	ip, r1
 8000c48:	4686      	mov	lr, r0
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	d962      	bls.n	8000d16 <__udivmoddi4+0xde>
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c52:	f1c2 0320 	rsb	r3, r2, #32
 8000c56:	4091      	lsls	r1, r2
 8000c58:	fa20 f303 	lsr.w	r3, r0, r3
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	4319      	orrs	r1, r3
 8000c62:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6a:	fa1f f68c 	uxth.w	r6, ip
 8000c6e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb04 f106 	mul.w	r1, r4, r6
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c8e:	f080 8112 	bcs.w	8000eb6 <__udivmoddi4+0x27e>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 810f 	bls.w	8000eb6 <__udivmoddi4+0x27e>
 8000c98:	3c02      	subs	r4, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a59      	subs	r1, r3, r1
 8000c9e:	fa1f f38e 	uxth.w	r3, lr
 8000ca2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ca6:	fb07 1110 	mls	r1, r7, r0, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb00 f606 	mul.w	r6, r0, r6
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x94>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbe:	f080 80fc 	bcs.w	8000eba <__udivmoddi4+0x282>
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	f240 80f9 	bls.w	8000eba <__udivmoddi4+0x282>
 8000cc8:	4463      	add	r3, ip
 8000cca:	3802      	subs	r0, #2
 8000ccc:	1b9b      	subs	r3, r3, r6
 8000cce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	b11d      	cbz	r5, 8000cde <__udivmoddi4+0xa6>
 8000cd6:	40d3      	lsrs	r3, r2
 8000cd8:	2200      	movs	r2, #0
 8000cda:	e9c5 3200 	strd	r3, r2, [r5]
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d905      	bls.n	8000cf2 <__udivmoddi4+0xba>
 8000ce6:	b10d      	cbz	r5, 8000cec <__udivmoddi4+0xb4>
 8000ce8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e7f5      	b.n	8000cde <__udivmoddi4+0xa6>
 8000cf2:	fab3 f183 	clz	r1, r3
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d146      	bne.n	8000d88 <__udivmoddi4+0x150>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0xcc>
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	f0c0 80f0 	bcc.w	8000ee4 <__udivmoddi4+0x2ac>
 8000d04:	1a86      	subs	r6, r0, r2
 8000d06:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d0e6      	beq.n	8000cde <__udivmoddi4+0xa6>
 8000d10:	e9c5 6300 	strd	r6, r3, [r5]
 8000d14:	e7e3      	b.n	8000cde <__udivmoddi4+0xa6>
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x204>
 8000d1c:	eba1 040c 	sub.w	r4, r1, ip
 8000d20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d24:	fa1f f78c 	uxth.w	r7, ip
 8000d28:	2101      	movs	r1, #1
 8000d2a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d32:	fb08 4416 	mls	r4, r8, r6, r4
 8000d36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3a:	fb07 f006 	mul.w	r0, r7, r6
 8000d3e:	4298      	cmp	r0, r3
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x11c>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x11a>
 8000d4c:	4298      	cmp	r0, r3
 8000d4e:	f200 80cd 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d52:	4626      	mov	r6, r4
 8000d54:	1a1c      	subs	r4, r3, r0
 8000d56:	fa1f f38e 	uxth.w	r3, lr
 8000d5a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d5e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d66:	fb00 f707 	mul.w	r7, r0, r7
 8000d6a:	429f      	cmp	r7, r3
 8000d6c:	d908      	bls.n	8000d80 <__udivmoddi4+0x148>
 8000d6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d72:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x146>
 8000d78:	429f      	cmp	r7, r3
 8000d7a:	f200 80b0 	bhi.w	8000ede <__udivmoddi4+0x2a6>
 8000d7e:	4620      	mov	r0, r4
 8000d80:	1bdb      	subs	r3, r3, r7
 8000d82:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d86:	e7a5      	b.n	8000cd4 <__udivmoddi4+0x9c>
 8000d88:	f1c1 0620 	rsb	r6, r1, #32
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d92:	431f      	orrs	r7, r3
 8000d94:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d98:	fa04 f301 	lsl.w	r3, r4, r1
 8000d9c:	ea43 030c 	orr.w	r3, r3, ip
 8000da0:	40f4      	lsrs	r4, r6
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	0c38      	lsrs	r0, r7, #16
 8000da8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dac:	fbb4 fef0 	udiv	lr, r4, r0
 8000db0:	fa1f fc87 	uxth.w	ip, r7
 8000db4:	fb00 441e 	mls	r4, r0, lr, r4
 8000db8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dbc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc0:	45a1      	cmp	r9, r4
 8000dc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc6:	d90a      	bls.n	8000dde <__udivmoddi4+0x1a6>
 8000dc8:	193c      	adds	r4, r7, r4
 8000dca:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dce:	f080 8084 	bcs.w	8000eda <__udivmoddi4+0x2a2>
 8000dd2:	45a1      	cmp	r9, r4
 8000dd4:	f240 8081 	bls.w	8000eda <__udivmoddi4+0x2a2>
 8000dd8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ddc:	443c      	add	r4, r7
 8000dde:	eba4 0409 	sub.w	r4, r4, r9
 8000de2:	fa1f f983 	uxth.w	r9, r3
 8000de6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dea:	fb00 4413 	mls	r4, r0, r3, r4
 8000dee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x1d2>
 8000dfa:	193c      	adds	r4, r7, r4
 8000dfc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e00:	d267      	bcs.n	8000ed2 <__udivmoddi4+0x29a>
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d965      	bls.n	8000ed2 <__udivmoddi4+0x29a>
 8000e06:	3b02      	subs	r3, #2
 8000e08:	443c      	add	r4, r7
 8000e0a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e0e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e12:	eba4 040c 	sub.w	r4, r4, ip
 8000e16:	429c      	cmp	r4, r3
 8000e18:	46ce      	mov	lr, r9
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	d351      	bcc.n	8000ec2 <__udivmoddi4+0x28a>
 8000e1e:	d04e      	beq.n	8000ebe <__udivmoddi4+0x286>
 8000e20:	b155      	cbz	r5, 8000e38 <__udivmoddi4+0x200>
 8000e22:	ebb8 030e 	subs.w	r3, r8, lr
 8000e26:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2e:	40cb      	lsrs	r3, r1
 8000e30:	431e      	orrs	r6, r3
 8000e32:	40cc      	lsrs	r4, r1
 8000e34:	e9c5 6400 	strd	r6, r4, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	e750      	b.n	8000cde <__udivmoddi4+0xa6>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f103 	lsr.w	r1, r0, r3
 8000e44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e48:	fa24 f303 	lsr.w	r3, r4, r3
 8000e4c:	4094      	lsls	r4, r2
 8000e4e:	430c      	orrs	r4, r1
 8000e50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e54:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e58:	fa1f f78c 	uxth.w	r7, ip
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3110 	mls	r1, r8, r0, r3
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f107 	mul.w	r1, r0, r7
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x24c>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e7a:	d22c      	bcs.n	8000ed6 <__udivmoddi4+0x29e>
 8000e7c:	4299      	cmp	r1, r3
 8000e7e:	d92a      	bls.n	8000ed6 <__udivmoddi4+0x29e>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4463      	add	r3, ip
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e8c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e94:	fb01 f307 	mul.w	r3, r1, r7
 8000e98:	42a3      	cmp	r3, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x276>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ea4:	d213      	bcs.n	8000ece <__udivmoddi4+0x296>
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	d911      	bls.n	8000ece <__udivmoddi4+0x296>
 8000eaa:	3902      	subs	r1, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	1ae4      	subs	r4, r4, r3
 8000eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb4:	e739      	b.n	8000d2a <__udivmoddi4+0xf2>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	e6f0      	b.n	8000c9c <__udivmoddi4+0x64>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e706      	b.n	8000ccc <__udivmoddi4+0x94>
 8000ebe:	45c8      	cmp	r8, r9
 8000ec0:	d2ae      	bcs.n	8000e20 <__udivmoddi4+0x1e8>
 8000ec2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ec6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eca:	3801      	subs	r0, #1
 8000ecc:	e7a8      	b.n	8000e20 <__udivmoddi4+0x1e8>
 8000ece:	4631      	mov	r1, r6
 8000ed0:	e7ed      	b.n	8000eae <__udivmoddi4+0x276>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	e799      	b.n	8000e0a <__udivmoddi4+0x1d2>
 8000ed6:	4630      	mov	r0, r6
 8000ed8:	e7d4      	b.n	8000e84 <__udivmoddi4+0x24c>
 8000eda:	46d6      	mov	lr, sl
 8000edc:	e77f      	b.n	8000dde <__udivmoddi4+0x1a6>
 8000ede:	4463      	add	r3, ip
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	e74d      	b.n	8000d80 <__udivmoddi4+0x148>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	4623      	mov	r3, r4
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e70f      	b.n	8000d0c <__udivmoddi4+0xd4>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	4463      	add	r3, ip
 8000ef0:	e730      	b.n	8000d54 <__udivmoddi4+0x11c>
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <Initialize_Delay>:
/******************************************************************************/
/************************** Functions Implementation **************************/
/******************************************************************************/

HAL_StatusTypeDef Initialize_Delay()
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	return HAL_TIM_Base_Start(&htim6);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <Initialize_Delay+0x10>)
 8000efe:	f005 fd81 	bl	8006a04 <HAL_TIM_Base_Start>
 8000f02:	4603      	mov	r3, r0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000490 	.word	0x20000490

08000f0c <delay_us>:

void delay_us(uint32_t us)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
//	if (us > 999)
//	{
//		adf5355_delay_ms(ceil(us/1000));
//		return;
//	}
	taskENTER_CRITICAL();
 8000f14:	f00a f9f8 	bl	800b308 <vPortEnterCritical>
	int timer_val_start = __HAL_TIM_GET_COUNTER(&s_TimerInstance);
 8000f18:	4b0d      	ldr	r3, [pc, #52]	@ (8000f50 <delay_us+0x44>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1e:	60bb      	str	r3, [r7, #8]
	int timer_val = timer_val_start;
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	60fb      	str	r3, [r7, #12]
	while(abs(timer_val - timer_val_start) < us){
 8000f24:	e003      	b.n	8000f2e <delay_us+0x22>
		timer_val = __HAL_TIM_GET_COUNTER(&s_TimerInstance);
 8000f26:	4b0a      	ldr	r3, [pc, #40]	@ (8000f50 <delay_us+0x44>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2c:	60fb      	str	r3, [r7, #12]
	while(abs(timer_val - timer_val_start) < us){
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bfb8      	it	lt
 8000f38:	425b      	neglt	r3, r3
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d8f1      	bhi.n	8000f26 <delay_us+0x1a>
	}
	taskEXIT_CRITICAL();
 8000f42:	f00a fa13 	bl	800b36c <vPortExitCritical>
}
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000000 	.word	0x20000000

08000f54 <delay_ms>:

void delay_ms(uint32_t ms)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f002 fc09 	bl	8003774 <HAL_Delay>
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f72:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <MX_DMA_Init+0x2c>)
 8000f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f76:	4a08      	ldr	r2, [pc, #32]	@ (8000f98 <MX_DMA_Init+0x2c>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <MX_DMA_Init+0x2c>)
 8000f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]

}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40021000 	.word	0x40021000

08000f9c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000fa0:	4a10      	ldr	r2, [pc, #64]	@ (8000fe4 <MX_FREERTOS_Init+0x48>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4810      	ldr	r0, [pc, #64]	@ (8000fe8 <MX_FREERTOS_Init+0x4c>)
 8000fa6:	f007 fc37 	bl	8008818 <osThreadNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a0f      	ldr	r2, [pc, #60]	@ (8000fec <MX_FREERTOS_Init+0x50>)
 8000fae:	6013      	str	r3, [r2, #0]

  /* creation of adc_handler */
  adc_handlerHandle = osThreadNew(StartADC, NULL, &adc_handler_attributes);
 8000fb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff0 <MX_FREERTOS_Init+0x54>)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	480f      	ldr	r0, [pc, #60]	@ (8000ff4 <MX_FREERTOS_Init+0x58>)
 8000fb6:	f007 fc2f 	bl	8008818 <osThreadNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff8 <MX_FREERTOS_Init+0x5c>)
 8000fbe:	6013      	str	r3, [r2, #0]

  /* creation of pll_handler */
  pll_handlerHandle = osThreadNew(StartPLL, NULL, &pll_handler_attributes);
 8000fc0:	4a0e      	ldr	r2, [pc, #56]	@ (8000ffc <MX_FREERTOS_Init+0x60>)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	480e      	ldr	r0, [pc, #56]	@ (8001000 <MX_FREERTOS_Init+0x64>)
 8000fc6:	f007 fc27 	bl	8008818 <osThreadNew>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001004 <MX_FREERTOS_Init+0x68>)
 8000fce:	6013      	str	r3, [r2, #0]

  /* creation of at_cmds_handler */
  at_cmds_handlerHandle = osThreadNew(StartATCmds, NULL, &at_cmds_handler_attributes);
 8000fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001008 <MX_FREERTOS_Init+0x6c>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	480d      	ldr	r0, [pc, #52]	@ (800100c <MX_FREERTOS_Init+0x70>)
 8000fd6:	f007 fc1f 	bl	8008818 <osThreadNew>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a0c      	ldr	r2, [pc, #48]	@ (8001010 <MX_FREERTOS_Init+0x74>)
 8000fde:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	0800ebb8 	.word	0x0800ebb8
 8000fe8:	08001015 	.word	0x08001015
 8000fec:	20000368 	.word	0x20000368
 8000ff0:	0800ebdc 	.word	0x0800ebdc
 8000ff4:	08001025 	.word	0x08001025
 8000ff8:	2000036c 	.word	0x2000036c
 8000ffc:	0800ec00 	.word	0x0800ec00
 8001000:	0800129d 	.word	0x0800129d
 8001004:	20000370 	.word	0x20000370
 8001008:	0800ec24 	.word	0x0800ec24
 800100c:	080012ad 	.word	0x080012ad
 8001010:	20000374 	.word	0x20000374

08001014 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	for(;;)
	{
//		len = sprintf(tmp_buf, "TestDMA\n\r");
//		HAL_UART_Transmit_DMA(&huart2, tmp_buf, len); //To prevent receiving constant interrupts after sending
														//simply i
		osDelay(10);
 800101c:	200a      	movs	r0, #10
 800101e:	f007 fd9a 	bl	8008b56 <osDelay>
 8001022:	e7fb      	b.n	800101c <StartDefaultTask+0x8>

08001024 <StartADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADC */
void StartADC(void *argument)
{
 8001024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001028:	b09e      	sub	sp, #120	@ 0x78
 800102a:	af06      	add	r7, sp, #24
 800102c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADC */
	ad7676_init(&ad7676_data);
 800102e:	4893      	ldr	r0, [pc, #588]	@ (800127c <StartADC+0x258>)
 8001030:	f001 f934 	bl	800229c <ad7676_init>
  /* Infinite loop */
	for(;;)
	{
	//	  UARTLog("Hello World\n\r");
//		osThreadFlagsWait(0x01, osFlagsWaitAll, osWaitForever); //TODO prepare collect_data flag
		if(collect_data){
 8001034:	4b92      	ldr	r3, [pc, #584]	@ (8001280 <StartADC+0x25c>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0fb      	beq.n	8001034 <StartADC+0x10>
			if(busy_dropped){
 800103c:	4b91      	ldr	r3, [pc, #580]	@ (8001284 <StartADC+0x260>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d0f7      	beq.n	8001034 <StartADC+0x10>
				ad7676_read_one_sample();
 8001044:	f001 f97e 	bl	8002344 <ad7676_read_one_sample>
				received_samples++;
 8001048:	4b8f      	ldr	r3, [pc, #572]	@ (8001288 <StartADC+0x264>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b8d      	ldr	r3, [pc, #564]	@ (8001288 <StartADC+0x264>)
 8001052:	801a      	strh	r2, [r3, #0]
				if(received_samples<awaited_samples){
 8001054:	4b8c      	ldr	r3, [pc, #560]	@ (8001288 <StartADC+0x264>)
 8001056:	881a      	ldrh	r2, [r3, #0]
 8001058:	4b8c      	ldr	r3, [pc, #560]	@ (800128c <StartADC+0x268>)
 800105a:	881b      	ldrh	r3, [r3, #0]
 800105c:	429a      	cmp	r2, r3
 800105e:	d202      	bcs.n	8001066 <StartADC+0x42>
					ad7676_start_conversion();
 8001060:	f001 f9fa 	bl	8002458 <ad7676_start_conversion>
 8001064:	e105      	b.n	8001272 <StartADC+0x24e>
				}
				else if(received_samples == awaited_samples){
 8001066:	4b88      	ldr	r3, [pc, #544]	@ (8001288 <StartADC+0x264>)
 8001068:	881a      	ldrh	r2, [r3, #0]
 800106a:	4b88      	ldr	r3, [pc, #544]	@ (800128c <StartADC+0x268>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	429a      	cmp	r2, r3
 8001070:	f040 80ff 	bne.w	8001272 <StartADC+0x24e>
					char buffer[64];
					int v1, v2, v3, v4;
					uint16_t tmp_ptr = ad7676_data->data_ptr - awaited_samples;
 8001074:	4b81      	ldr	r3, [pc, #516]	@ (800127c <StartADC+0x258>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f8b3 2644 	ldrh.w	r2, [r3, #1604]	@ 0x644
 800107c:	4b83      	ldr	r3, [pc, #524]	@ (800128c <StartADC+0x268>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
					collect_data = false;
 8001086:	4b7e      	ldr	r3, [pc, #504]	@ (8001280 <StartADC+0x25c>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
					received_samples = 0;
 800108c:	4b7e      	ldr	r3, [pc, #504]	@ (8001288 <StartADC+0x264>)
 800108e:	2200      	movs	r2, #0
 8001090:	801a      	strh	r2, [r3, #0]
					sprintf(buffer, "Collected samples:%d\n\rCHANNEL1 CHANNEL2 CHANNEL3 CHANNEL4\n\r", awaited_samples);
 8001092:	4b7e      	ldr	r3, [pc, #504]	@ (800128c <StartADC+0x268>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	f107 030c 	add.w	r3, r7, #12
 800109c:	497c      	ldr	r1, [pc, #496]	@ (8001290 <StartADC+0x26c>)
 800109e:	4618      	mov	r0, r3
 80010a0:	f00b fab2 	bl	800c608 <siprintf>
					UARTLog(buffer);
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	4618      	mov	r0, r3
 80010aa:	f001 f869 	bl	8002180 <UARTLog>
					for(uint16_t i=0; i<awaited_samples; i++){
 80010ae:	2300      	movs	r3, #0
 80010b0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80010b4:	e0d6      	b.n	8001264 <StartADC+0x240>
						v1 = ad7676_calculate_output(ad7676_data->data_buf[0][(tmp_ptr + i)%ad7676_data->data_ptr_max]);
 80010b6:	4b71      	ldr	r3, [pc, #452]	@ (800127c <StartADC+0x258>)
 80010b8:	6819      	ldr	r1, [r3, #0]
 80010ba:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80010be:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80010c2:	4413      	add	r3, r2
 80010c4:	4a6d      	ldr	r2, [pc, #436]	@ (800127c <StartADC+0x258>)
 80010c6:	6812      	ldr	r2, [r2, #0]
 80010c8:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 80010cc:	fb93 f0f2 	sdiv	r0, r3, r2
 80010d0:	fb00 f202 	mul.w	r2, r0, r2
 80010d4:	1a9b      	subs	r3, r3, r2
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	440b      	add	r3, r1
 80010da:	889b      	ldrh	r3, [r3, #4]
 80010dc:	4618      	mov	r0, r3
 80010de:	f001 f919 	bl	8002314 <ad7676_calculate_output>
 80010e2:	65b8      	str	r0, [r7, #88]	@ 0x58
						v2 = ad7676_calculate_output(ad7676_data->data_buf[1][(tmp_ptr + i)%ad7676_data->data_ptr_max]);
 80010e4:	4b65      	ldr	r3, [pc, #404]	@ (800127c <StartADC+0x258>)
 80010e6:	6819      	ldr	r1, [r3, #0]
 80010e8:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80010ec:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80010f0:	4413      	add	r3, r2
 80010f2:	4a62      	ldr	r2, [pc, #392]	@ (800127c <StartADC+0x258>)
 80010f4:	6812      	ldr	r2, [r2, #0]
 80010f6:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 80010fa:	fb93 f0f2 	sdiv	r0, r3, r2
 80010fe:	fb00 f202 	mul.w	r2, r0, r2
 8001102:	1a9b      	subs	r3, r3, r2
 8001104:	33c8      	adds	r3, #200	@ 0xc8
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	440b      	add	r3, r1
 800110a:	889b      	ldrh	r3, [r3, #4]
 800110c:	4618      	mov	r0, r3
 800110e:	f001 f901 	bl	8002314 <ad7676_calculate_output>
 8001112:	6578      	str	r0, [r7, #84]	@ 0x54
						v3 = ad7676_calculate_output(ad7676_data->data_buf[2][(tmp_ptr + i)%ad7676_data->data_ptr_max]);
 8001114:	4b59      	ldr	r3, [pc, #356]	@ (800127c <StartADC+0x258>)
 8001116:	6819      	ldr	r1, [r3, #0]
 8001118:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 800111c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001120:	4413      	add	r3, r2
 8001122:	4a56      	ldr	r2, [pc, #344]	@ (800127c <StartADC+0x258>)
 8001124:	6812      	ldr	r2, [r2, #0]
 8001126:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 800112a:	fb93 f0f2 	sdiv	r0, r3, r2
 800112e:	fb00 f202 	mul.w	r2, r0, r2
 8001132:	1a9b      	subs	r3, r3, r2
 8001134:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	440b      	add	r3, r1
 800113c:	889b      	ldrh	r3, [r3, #4]
 800113e:	4618      	mov	r0, r3
 8001140:	f001 f8e8 	bl	8002314 <ad7676_calculate_output>
 8001144:	6538      	str	r0, [r7, #80]	@ 0x50
						v4 = ad7676_calculate_output(ad7676_data->data_buf[3][(tmp_ptr + i)%ad7676_data->data_ptr_max]);
 8001146:	4b4d      	ldr	r3, [pc, #308]	@ (800127c <StartADC+0x258>)
 8001148:	6819      	ldr	r1, [r3, #0]
 800114a:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 800114e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001152:	4413      	add	r3, r2
 8001154:	4a49      	ldr	r2, [pc, #292]	@ (800127c <StartADC+0x258>)
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 800115c:	fb93 f0f2 	sdiv	r0, r3, r2
 8001160:	fb00 f202 	mul.w	r2, r0, r2
 8001164:	1a9b      	subs	r3, r3, r2
 8001166:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	440b      	add	r3, r1
 800116e:	889b      	ldrh	r3, [r3, #4]
 8001170:	4618      	mov	r0, r3
 8001172:	f001 f8cf 	bl	8002314 <ad7676_calculate_output>
 8001176:	64f8      	str	r0, [r7, #76]	@ 0x4c
						sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 8001178:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800117a:	4a46      	ldr	r2, [pc, #280]	@ (8001294 <StartADC+0x270>)
 800117c:	fb82 1203 	smull	r1, r2, r2, r3
 8001180:	1192      	asrs	r2, r2, #6
 8001182:	17db      	asrs	r3, r3, #31
 8001184:	eba2 0e03 	sub.w	lr, r2, r3
								v1/1000,abs(v1%1000),
 8001188:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800118a:	4b42      	ldr	r3, [pc, #264]	@ (8001294 <StartADC+0x270>)
 800118c:	fb83 1302 	smull	r1, r3, r3, r2
 8001190:	1199      	asrs	r1, r3, #6
 8001192:	17d3      	asrs	r3, r2, #31
 8001194:	1acb      	subs	r3, r1, r3
 8001196:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800119a:	fb01 f303 	mul.w	r3, r1, r3
 800119e:	1ad3      	subs	r3, r2, r3
						sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 80011a0:	ea83 78e3 	eor.w	r8, r3, r3, asr #31
 80011a4:	eba8 78e3 	sub.w	r8, r8, r3, asr #31
 80011a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011aa:	4a3a      	ldr	r2, [pc, #232]	@ (8001294 <StartADC+0x270>)
 80011ac:	fb82 1203 	smull	r1, r2, r2, r3
 80011b0:	1192      	asrs	r2, r2, #6
 80011b2:	17db      	asrs	r3, r3, #31
 80011b4:	1ad1      	subs	r1, r2, r3
								v2/1000,abs(v2%1000),
 80011b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80011b8:	4b36      	ldr	r3, [pc, #216]	@ (8001294 <StartADC+0x270>)
 80011ba:	fb83 0302 	smull	r0, r3, r3, r2
 80011be:	1198      	asrs	r0, r3, #6
 80011c0:	17d3      	asrs	r3, r2, #31
 80011c2:	1ac3      	subs	r3, r0, r3
 80011c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011c8:	fb00 f303 	mul.w	r3, r0, r3
 80011cc:	1ad3      	subs	r3, r2, r3
						sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 80011ce:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 80011d2:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 80011d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011d8:	4a2e      	ldr	r2, [pc, #184]	@ (8001294 <StartADC+0x270>)
 80011da:	fb82 4203 	smull	r4, r2, r2, r3
 80011de:	1192      	asrs	r2, r2, #6
 80011e0:	17db      	asrs	r3, r3, #31
 80011e2:	1ad4      	subs	r4, r2, r3
								v3/1000,abs(v3%1000),
 80011e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80011e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001294 <StartADC+0x270>)
 80011e8:	fb83 5302 	smull	r5, r3, r3, r2
 80011ec:	119d      	asrs	r5, r3, #6
 80011ee:	17d3      	asrs	r3, r2, #31
 80011f0:	1aeb      	subs	r3, r5, r3
 80011f2:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
 80011f6:	fb05 f303 	mul.w	r3, r5, r3
 80011fa:	1ad3      	subs	r3, r2, r3
						sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 80011fc:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
 8001200:	eba5 75e3 	sub.w	r5, r5, r3, asr #31
 8001204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001206:	4a23      	ldr	r2, [pc, #140]	@ (8001294 <StartADC+0x270>)
 8001208:	fb82 6203 	smull	r6, r2, r2, r3
 800120c:	1192      	asrs	r2, r2, #6
 800120e:	17db      	asrs	r3, r3, #31
 8001210:	1ad6      	subs	r6, r2, r3
								v4/1000,abs(v4%1000)
 8001212:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <StartADC+0x270>)
 8001216:	fb83 c302 	smull	ip, r3, r3, r2
 800121a:	ea4f 1ca3 	mov.w	ip, r3, asr #6
 800121e:	17d3      	asrs	r3, r2, #31
 8001220:	ebac 0303 	sub.w	r3, ip, r3
 8001224:	f44f 7c7a 	mov.w	ip, #1000	@ 0x3e8
 8001228:	fb0c f303 	mul.w	r3, ip, r3
 800122c:	1ad3      	subs	r3, r2, r3
						sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 800122e:	2b00      	cmp	r3, #0
 8001230:	bfb8      	it	lt
 8001232:	425b      	neglt	r3, r3
 8001234:	f107 0c0c 	add.w	ip, r7, #12
 8001238:	9305      	str	r3, [sp, #20]
 800123a:	9604      	str	r6, [sp, #16]
 800123c:	9503      	str	r5, [sp, #12]
 800123e:	9402      	str	r4, [sp, #8]
 8001240:	9001      	str	r0, [sp, #4]
 8001242:	9100      	str	r1, [sp, #0]
 8001244:	4643      	mov	r3, r8
 8001246:	4672      	mov	r2, lr
 8001248:	4913      	ldr	r1, [pc, #76]	@ (8001298 <StartADC+0x274>)
 800124a:	4660      	mov	r0, ip
 800124c:	f00b f9dc 	bl	800c608 <siprintf>
								);
						UARTLog(buffer);
 8001250:	f107 030c 	add.w	r3, r7, #12
 8001254:	4618      	mov	r0, r3
 8001256:	f000 ff93 	bl	8002180 <UARTLog>
					for(uint16_t i=0; i<awaited_samples; i++){
 800125a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800125e:	3301      	adds	r3, #1
 8001260:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8001264:	4b09      	ldr	r3, [pc, #36]	@ (800128c <StartADC+0x268>)
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 800126c:	429a      	cmp	r2, r3
 800126e:	f4ff af22 	bcc.w	80010b6 <StartADC+0x92>
					}
				}
				busy_dropped = false;
 8001272:	4b04      	ldr	r3, [pc, #16]	@ (8001284 <StartADC+0x260>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
		if(collect_data){
 8001278:	e6dc      	b.n	8001034 <StartADC+0x10>
 800127a:	bf00      	nop
 800127c:	200005f8 	.word	0x200005f8
 8001280:	200005fc 	.word	0x200005fc
 8001284:	20000364 	.word	0x20000364
 8001288:	20000362 	.word	0x20000362
 800128c:	200005fe 	.word	0x200005fe
 8001290:	0800e884 	.word	0x0800e884
 8001294:	10624dd3 	.word	0x10624dd3
 8001298:	0800e8c0 	.word	0x0800e8c0

0800129c <StartPLL>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPLL */
void StartPLL(void *argument)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
//	basic_example_main(&hadf5355);
  /* Infinite loop */
	for(;;)
	{
//		UARTLog("Hello World\n\r");
		osDelay(10);
 80012a4:	200a      	movs	r0, #10
 80012a6:	f007 fc56 	bl	8008b56 <osDelay>
 80012aa:	e7fb      	b.n	80012a4 <StartPLL+0x8>

080012ac <StartATCmds>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartATCmds */
void StartATCmds(void *argument)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	@ 0x28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartATCmds */
	uint8_t received_data[32];
	//	HAL_UART_Receive_IT(&huart2, &receive_tmp, 1);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receive_tmp, 32);
 80012b4:	2220      	movs	r2, #32
 80012b6:	4913      	ldr	r1, [pc, #76]	@ (8001304 <StartATCmds+0x58>)
 80012b8:	4813      	ldr	r0, [pc, #76]	@ (8001308 <StartATCmds+0x5c>)
 80012ba:	f007 f9cb 	bl	8008654 <HAL_UARTEx_ReceiveToIdle_DMA>
	UARTLog("Send any request\n\r");
 80012be:	4813      	ldr	r0, [pc, #76]	@ (800130c <StartATCmds+0x60>)
 80012c0:	f000 ff5e 	bl	8002180 <UARTLog>
  /* Infinite loop */
	for(;;)
	{
		osThreadFlagsWait(0x01, osFlagsNoClear, osWaitForever);
 80012c4:	f04f 32ff 	mov.w	r2, #4294967295
 80012c8:	2102      	movs	r1, #2
 80012ca:	2001      	movs	r0, #1
 80012cc:	f007 fbc2 	bl	8008a54 <osThreadFlagsWait>
		if(received_lines > 0){
 80012d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <StartATCmds+0x64>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d011      	beq.n	80012fc <StartATCmds+0x50>
		  ParserTakeLine(&buffer, received_data);
 80012d8:	f107 0308 	add.w	r3, r7, #8
 80012dc:	4619      	mov	r1, r3
 80012de:	480d      	ldr	r0, [pc, #52]	@ (8001314 <StartATCmds+0x68>)
 80012e0:	f000 f9ca 	bl	8001678 <ParserTakeLine>
		  ParserParse((char*)received_data);
 80012e4:	f107 0308 	add.w	r3, r7, #8
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 f9eb 	bl	80016c4 <ParserParse>
		  received_lines--;
 80012ee:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <StartATCmds+0x64>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <StartATCmds+0x64>)
 80012f8:	701a      	strb	r2, [r3, #0]
 80012fa:	e7e3      	b.n	80012c4 <StartATCmds+0x18>
		}
		else osThreadFlagsClear(0x01);
 80012fc:	2001      	movs	r0, #1
 80012fe:	f007 fb6b 	bl	80089d8 <osThreadFlagsClear>
		osThreadFlagsWait(0x01, osFlagsNoClear, osWaitForever);
 8001302:	e7df      	b.n	80012c4 <StartATCmds+0x18>
 8001304:	20000340 	.word	0x20000340
 8001308:	200004dc 	.word	0x200004dc
 800130c:	0800e8e0 	.word	0x0800e8e0
 8001310:	20000360 	.word	0x20000360
 8001314:	2000031c 	.word	0x2000031c

08001318 <HAL_UARTEx_RxEventCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
	if(huart->Instance == USART2){
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a15      	ldr	r2, [pc, #84]	@ (8001380 <HAL_UARTEx_RxEventCallback+0x68>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d124      	bne.n	8001378 <HAL_UARTEx_RxEventCallback+0x60>
		if(RB_OK == WriteToBuffer(&buffer, receive_tmp, Size)){
 800132e:	887b      	ldrh	r3, [r7, #2]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	461a      	mov	r2, r3
 8001334:	4913      	ldr	r1, [pc, #76]	@ (8001384 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001336:	4814      	ldr	r0, [pc, #80]	@ (8001388 <HAL_UARTEx_RxEventCallback+0x70>)
 8001338:	f000 fa5e 	bl	80017f8 <WriteToBuffer>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d112      	bne.n	8001368 <HAL_UARTEx_RxEventCallback+0x50>
			if(receive_tmp[Size-1] == ENDLINE){
 8001342:	887b      	ldrh	r3, [r7, #2]
 8001344:	3b01      	subs	r3, #1
 8001346:	4a0f      	ldr	r2, [pc, #60]	@ (8001384 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001348:	5cd3      	ldrb	r3, [r2, r3]
 800134a:	2b0a      	cmp	r3, #10
 800134c:	d10f      	bne.n	800136e <HAL_UARTEx_RxEventCallback+0x56>
				received_lines++;
 800134e:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <HAL_UARTEx_RxEventCallback+0x74>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	3301      	adds	r3, #1
 8001354:	b2da      	uxtb	r2, r3
 8001356:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <HAL_UARTEx_RxEventCallback+0x74>)
 8001358:	701a      	strb	r2, [r3, #0]
				osThreadFlagsSet(at_cmds_handlerHandle, 0x01);
 800135a:	4b0d      	ldr	r3, [pc, #52]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x78>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2101      	movs	r1, #1
 8001360:	4618      	mov	r0, r3
 8001362:	f007 faeb 	bl	800893c <osThreadFlagsSet>
 8001366:	e002      	b.n	800136e <HAL_UARTEx_RxEventCallback+0x56>
			}
		}
		else FlushBuffer(&buffer);
 8001368:	4807      	ldr	r0, [pc, #28]	@ (8001388 <HAL_UARTEx_RxEventCallback+0x70>)
 800136a:	f000 faad 	bl	80018c8 <FlushBuffer>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receive_tmp, 32);
 800136e:	2220      	movs	r2, #32
 8001370:	4904      	ldr	r1, [pc, #16]	@ (8001384 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001372:	4808      	ldr	r0, [pc, #32]	@ (8001394 <HAL_UARTEx_RxEventCallback+0x7c>)
 8001374:	f007 f96e 	bl	8008654 <HAL_UARTEx_ReceiveToIdle_DMA>
	}

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40004400 	.word	0x40004400
 8001384:	20000340 	.word	0x20000340
 8001388:	2000031c 	.word	0x2000031c
 800138c:	20000360 	.word	0x20000360
 8001390:	20000374 	.word	0x20000374
 8001394:	200004dc 	.word	0x200004dc

08001398 <HAL_UART_TxCpltCallback>:
//		HAL_UART_Receive_IT(&huart2, &receive_tmp, 1);
//	}
//}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  if (huart->Instance == USART2){

  }
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ADC_BUSY_Pin){
 80013b6:	88fb      	ldrh	r3, [r7, #6]
 80013b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013bc:	d109      	bne.n	80013d2 <HAL_GPIO_EXTI_Callback+0x26>
//		osThreadFlagsSet(adc_handlerHandle, 0x01);
		if(busy_dropped == false)
 80013be:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <HAL_GPIO_EXTI_Callback+0x34>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	f083 0301 	eor.w	r3, r3, #1
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d002      	beq.n	80013d2 <HAL_GPIO_EXTI_Callback+0x26>
		busy_dropped = true;
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <HAL_GPIO_EXTI_Callback+0x34>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	701a      	strb	r2, [r3, #0]
	}
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000364 	.word	0x20000364

080013e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	@ 0x28
 80013e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
 80013f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fa:	4b47      	ldr	r3, [pc, #284]	@ (8001518 <MX_GPIO_Init+0x134>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fe:	4a46      	ldr	r2, [pc, #280]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001406:	4b44      	ldr	r3, [pc, #272]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001412:	4b41      	ldr	r3, [pc, #260]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001416:	4a40      	ldr	r2, [pc, #256]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800141c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800141e:	4b3e      	ldr	r3, [pc, #248]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	4b3b      	ldr	r3, [pc, #236]	@ (8001518 <MX_GPIO_Init+0x134>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142e:	4a3a      	ldr	r2, [pc, #232]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001436:	4b38      	ldr	r3, [pc, #224]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001442:	4b35      	ldr	r3, [pc, #212]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001446:	4a34      	ldr	r2, [pc, #208]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001448:	f043 0302 	orr.w	r3, r3, #2
 800144c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800144e:	4b32      	ldr	r3, [pc, #200]	@ (8001518 <MX_GPIO_Init+0x134>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	2120      	movs	r1, #32
 800145e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001462:	f002 ffa1 	bl	80043a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADC_CNVST_GPIO_Port, ADC_CNVST_Pin, GPIO_PIN_SET);
 8001466:	2201      	movs	r2, #1
 8001468:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800146c:	482b      	ldr	r0, [pc, #172]	@ (800151c <MX_GPIO_Init+0x138>)
 800146e:	f002 ff9b 	bl	80043a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADF_CS_Pin|ADC_CS_Pin, GPIO_PIN_SET);
 8001472:	2201      	movs	r2, #1
 8001474:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001478:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800147c:	f002 ff94 	bl	80043a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|ADC_BUSY_Pin;
 8001480:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8001484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001486:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800148a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001490:	f107 0314 	add.w	r3, r7, #20
 8001494:	4619      	mov	r1, r3
 8001496:	4821      	ldr	r0, [pc, #132]	@ (800151c <MX_GPIO_Init+0x138>)
 8001498:	f002 fce8 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800149c:	2320      	movs	r3, #32
 800149e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2300      	movs	r3, #0
 80014aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	4619      	mov	r1, r3
 80014b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b6:	f002 fcd9 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ADC_DATA_Pin|ADC_FIRSTDATA_Pin;
 80014ba:	23c0      	movs	r3, #192	@ 0xc0
 80014bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	4813      	ldr	r0, [pc, #76]	@ (800151c <MX_GPIO_Init+0x138>)
 80014ce:	f002 fccd 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADC_CNVST_Pin;
 80014d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d8:	2301      	movs	r3, #1
 80014da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014dc:	2301      	movs	r3, #1
 80014de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADC_CNVST_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	480c      	ldr	r0, [pc, #48]	@ (800151c <MX_GPIO_Init+0x138>)
 80014ec:	f002 fcbe 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ADF_CS_Pin|ADC_CS_Pin;
 80014f0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014fa:	2301      	movs	r3, #1
 80014fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	4619      	mov	r1, r3
 8001508:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800150c:	f002 fcae 	bl	8003e6c <HAL_GPIO_Init>

}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	@ 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000
 800151c:	48000800 	.word	0x48000800

08001520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001524:	f002 f8e6 	bl	80036f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001528:	f000 f818 	bl	800155c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800152c:	f7ff ff5a 	bl	80013e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001530:	f7ff fd1c 	bl	8000f6c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001534:	f000 fd3c 	bl	8001fb0 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001538:	f000 fce4 	bl	8001f04 <MX_TIM6_Init>
  MX_SPI3_Init();
 800153c:	f000 fa12 	bl	8001964 <MX_SPI3_Init>
  MX_SPI2_Init();
 8001540:	f000 f9d2 	bl	80018e8 <MX_SPI2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001544:	f000 f85b 	bl	80015fe <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Initialize_Delay();
 8001548:	f7ff fcd6 	bl	8000ef8 <Initialize_Delay>
//	  ReadFromBuffer(&rb, test_val+i);
//  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800154c:	f007 f91a 	bl	8008784 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001550:	f7ff fd24 	bl	8000f9c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001554:	f007 f93a 	bl	80087cc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001558:	bf00      	nop
 800155a:	e7fd      	b.n	8001558 <main+0x38>

0800155c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b096      	sub	sp, #88	@ 0x58
 8001560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	2244      	movs	r2, #68	@ 0x44
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f00b f8af 	bl	800c6ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001570:	463b      	mov	r3, r7
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800157e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001582:	f002 ff4f 	bl	8004424 <HAL_PWREx_ControlVoltageScaling>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800158c:	f000 f86e 	bl	800166c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001590:	2302      	movs	r3, #2
 8001592:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001594:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001598:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800159a:	2310      	movs	r3, #16
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800159e:	2302      	movs	r3, #2
 80015a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015a2:	2302      	movs	r3, #2
 80015a4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015a6:	2301      	movs	r3, #1
 80015a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015aa:	230a      	movs	r3, #10
 80015ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015ae:	2307      	movs	r3, #7
 80015b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015b2:	2302      	movs	r3, #2
 80015b4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015b6:	2302      	movs	r3, #2
 80015b8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ba:	f107 0314 	add.w	r3, r7, #20
 80015be:	4618      	mov	r0, r3
 80015c0:	f002 ff86 	bl	80044d0 <HAL_RCC_OscConfig>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <SystemClock_Config+0x72>
  {
    Error_Handler();
 80015ca:	f000 f84f 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ce:	230f      	movs	r3, #15
 80015d0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d2:	2303      	movs	r3, #3
 80015d4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d6:	2300      	movs	r3, #0
 80015d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015e2:	463b      	mov	r3, r7
 80015e4:	2104      	movs	r1, #4
 80015e6:	4618      	mov	r0, r3
 80015e8:	f003 fb4e 	bl	8004c88 <HAL_RCC_ClockConfig>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015f2:	f000 f83b 	bl	800166c <Error_Handler>
  }
}
 80015f6:	bf00      	nop
 80015f8:	3758      	adds	r7, #88	@ 0x58
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	2105      	movs	r1, #5
 8001606:	2017      	movs	r0, #23
 8001608:	f002 f990 	bl	800392c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800160c:	2017      	movs	r0, #23
 800160e:	f002 f9a9 	bl	8003964 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	2105      	movs	r1, #5
 8001616:	2026      	movs	r0, #38	@ 0x26
 8001618:	f002 f988 	bl	800392c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800161c:	2026      	movs	r0, #38	@ 0x26
 800161e:	f002 f9a1 	bl	8003964 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2105      	movs	r1, #5
 8001626:	2011      	movs	r0, #17
 8001628:	f002 f980 	bl	800392c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800162c:	2011      	movs	r0, #17
 800162e:	f002 f999 	bl	8003964 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2105      	movs	r1, #5
 8001636:	2010      	movs	r0, #16
 8001638:	f002 f978 	bl	800392c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800163c:	2010      	movs	r0, #16
 800163e:	f002 f991 	bl	8003964 <HAL_NVIC_EnableIRQ>
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d101      	bne.n	800165e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800165a:	f002 f86b 	bl	8003734 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40000c00 	.word	0x40000c00

0800166c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <Error_Handler+0x8>

08001678 <ParserTakeLine>:
	{"RUN", "New configuration applied\n\r", "New configuration failed to apply\n\r", ADF5355_Run, 1},
	{"SETUP", "Configuration succeed\n\r", "Configuration failed\n\r", ADF5355_Load, 1},
	{"READ", "ADC Read success\n\r", "ADC Read failed\n\r", ReadADC, 0},
};

void ParserTakeLine(RingBuffer* buffer, uint8_t* destination){
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp;
	  do{
		  ReadFromBuffer(buffer, &tmp);
 8001686:	f107 030e 	add.w	r3, r7, #14
 800168a:	4619      	mov	r1, r3
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f8f3 	bl	8001878 <ReadFromBuffer>
		  if(tmp == ENDLINE){
 8001692:	7bbb      	ldrb	r3, [r7, #14]
 8001694:	2b0a      	cmp	r3, #10
 8001696:	d105      	bne.n	80016a4 <ParserTakeLine+0x2c>
			  destination[i] = 0;
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	4413      	add	r3, r2
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	e004      	b.n	80016ae <ParserTakeLine+0x36>
		  }
		  else{
			  destination[i] = tmp;
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	4413      	add	r3, r2
 80016aa:	7bba      	ldrb	r2, [r7, #14]
 80016ac:	701a      	strb	r2, [r3, #0]
		  }
		  i++;
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	3301      	adds	r3, #1
 80016b2:	73fb      	strb	r3, [r7, #15]
	  }while(tmp != ENDLINE);
 80016b4:	7bbb      	ldrb	r3, [r7, #14]
 80016b6:	2b0a      	cmp	r3, #10
 80016b8:	d1e5      	bne.n	8001686 <ParserTakeLine+0xe>
}
 80016ba:	bf00      	nop
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <ParserParse>:

void ParserParse(char* received_string){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b0a2      	sub	sp, #136	@ 0x88
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	char* endptr;
	char* parse_pointer = strtok(received_string, "=");
 80016cc:	4946      	ldr	r1, [pc, #280]	@ (80017e8 <ParserParse+0x124>)
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f00b f806 	bl	800c6e0 <strtok>
 80016d4:	67f8      	str	r0, [r7, #124]	@ 0x7c
	int32_t value = strtol(strtok(NULL,","), &endptr, 10);
 80016d6:	4945      	ldr	r1, [pc, #276]	@ (80017ec <ParserParse+0x128>)
 80016d8:	2000      	movs	r0, #0
 80016da:	f00b f801 	bl	800c6e0 <strtok>
 80016de:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80016e2:	220a      	movs	r2, #10
 80016e4:	4619      	mov	r1, r3
 80016e6:	f00a fa6b 	bl	800bbc0 <strtol>
 80016ea:	4603      	mov	r3, r0
 80016ec:	673b      	str	r3, [r7, #112]	@ 0x70
	char buffer[100];
	bool cmd_matched = false;
 80016ee:	2300      	movs	r3, #0
 80016f0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	for (int i=0; i<sizeof(at_cmds)/sizeof(at_Commands_TypeDef); i++){
 80016f4:	2300      	movs	r3, #0
 80016f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016fa:	e05a      	b.n	80017b2 <ParserParse+0xee>
		if(strcmp(at_cmds[i].command, parse_pointer) == 0){
 80016fc:	493c      	ldr	r1, [pc, #240]	@ (80017f0 <ParserParse+0x12c>)
 80016fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001702:	4613      	mov	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	440b      	add	r3, r1
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001710:	4618      	mov	r0, r3
 8001712:	f7fe fd5d 	bl	80001d0 <strcmp>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d145      	bne.n	80017a8 <ParserParse+0xe4>
			bool* result = at_cmds[i].function(&value);
 800171c:	4934      	ldr	r1, [pc, #208]	@ (80017f0 <ParserParse+0x12c>)
 800171e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001722:	4613      	mov	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	440b      	add	r3, r1
 800172c:	330c      	adds	r3, #12
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8001734:	4610      	mov	r0, r2
 8001736:	4798      	blx	r3
 8001738:	67b8      	str	r0, [r7, #120]	@ 0x78
			if (*result == true && (endptr != 0x00 || at_cmds[i].optional_argument == 1)){
 800173a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d01f      	beq.n	8001782 <ParserParse+0xbe>
 8001742:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10b      	bne.n	8001760 <ParserParse+0x9c>
 8001748:	4929      	ldr	r1, [pc, #164]	@ (80017f0 <ParserParse+0x12c>)
 800174a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800174e:	4613      	mov	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	440b      	add	r3, r1
 8001758:	3310      	adds	r3, #16
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d110      	bne.n	8001782 <ParserParse+0xbe>
				sprintf(buffer, at_cmds[i].responsePositive, value);
 8001760:	4923      	ldr	r1, [pc, #140]	@ (80017f0 <ParserParse+0x12c>)
 8001762:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001766:	4613      	mov	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	440b      	add	r3, r1
 8001770:	3304      	adds	r3, #4
 8001772:	6819      	ldr	r1, [r3, #0]
 8001774:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	4618      	mov	r0, r3
 800177c:	f00a ff44 	bl	800c608 <siprintf>
 8001780:	e00f      	b.n	80017a2 <ParserParse+0xde>
			}
			else {
				sprintf(buffer, at_cmds[i].responseNegative, value);
 8001782:	491b      	ldr	r1, [pc, #108]	@ (80017f0 <ParserParse+0x12c>)
 8001784:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001788:	4613      	mov	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	3308      	adds	r3, #8
 8001794:	6819      	ldr	r1, [r3, #0]
 8001796:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001798:	f107 030c 	add.w	r3, r7, #12
 800179c:	4618      	mov	r0, r3
 800179e:	f00a ff33 	bl	800c608 <siprintf>
			}
			cmd_matched = true;
 80017a2:	2301      	movs	r3, #1
 80017a4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	for (int i=0; i<sizeof(at_cmds)/sizeof(at_Commands_TypeDef); i++){
 80017a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80017ac:	3301      	adds	r3, #1
 80017ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80017b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80017b6:	2b09      	cmp	r3, #9
 80017b8:	d9a0      	bls.n	80016fc <ParserParse+0x38>
		}
	}
	if (!cmd_matched){
 80017ba:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80017be:	f083 0301 	eor.w	r3, r3, #1
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <ParserParse+0x110>
		sprintf(buffer, "Available commands are LED, FREQOut, FREQIn, POW, CURR, MUXOUT, EN, RUN, SETUP and READ\n\r");
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	4909      	ldr	r1, [pc, #36]	@ (80017f4 <ParserParse+0x130>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f00a ff1a 	bl	800c608 <siprintf>
	}
	UARTLog(buffer);
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	4618      	mov	r0, r3
 80017da:	f000 fcd1 	bl	8002180 <UARTLog>
}
 80017de:	bf00      	nop
 80017e0:	3788      	adds	r7, #136	@ 0x88
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	0800eb3c 	.word	0x0800eb3c
 80017ec:	0800eb40 	.word	0x0800eb40
 80017f0:	2000004c 	.word	0x2000004c
 80017f4:	0800eb44 	.word	0x0800eb44

080017f8 <WriteToBuffer>:
 */

#include "ring_buffer.h"

uint8_t WriteToBuffer(RingBuffer *Buffer, uint8_t *Data, uint8_t Len)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b087      	sub	sp, #28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	4613      	mov	r3, r2
 8001804:	71fb      	strb	r3, [r7, #7]
	uint8_t TempHead;

	for(int i=0; i<Len; i++){
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
 800180a:	e02a      	b.n	8001862 <WriteToBuffer+0x6a>
		TempHead = (Buffer->Head + 1) % BUFFER_SIZE;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	8c1b      	ldrh	r3, [r3, #32]
 8001810:	3301      	adds	r3, #1
 8001812:	425a      	negs	r2, r3
 8001814:	f003 031f 	and.w	r3, r3, #31
 8001818:	f002 021f 	and.w	r2, r2, #31
 800181c:	bf58      	it	pl
 800181e:	4253      	negpl	r3, r2
 8001820:	74fb      	strb	r3, [r7, #19]

		if( TempHead == Buffer->Tail) // No room for new data
 8001822:	7cfb      	ldrb	r3, [r7, #19]
 8001824:	b29a      	uxth	r2, r3
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800182a:	429a      	cmp	r2, r3
 800182c:	d101      	bne.n	8001832 <WriteToBuffer+0x3a>
		{
			return RB_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e01c      	b.n	800186c <WriteToBuffer+0x74>
		}
		else
		{
			Buffer->Buffer[Buffer->Head] = *(Data+i);
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	68ba      	ldr	r2, [r7, #8]
 8001836:	4413      	add	r3, r2
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	8c12      	ldrh	r2, [r2, #32]
 800183c:	7819      	ldrb	r1, [r3, #0]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	5499      	strb	r1, [r3, r2]

			Buffer->Head++;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	8c1b      	ldrh	r3, [r3, #32]
 8001846:	3301      	adds	r3, #1
 8001848:	b29a      	uxth	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	841a      	strh	r2, [r3, #32]
			Buffer->Head %= BUFFER_SIZE;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	8c1b      	ldrh	r3, [r3, #32]
 8001852:	f003 031f 	and.w	r3, r3, #31
 8001856:	b29a      	uxth	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	841a      	strh	r2, [r3, #32]
	for(int i=0; i<Len; i++){
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	429a      	cmp	r2, r3
 8001868:	dbd0      	blt.n	800180c <WriteToBuffer+0x14>
		}
	}
	return RB_OK;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	371c      	adds	r7, #28
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <ReadFromBuffer>:

uint8_t ReadFromBuffer(RingBuffer *Buffer, uint8_t *Data)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
	if( Buffer->Tail == Buffer->Head) // No data to read
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	8c1b      	ldrh	r3, [r3, #32]
 800188a:	429a      	cmp	r2, r3
 800188c:	d101      	bne.n	8001892 <ReadFromBuffer+0x1a>
	{
		return RB_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e014      	b.n	80018bc <ReadFromBuffer+0x44>
	}
	else
	{
		*Data = Buffer->Buffer[Buffer->Tail];
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001896:	461a      	mov	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	5c9a      	ldrb	r2, [r3, r2]
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	701a      	strb	r2, [r3, #0]

		Buffer->Tail++;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80018a4:	3301      	adds	r3, #1
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	845a      	strh	r2, [r3, #34]	@ 0x22
		Buffer->Tail %= BUFFER_SIZE;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80018b0:	f003 031f 	and.w	r3, r3, #31
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	845a      	strh	r2, [r3, #34]	@ 0x22
	}
	return RB_OK;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <FlushBuffer>:

void FlushBuffer(RingBuffer *Buffer)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	Buffer->Tail = 0;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	845a      	strh	r2, [r3, #34]	@ 0x22
	Buffer->Head = 0;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	841a      	strh	r2, [r3, #32]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80018ec:	4b1b      	ldr	r3, [pc, #108]	@ (800195c <MX_SPI2_Init+0x74>)
 80018ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001960 <MX_SPI2_Init+0x78>)
 80018f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018f2:	4b1a      	ldr	r3, [pc, #104]	@ (800195c <MX_SPI2_Init+0x74>)
 80018f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80018fa:	4b18      	ldr	r3, [pc, #96]	@ (800195c <MX_SPI2_Init+0x74>)
 80018fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001900:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001902:	4b16      	ldr	r3, [pc, #88]	@ (800195c <MX_SPI2_Init+0x74>)
 8001904:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001908:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800190a:	4b14      	ldr	r3, [pc, #80]	@ (800195c <MX_SPI2_Init+0x74>)
 800190c:	2202      	movs	r2, #2
 800190e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <MX_SPI2_Init+0x74>)
 8001912:	2200      	movs	r2, #0
 8001914:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001916:	4b11      	ldr	r3, [pc, #68]	@ (800195c <MX_SPI2_Init+0x74>)
 8001918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800191c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <MX_SPI2_Init+0x74>)
 8001920:	2228      	movs	r2, #40	@ 0x28
 8001922:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001924:	4b0d      	ldr	r3, [pc, #52]	@ (800195c <MX_SPI2_Init+0x74>)
 8001926:	2200      	movs	r2, #0
 8001928:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800192a:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <MX_SPI2_Init+0x74>)
 800192c:	2200      	movs	r2, #0
 800192e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <MX_SPI2_Init+0x74>)
 8001932:	2200      	movs	r2, #0
 8001934:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <MX_SPI2_Init+0x74>)
 8001938:	2207      	movs	r2, #7
 800193a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800193c:	4b07      	ldr	r3, [pc, #28]	@ (800195c <MX_SPI2_Init+0x74>)
 800193e:	2200      	movs	r2, #0
 8001940:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <MX_SPI2_Init+0x74>)
 8001944:	2208      	movs	r2, #8
 8001946:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001948:	4804      	ldr	r0, [pc, #16]	@ (800195c <MX_SPI2_Init+0x74>)
 800194a:	f004 f8af 	bl	8005aac <HAL_SPI_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8001954:	f7ff fe8a 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000378 	.word	0x20000378
 8001960:	40003800 	.word	0x40003800

08001964 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001968:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <MX_SPI3_Init+0x74>)
 800196a:	4a1c      	ldr	r2, [pc, #112]	@ (80019dc <MX_SPI3_Init+0x78>)
 800196c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800196e:	4b1a      	ldr	r3, [pc, #104]	@ (80019d8 <MX_SPI3_Init+0x74>)
 8001970:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001974:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001976:	4b18      	ldr	r3, [pc, #96]	@ (80019d8 <MX_SPI3_Init+0x74>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800197c:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <MX_SPI3_Init+0x74>)
 800197e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001982:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001984:	4b14      	ldr	r3, [pc, #80]	@ (80019d8 <MX_SPI3_Init+0x74>)
 8001986:	2200      	movs	r2, #0
 8001988:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800198a:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <MX_SPI3_Init+0x74>)
 800198c:	2200      	movs	r2, #0
 800198e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <MX_SPI3_Init+0x74>)
 8001992:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001996:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001998:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <MX_SPI3_Init+0x74>)
 800199a:	2220      	movs	r2, #32
 800199c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <MX_SPI3_Init+0x74>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <MX_SPI3_Init+0x74>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019aa:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <MX_SPI3_Init+0x74>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80019b0:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <MX_SPI3_Init+0x74>)
 80019b2:	2207      	movs	r2, #7
 80019b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019b6:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <MX_SPI3_Init+0x74>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019bc:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <MX_SPI3_Init+0x74>)
 80019be:	2208      	movs	r2, #8
 80019c0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80019c2:	4805      	ldr	r0, [pc, #20]	@ (80019d8 <MX_SPI3_Init+0x74>)
 80019c4:	f004 f872 	bl	8005aac <HAL_SPI_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80019ce:	f7ff fe4d 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200003dc 	.word	0x200003dc
 80019dc:	40003c00 	.word	0x40003c00

080019e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08c      	sub	sp, #48	@ 0x30
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 031c 	add.w	r3, r7, #28
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a3d      	ldr	r2, [pc, #244]	@ (8001af4 <HAL_SPI_MspInit+0x114>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d145      	bne.n	8001a8e <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a02:	4b3d      	ldr	r3, [pc, #244]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a06:	4a3c      	ldr	r2, [pc, #240]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a16:	61bb      	str	r3, [r7, #24]
 8001a18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1a:	4b37      	ldr	r3, [pc, #220]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1e:	4a36      	ldr	r2, [pc, #216]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a20:	f043 0304 	orr.w	r3, r3, #4
 8001a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a26:	4b34      	ldr	r3, [pc, #208]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2a:	f003 0304 	and.w	r3, r3, #4
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a32:	4b31      	ldr	r3, [pc, #196]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a36:	4a30      	ldr	r2, [pc, #192]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a38:	f043 0302 	orr.w	r3, r3, #2
 8001a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	613b      	str	r3, [r7, #16]
 8001a48:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a4a:	2304      	movs	r3, #4
 8001a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a56:	2303      	movs	r3, #3
 8001a58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a5a:	2305      	movs	r3, #5
 8001a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a5e:	f107 031c 	add.w	r3, r7, #28
 8001a62:	4619      	mov	r1, r3
 8001a64:	4825      	ldr	r0, [pc, #148]	@ (8001afc <HAL_SPI_MspInit+0x11c>)
 8001a66:	f002 fa01 	bl	8003e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a7c:	2305      	movs	r3, #5
 8001a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a80:	f107 031c 	add.w	r3, r7, #28
 8001a84:	4619      	mov	r1, r3
 8001a86:	481e      	ldr	r0, [pc, #120]	@ (8001b00 <HAL_SPI_MspInit+0x120>)
 8001a88:	f002 f9f0 	bl	8003e6c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001a8c:	e02d      	b.n	8001aea <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI3)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a1c      	ldr	r2, [pc, #112]	@ (8001b04 <HAL_SPI_MspInit+0x124>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d128      	bne.n	8001aea <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a98:	4b17      	ldr	r3, [pc, #92]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9c:	4a16      	ldr	r2, [pc, #88]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001a9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001aa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aa4:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab0:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab4:	4a10      	ldr	r2, [pc, #64]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001ab6:	f043 0304 	orr.w	r3, r3, #4
 8001aba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abc:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <HAL_SPI_MspInit+0x118>)
 8001abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001ac8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ada:	2306      	movs	r3, #6
 8001adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ade:	f107 031c 	add.w	r3, r7, #28
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4805      	ldr	r0, [pc, #20]	@ (8001afc <HAL_SPI_MspInit+0x11c>)
 8001ae6:	f002 f9c1 	bl	8003e6c <HAL_GPIO_Init>
}
 8001aea:	bf00      	nop
 8001aec:	3730      	adds	r7, #48	@ 0x30
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40003800 	.word	0x40003800
 8001af8:	40021000 	.word	0x40021000
 8001afc:	48000800 	.word	0x48000800
 8001b00:	48000400 	.word	0x48000400
 8001b04:	40003c00 	.word	0x40003c00

08001b08 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI2)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a13      	ldr	r2, [pc, #76]	@ (8001b64 <HAL_SPI_MspDeInit+0x5c>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d10f      	bne.n	8001b3a <HAL_SPI_MspDeInit+0x32>
  {
  /* USER CODE BEGIN SPI2_MspDeInit 0 */

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 8001b1a:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <HAL_SPI_MspDeInit+0x60>)
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1e:	4a12      	ldr	r2, [pc, #72]	@ (8001b68 <HAL_SPI_MspDeInit+0x60>)
 8001b20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b24:	6593      	str	r3, [r2, #88]	@ 0x58

    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2);
 8001b26:	2104      	movs	r1, #4
 8001b28:	4810      	ldr	r0, [pc, #64]	@ (8001b6c <HAL_SPI_MspDeInit+0x64>)
 8001b2a:	f002 fb49 	bl	80041c0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001b2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b32:	480f      	ldr	r0, [pc, #60]	@ (8001b70 <HAL_SPI_MspDeInit+0x68>)
 8001b34:	f002 fb44 	bl	80041c0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }
}
 8001b38:	e00f      	b.n	8001b5a <HAL_SPI_MspDeInit+0x52>
  else if(spiHandle->Instance==SPI3)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b74 <HAL_SPI_MspDeInit+0x6c>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d10a      	bne.n	8001b5a <HAL_SPI_MspDeInit+0x52>
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001b44:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <HAL_SPI_MspDeInit+0x60>)
 8001b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b48:	4a07      	ldr	r2, [pc, #28]	@ (8001b68 <HAL_SPI_MspDeInit+0x60>)
 8001b4a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001b4e:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_12);
 8001b50:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001b54:	4805      	ldr	r0, [pc, #20]	@ (8001b6c <HAL_SPI_MspDeInit+0x64>)
 8001b56:	f002 fb33 	bl	80041c0 <HAL_GPIO_DeInit>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40003800 	.word	0x40003800
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	48000800 	.word	0x48000800
 8001b70:	48000400 	.word	0x48000400
 8001b74:	40003c00 	.word	0x40003c00

08001b78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <HAL_MspInit+0x4c>)
 8001b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b82:	4a10      	ldr	r2, [pc, #64]	@ (8001bc4 <HAL_MspInit+0x4c>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <HAL_MspInit+0x4c>)
 8001b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b96:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <HAL_MspInit+0x4c>)
 8001b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc4 <HAL_MspInit+0x4c>)
 8001b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ba2:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <HAL_MspInit+0x4c>)
 8001ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001baa:	603b      	str	r3, [r7, #0]
 8001bac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	210f      	movs	r1, #15
 8001bb2:	f06f 0001 	mvn.w	r0, #1
 8001bb6:	f001 feb9 	bl	800392c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08e      	sub	sp, #56	@ 0x38
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001bd6:	4b34      	ldr	r3, [pc, #208]	@ (8001ca8 <HAL_InitTick+0xe0>)
 8001bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bda:	4a33      	ldr	r2, [pc, #204]	@ (8001ca8 <HAL_InitTick+0xe0>)
 8001bdc:	f043 0308 	orr.w	r3, r3, #8
 8001be0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001be2:	4b31      	ldr	r3, [pc, #196]	@ (8001ca8 <HAL_InitTick+0xe0>)
 8001be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be6:	f003 0308 	and.w	r3, r3, #8
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bee:	f107 0210 	add.w	r2, r7, #16
 8001bf2:	f107 0314 	add.w	r3, r7, #20
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f003 fa09 	bl	8005010 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001bfe:	6a3b      	ldr	r3, [r7, #32]
 8001c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d103      	bne.n	8001c10 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c08:	f003 f9d6 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8001c0c:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c0e:	e004      	b.n	8001c1a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c10:	f003 f9d2 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8001c14:	4603      	mov	r3, r0
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c1c:	4a23      	ldr	r2, [pc, #140]	@ (8001cac <HAL_InitTick+0xe4>)
 8001c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c22:	0c9b      	lsrs	r3, r3, #18
 8001c24:	3b01      	subs	r3, #1
 8001c26:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001c28:	4b21      	ldr	r3, [pc, #132]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c2a:	4a22      	ldr	r2, [pc, #136]	@ (8001cb4 <HAL_InitTick+0xec>)
 8001c2c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8001c2e:	4b20      	ldr	r3, [pc, #128]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c30:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c34:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001c36:	4a1e      	ldr	r2, [pc, #120]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c3a:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8001c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c42:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c48:	4b19      	ldr	r3, [pc, #100]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8001c4e:	4818      	ldr	r0, [pc, #96]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c50:	f004 fe80 	bl	8006954 <HAL_TIM_Base_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c5a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d11b      	bne.n	8001c9a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8001c62:	4813      	ldr	r0, [pc, #76]	@ (8001cb0 <HAL_InitTick+0xe8>)
 8001c64:	f004 ff36 	bl	8006ad4 <HAL_TIM_Base_Start_IT>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c6e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d111      	bne.n	8001c9a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001c76:	2032      	movs	r0, #50	@ 0x32
 8001c78:	f001 fe74 	bl	8003964 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b0f      	cmp	r3, #15
 8001c80:	d808      	bhi.n	8001c94 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001c82:	2200      	movs	r2, #0
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	2032      	movs	r0, #50	@ 0x32
 8001c88:	f001 fe50 	bl	800392c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb8 <HAL_InitTick+0xf0>)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	e002      	b.n	8001c9a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c9a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3738      	adds	r7, #56	@ 0x38
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	431bde83 	.word	0x431bde83
 8001cb0:	20000440 	.word	0x20000440
 8001cb4:	40000c00 	.word	0x40000c00
 8001cb8:	20000128 	.word	0x20000128

08001cbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <NMI_Handler+0x4>

08001cc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <HardFault_Handler+0x4>

08001ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <MemManage_Handler+0x4>

08001cd4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <BusFault_Handler+0x4>

08001cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <UsageFault_Handler+0x4>

08001ce4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001cf8:	4802      	ldr	r0, [pc, #8]	@ (8001d04 <DMA1_Channel6_IRQHandler+0x10>)
 8001cfa:	f001 ffd8 	bl	8003cae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000564 	.word	0x20000564

08001d08 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001d0c:	4802      	ldr	r0, [pc, #8]	@ (8001d18 <DMA1_Channel7_IRQHandler+0x10>)
 8001d0e:	f001 ffce 	bl	8003cae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	200005ac 	.word	0x200005ac

08001d1c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADC_BUSY_Pin);
 8001d20:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001d24:	f002 fb58 	bl	80043d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d30:	4802      	ldr	r0, [pc, #8]	@ (8001d3c <USART2_IRQHandler+0x10>)
 8001d32:	f005 fa93 	bl	800725c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200004dc 	.word	0x200004dc

08001d40 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001d44:	4802      	ldr	r0, [pc, #8]	@ (8001d50 <TIM5_IRQHandler+0x10>)
 8001d46:	f004 ff35 	bl	8006bb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000440 	.word	0x20000440

08001d54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return 1;
 8001d58:	2301      	movs	r3, #1
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_kill>:

int _kill(int pid, int sig)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d6e:	f00a fdc3 	bl	800c8f8 <__errno>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2216      	movs	r2, #22
 8001d76:	601a      	str	r2, [r3, #0]
  return -1;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_exit>:

void _exit (int status)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ffe7 	bl	8001d64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d96:	bf00      	nop
 8001d98:	e7fd      	b.n	8001d96 <_exit+0x12>

08001d9a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e00a      	b.n	8001dc2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dac:	f3af 8000 	nop.w
 8001db0:	4601      	mov	r1, r0
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	60ba      	str	r2, [r7, #8]
 8001db8:	b2ca      	uxtb	r2, r1
 8001dba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	dbf0      	blt.n	8001dac <_read+0x12>
  }

  return len;
 8001dca:	687b      	ldr	r3, [r7, #4]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
 8001de4:	e009      	b.n	8001dfa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	1c5a      	adds	r2, r3, #1
 8001dea:	60ba      	str	r2, [r7, #8]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	3301      	adds	r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	dbf1      	blt.n	8001de6 <_write+0x12>
  }
  return len;
 8001e02:	687b      	ldr	r3, [r7, #4]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <_close>:

int _close(int file)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e34:	605a      	str	r2, [r3, #4]
  return 0;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <_isatty>:

int _isatty(int file)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e4c:	2301      	movs	r3, #1
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b085      	sub	sp, #20
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	60f8      	str	r0, [r7, #12]
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e7c:	4a14      	ldr	r2, [pc, #80]	@ (8001ed0 <_sbrk+0x5c>)
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <_sbrk+0x60>)
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e88:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <_sbrk+0x64>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d102      	bne.n	8001e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e90:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <_sbrk+0x64>)
 8001e92:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <_sbrk+0x68>)
 8001e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e96:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <_sbrk+0x64>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d207      	bcs.n	8001eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ea4:	f00a fd28 	bl	800c8f8 <__errno>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	220c      	movs	r2, #12
 8001eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb2:	e009      	b.n	8001ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eb4:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <_sbrk+0x64>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eba:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <_sbrk+0x64>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	4a05      	ldr	r2, [pc, #20]	@ (8001ed8 <_sbrk+0x64>)
 8001ec4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20018000 	.word	0x20018000
 8001ed4:	00000400 	.word	0x00000400
 8001ed8:	2000048c 	.word	0x2000048c
 8001edc:	200034c0 	.word	0x200034c0

08001ee0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <SystemInit+0x20>)
 8001ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eea:	4a05      	ldr	r2, [pc, #20]	@ (8001f00 <SystemInit+0x20>)
 8001eec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ef0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f0a:	1d3b      	adds	r3, r7, #4
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001f14:	4b14      	ldr	r3, [pc, #80]	@ (8001f68 <MX_TIM6_Init+0x64>)
 8001f16:	4a15      	ldr	r2, [pc, #84]	@ (8001f6c <MX_TIM6_Init+0x68>)
 8001f18:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80-1;
 8001f1a:	4b13      	ldr	r3, [pc, #76]	@ (8001f68 <MX_TIM6_Init+0x64>)
 8001f1c:	224f      	movs	r2, #79	@ 0x4f
 8001f1e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f20:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <MX_TIM6_Init+0x64>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <MX_TIM6_Init+0x64>)
 8001f28:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f2c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <MX_TIM6_Init+0x64>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f34:	480c      	ldr	r0, [pc, #48]	@ (8001f68 <MX_TIM6_Init+0x64>)
 8001f36:	f004 fd0d 	bl	8006954 <HAL_TIM_Base_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001f40:	f7ff fb94 	bl	800166c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f44:	2300      	movs	r3, #0
 8001f46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001f4c:	1d3b      	adds	r3, r7, #4
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4805      	ldr	r0, [pc, #20]	@ (8001f68 <MX_TIM6_Init+0x64>)
 8001f52:	f005 f805 	bl	8006f60 <HAL_TIMEx_MasterConfigSynchronization>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001f5c:	f7ff fb86 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f60:	bf00      	nop
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20000490 	.word	0x20000490
 8001f6c:	40001000 	.word	0x40001000

08001f70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x38>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d10b      	bne.n	8001f9a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f82:	4b0a      	ldr	r3, [pc, #40]	@ (8001fac <HAL_TIM_Base_MspInit+0x3c>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	4a09      	ldr	r2, [pc, #36]	@ (8001fac <HAL_TIM_Base_MspInit+0x3c>)
 8001f88:	f043 0310 	orr.w	r3, r3, #16
 8001f8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f8e:	4b07      	ldr	r3, [pc, #28]	@ (8001fac <HAL_TIM_Base_MspInit+0x3c>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	40001000 	.word	0x40001000
 8001fac:	40021000 	.word	0x40021000

08001fb0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fb4:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fb6:	4a15      	ldr	r2, [pc, #84]	@ (800200c <MX_USART2_UART_Init+0x5c>)
 8001fb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fba:	4b13      	ldr	r3, [pc, #76]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc2:	4b11      	ldr	r3, [pc, #68]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fce:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fda:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe0:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fe6:	4b08      	ldr	r3, [pc, #32]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ff2:	4805      	ldr	r0, [pc, #20]	@ (8002008 <MX_USART2_UART_Init+0x58>)
 8001ff4:	f005 f85a 	bl	80070ac <HAL_UART_Init>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001ffe:	f7ff fb35 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	200004dc 	.word	0x200004dc
 800200c:	40004400 	.word	0x40004400

08002010 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b0ac      	sub	sp, #176	@ 0xb0
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002028:	f107 0314 	add.w	r3, r7, #20
 800202c:	2288      	movs	r2, #136	@ 0x88
 800202e:	2100      	movs	r1, #0
 8002030:	4618      	mov	r0, r3
 8002032:	f00a fb4c 	bl	800c6ce <memset>
  if(uartHandle->Instance==USART2)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a4b      	ldr	r2, [pc, #300]	@ (8002168 <HAL_UART_MspInit+0x158>)
 800203c:	4293      	cmp	r3, r2
 800203e:	f040 808e 	bne.w	800215e <HAL_UART_MspInit+0x14e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002042:	2302      	movs	r3, #2
 8002044:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002046:	2300      	movs	r3, #0
 8002048:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800204a:	f107 0314 	add.w	r3, r7, #20
 800204e:	4618      	mov	r0, r3
 8002050:	f003 f870 	bl	8005134 <HAL_RCCEx_PeriphCLKConfig>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800205a:	f7ff fb07 	bl	800166c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800205e:	4b43      	ldr	r3, [pc, #268]	@ (800216c <HAL_UART_MspInit+0x15c>)
 8002060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002062:	4a42      	ldr	r2, [pc, #264]	@ (800216c <HAL_UART_MspInit+0x15c>)
 8002064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002068:	6593      	str	r3, [r2, #88]	@ 0x58
 800206a:	4b40      	ldr	r3, [pc, #256]	@ (800216c <HAL_UART_MspInit+0x15c>)
 800206c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002076:	4b3d      	ldr	r3, [pc, #244]	@ (800216c <HAL_UART_MspInit+0x15c>)
 8002078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207a:	4a3c      	ldr	r2, [pc, #240]	@ (800216c <HAL_UART_MspInit+0x15c>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002082:	4b3a      	ldr	r3, [pc, #232]	@ (800216c <HAL_UART_MspInit+0x15c>)
 8002084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800208e:	230c      	movs	r3, #12
 8002090:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002094:	2302      	movs	r3, #2
 8002096:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a0:	2303      	movs	r3, #3
 80020a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020a6:	2307      	movs	r3, #7
 80020a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020b0:	4619      	mov	r1, r3
 80020b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b6:	f001 fed9 	bl	8003e6c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80020ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020bc:	4a2d      	ldr	r2, [pc, #180]	@ (8002174 <HAL_UART_MspInit+0x164>)
 80020be:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80020c0:	4b2b      	ldr	r3, [pc, #172]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020c2:	2202      	movs	r2, #2
 80020c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020cc:	4b28      	ldr	r3, [pc, #160]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020d2:	4b27      	ldr	r3, [pc, #156]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020d4:	2280      	movs	r2, #128	@ 0x80
 80020d6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020d8:	4b25      	ldr	r3, [pc, #148]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020da:	2200      	movs	r2, #0
 80020dc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020de:	4b24      	ldr	r3, [pc, #144]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80020e4:	4b22      	ldr	r3, [pc, #136]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020ea:	4b21      	ldr	r3, [pc, #132]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80020f0:	481f      	ldr	r0, [pc, #124]	@ (8002170 <HAL_UART_MspInit+0x160>)
 80020f2:	f001 fc45 	bl	8003980 <HAL_DMA_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 80020fc:	f7ff fab6 	bl	800166c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a1b      	ldr	r2, [pc, #108]	@ (8002170 <HAL_UART_MspInit+0x160>)
 8002104:	675a      	str	r2, [r3, #116]	@ 0x74
 8002106:	4a1a      	ldr	r2, [pc, #104]	@ (8002170 <HAL_UART_MspInit+0x160>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800210c:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <HAL_UART_MspInit+0x168>)
 800210e:	4a1b      	ldr	r2, [pc, #108]	@ (800217c <HAL_UART_MspInit+0x16c>)
 8002110:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8002112:	4b19      	ldr	r3, [pc, #100]	@ (8002178 <HAL_UART_MspInit+0x168>)
 8002114:	2202      	movs	r2, #2
 8002116:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002118:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <HAL_UART_MspInit+0x168>)
 800211a:	2210      	movs	r2, #16
 800211c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800211e:	4b16      	ldr	r3, [pc, #88]	@ (8002178 <HAL_UART_MspInit+0x168>)
 8002120:	2200      	movs	r2, #0
 8002122:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002124:	4b14      	ldr	r3, [pc, #80]	@ (8002178 <HAL_UART_MspInit+0x168>)
 8002126:	2280      	movs	r2, #128	@ 0x80
 8002128:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800212a:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <HAL_UART_MspInit+0x168>)
 800212c:	2200      	movs	r2, #0
 800212e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HAL_UART_MspInit+0x168>)
 8002132:	2200      	movs	r2, #0
 8002134:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002136:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <HAL_UART_MspInit+0x168>)
 8002138:	2200      	movs	r2, #0
 800213a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <HAL_UART_MspInit+0x168>)
 800213e:	2200      	movs	r2, #0
 8002140:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002142:	480d      	ldr	r0, [pc, #52]	@ (8002178 <HAL_UART_MspInit+0x168>)
 8002144:	f001 fc1c 	bl	8003980 <HAL_DMA_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 800214e:	f7ff fa8d 	bl	800166c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a08      	ldr	r2, [pc, #32]	@ (8002178 <HAL_UART_MspInit+0x168>)
 8002156:	671a      	str	r2, [r3, #112]	@ 0x70
 8002158:	4a07      	ldr	r2, [pc, #28]	@ (8002178 <HAL_UART_MspInit+0x168>)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800215e:	bf00      	nop
 8002160:	37b0      	adds	r7, #176	@ 0xb0
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40004400 	.word	0x40004400
 800216c:	40021000 	.word	0x40021000
 8002170:	20000564 	.word	0x20000564
 8002174:	4002006c 	.word	0x4002006c
 8002178:	200005ac 	.word	0x200005ac
 800217c:	40020080 	.word	0x40020080

08002180 <UARTLog>:

extern struct adf5355_init_param hadf5355;
extern data_Collector_TypeDef* ad7676_data;

void UARTLog(char* message)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 1000);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7fe f881 	bl	8000290 <strlen>
 800218e:	4603      	mov	r3, r0
 8002190:	b29a      	uxth	r2, r3
 8002192:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4803      	ldr	r0, [pc, #12]	@ (80021a8 <UARTLog+0x28>)
 800219a:	f004 ffd5 	bl	8007148 <HAL_UART_Transmit>
}
 800219e:	bf00      	nop
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	200004dc 	.word	0x200004dc

080021ac <LightLED>:

//void* SetPLL_Period(void* period_ms){
//
//}

void* LightLED(void* state){
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint8_t* value = (uint8_t*)state;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	60fb      	str	r3, [r7, #12]
	if (*value != 0 && *value != 1) ret = false;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d007      	beq.n	80021d0 <LightLED+0x24>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d003      	beq.n	80021d0 <LightLED+0x24>
 80021c8:	4b09      	ldr	r3, [pc, #36]	@ (80021f0 <LightLED+0x44>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]
 80021ce:	e00a      	b.n	80021e6 <LightLED+0x3a>
	else {
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, *value);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	2120      	movs	r1, #32
 80021d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021dc:	f002 f8e4 	bl	80043a8 <HAL_GPIO_WritePin>
		ret = true;
 80021e0:	4b03      	ldr	r3, [pc, #12]	@ (80021f0 <LightLED+0x44>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 80021e6:	4b02      	ldr	r3, [pc, #8]	@ (80021f0 <LightLED+0x44>)
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	200005f4 	.word	0x200005f4

080021f4 <ReadADC>:

void* ReadADC(void* samples){
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint16_t* value = (uint16_t*)samples;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	60fb      	str	r3, [r7, #12]
	if (*value <= 0 && *value > ad7676_data->data_ptr_max) ret = false;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d10b      	bne.n	8002220 <ReadADC+0x2c>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	881a      	ldrh	r2, [r3, #0]
 800220c:	4b0c      	ldr	r3, [pc, #48]	@ (8002240 <ReadADC+0x4c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f8b3 3646 	ldrh.w	r3, [r3, #1606]	@ 0x646
 8002214:	429a      	cmp	r2, r3
 8002216:	d903      	bls.n	8002220 <ReadADC+0x2c>
 8002218:	4b0a      	ldr	r3, [pc, #40]	@ (8002244 <ReadADC+0x50>)
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]
 800221e:	e009      	b.n	8002234 <ReadADC+0x40>
	else {
		ad7676_read_samples(*value);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f000 f901 	bl	800242c <ad7676_read_samples>
		ad7676_start_conversion();
 800222a:	f000 f915 	bl	8002458 <ad7676_start_conversion>
		ret = true;
 800222e:	4b05      	ldr	r3, [pc, #20]	@ (8002244 <ReadADC+0x50>)
 8002230:	2201      	movs	r2, #1
 8002232:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8002234:	4b03      	ldr	r3, [pc, #12]	@ (8002244 <ReadADC+0x50>)
}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200005f8 	.word	0x200005f8
 8002244:	200005f5 	.word	0x200005f5

08002248 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002248:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002280 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800224c:	f7ff fe48 	bl	8001ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002250:	480c      	ldr	r0, [pc, #48]	@ (8002284 <LoopForever+0x6>)
  ldr r1, =_edata
 8002252:	490d      	ldr	r1, [pc, #52]	@ (8002288 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002254:	4a0d      	ldr	r2, [pc, #52]	@ (800228c <LoopForever+0xe>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002258:	e002      	b.n	8002260 <LoopCopyDataInit>

0800225a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800225a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800225c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800225e:	3304      	adds	r3, #4

08002260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002264:	d3f9      	bcc.n	800225a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002266:	4a0a      	ldr	r2, [pc, #40]	@ (8002290 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002268:	4c0a      	ldr	r4, [pc, #40]	@ (8002294 <LoopForever+0x16>)
  movs r3, #0
 800226a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800226c:	e001      	b.n	8002272 <LoopFillZerobss>

0800226e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800226e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002270:	3204      	adds	r2, #4

08002272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002274:	d3fb      	bcc.n	800226e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002276:	f00a fb45 	bl	800c904 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800227a:	f7ff f951 	bl	8001520 <main>

0800227e <LoopForever>:

LoopForever:
    b LoopForever
 800227e:	e7fe      	b.n	800227e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002280:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002288:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 800228c:	0800f06c 	.word	0x0800f06c
  ldr r2, =_sbss
 8002290:	20000300 	.word	0x20000300
  ldr r4, =_ebss
 8002294:	200034c0 	.word	0x200034c0

08002298 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002298:	e7fe      	b.n	8002298 <ADC1_2_IRQHandler>
	...

0800229c <ad7676_init>:
bool collect_data = false;
uint16_t awaited_samples = 0;


void ad7676_init(data_Collector_TypeDef** ad7676_data)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	data_Collector_TypeDef* init_data;

	init_data = (data_Collector_TypeDef*)no_os_calloc(1, sizeof(*init_data));
 80022a4:	f240 614c 	movw	r1, #1612	@ 0x64c
 80022a8:	2001      	movs	r0, #1
 80022aa:	f001 f9c5 	bl	8003638 <no_os_calloc>
 80022ae:	60f8      	str	r0, [r7, #12]

	init_data->spi_desc = &hspi2;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4a0c      	ldr	r2, [pc, #48]	@ (80022e4 <ad7676_init+0x48>)
 80022b4:	601a      	str	r2, [r3, #0]
	init_data->data_ptr = 0;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f8a3 2644 	strh.w	r2, [r3, #1604]	@ 0x644
	init_data->data_ptr_max = 200;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	22c8      	movs	r2, #200	@ 0xc8
 80022c2:	f8a3 2646 	strh.w	r2, [r3, #1606]	@ 0x646
	init_data->current_channel = 0;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2648 	strb.w	r2, [r3, #1608]	@ 0x648
	init_data->num_channels = 4;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2204      	movs	r2, #4
 80022d2:	f883 2649 	strb.w	r2, [r3, #1609]	@ 0x649

	*ad7676_data = init_data;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68fa      	ldr	r2, [r7, #12]
 80022da:	601a      	str	r2, [r3, #0]
}
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000378 	.word	0x20000378

080022e8 <ad7676_spi_read>:

void ad7676_spi_read(uint8_t* buf, uint8_t size){
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	460b      	mov	r3, r1
 80022f2:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Receive(ad7676_data->spi_desc, buf, size, 0xFF);
 80022f4:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <ad7676_spi_read+0x28>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6818      	ldr	r0, [r3, #0]
 80022fa:	78fb      	ldrb	r3, [r7, #3]
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	23ff      	movs	r3, #255	@ 0xff
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	f003 fe14 	bl	8005f2e <HAL_SPI_Receive>
}
 8002306:	bf00      	nop
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	200005f8 	.word	0x200005f8

08002314 <ad7676_calculate_output>:

int ad7676_calculate_output(int32_t sample){
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	int sample_voltage = (sample*10*1000)/32768;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002322:	fb02 f303 	mul.w	r3, r2, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	da02      	bge.n	8002330 <ad7676_calculate_output+0x1c>
 800232a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800232e:	337f      	adds	r3, #127	@ 0x7f
 8002330:	13db      	asrs	r3, r3, #15
 8002332:	60fb      	str	r3, [r7, #12]
	return sample_voltage;  //assuming range is +/-10V and REF is internal 2,5V datasheet p.23
 8002334:	68fb      	ldr	r3, [r7, #12]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3714      	adds	r7, #20
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <ad7676_read_one_sample>:

void ad7676_read_one_sample() //when BUSY goes down
{
 8002344:	b5b0      	push	{r4, r5, r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
//	(GPIOx->IDR & GPIO_Pin);
//	GPIO_TypeDef GPIOB, D0_GPIO_Port, D15_GPIO_Port
//	Pin PB3 reserved for SWD
//	int16_t sample = (GPIOB->IDR & AD7676_GPIOB_MASK) | ((GPIOC->IDR & AD7676_GPIOC_MASK) << 15);
	uint8_t buf[8];
	AD7676_CS_OFF;
 800234a:	2200      	movs	r2, #0
 800234c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002350:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002354:	f002 f828 	bl	80043a8 <HAL_GPIO_WritePin>
	ad7676_spi_read(buf, 8);
 8002358:	463b      	mov	r3, r7
 800235a:	2108      	movs	r1, #8
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff ffc3 	bl	80022e8 <ad7676_spi_read>
	for(ad7676_data->current_channel=0; ad7676_data->current_channel<ad7676_data->num_channels; ad7676_data->current_channel++){
 8002362:	4b31      	ldr	r3, [pc, #196]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 2648 	strb.w	r2, [r3, #1608]	@ 0x648
 800236c:	e033      	b.n	80023d6 <ad7676_read_one_sample+0x92>
		ad7676_data->data_buf[ad7676_data->current_channel][ad7676_data->data_ptr] = buf[2*ad7676_data->current_channel+1]+(buf[2*ad7676_data->current_channel]<<8); //LSB first
 800236e:	4b2e      	ldr	r3, [pc, #184]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f893 3648 	ldrb.w	r3, [r3, #1608]	@ 0x648
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	3301      	adds	r3, #1
 800237a:	3308      	adds	r3, #8
 800237c:	443b      	add	r3, r7
 800237e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002382:	461d      	mov	r5, r3
 8002384:	4b28      	ldr	r3, [pc, #160]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f893 3648 	ldrb.w	r3, [r3, #1608]	@ 0x648
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	3308      	adds	r3, #8
 8002390:	443b      	add	r3, r7
 8002392:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002396:	021b      	lsls	r3, r3, #8
 8002398:	b29b      	uxth	r3, r3
 800239a:	4a23      	ldr	r2, [pc, #140]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	4922      	ldr	r1, [pc, #136]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 80023a0:	6809      	ldr	r1, [r1, #0]
 80023a2:	f891 1648 	ldrb.w	r1, [r1, #1608]	@ 0x648
 80023a6:	460c      	mov	r4, r1
 80023a8:	491f      	ldr	r1, [pc, #124]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 80023aa:	6809      	ldr	r1, [r1, #0]
 80023ac:	f8b1 1644 	ldrh.w	r1, [r1, #1604]	@ 0x644
 80023b0:	4608      	mov	r0, r1
 80023b2:	442b      	add	r3, r5
 80023b4:	b299      	uxth	r1, r3
 80023b6:	23c8      	movs	r3, #200	@ 0xc8
 80023b8:	fb04 f303 	mul.w	r3, r4, r3
 80023bc:	4403      	add	r3, r0
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	460a      	mov	r2, r1
 80023c4:	809a      	strh	r2, [r3, #4]
	for(ad7676_data->current_channel=0; ad7676_data->current_channel<ad7676_data->num_channels; ad7676_data->current_channel++){
 80023c6:	4b18      	ldr	r3, [pc, #96]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f893 2648 	ldrb.w	r2, [r3, #1608]	@ 0x648
 80023ce:	3201      	adds	r2, #1
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	f883 2648 	strb.w	r2, [r3, #1608]	@ 0x648
 80023d6:	4b14      	ldr	r3, [pc, #80]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f893 2648 	ldrb.w	r2, [r3, #1608]	@ 0x648
 80023de:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f893 3649 	ldrb.w	r3, [r3, #1609]	@ 0x649
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d3c1      	bcc.n	800236e <ad7676_read_one_sample+0x2a>
	}
	AD7676_CS_ON;
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023f4:	f001 ffd8 	bl	80043a8 <HAL_GPIO_WritePin>
//	ad7676_data->data_buf[ad7676_data->data_ptr++] = sample;
	ad7676_data->data_ptr = (ad7676_data->data_ptr+1)%ad7676_data->data_ptr_max;
 80023f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f8b3 3644 	ldrh.w	r3, [r3, #1604]	@ 0x644
 8002400:	3301      	adds	r3, #1
 8002402:	4a09      	ldr	r2, [pc, #36]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 8002404:	6812      	ldr	r2, [r2, #0]
 8002406:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 800240a:	fb93 f1f2 	sdiv	r1, r3, r2
 800240e:	fb01 f202 	mul.w	r2, r1, r2
 8002412:	1a9a      	subs	r2, r3, r2
 8002414:	4b04      	ldr	r3, [pc, #16]	@ (8002428 <ad7676_read_one_sample+0xe4>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	b292      	uxth	r2, r2
 800241a:	f8a3 2644 	strh.w	r2, [r3, #1604]	@ 0x644
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bdb0      	pop	{r4, r5, r7, pc}
 8002426:	bf00      	nop
 8002428:	200005f8 	.word	0x200005f8

0800242c <ad7676_read_samples>:

void ad7676_read_samples(uint16_t samples){
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	80fb      	strh	r3, [r7, #6]
	awaited_samples = samples;
 8002436:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <ad7676_read_samples+0x24>)
 8002438:	88fb      	ldrh	r3, [r7, #6]
 800243a:	8013      	strh	r3, [r2, #0]
	collect_data = true;
 800243c:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <ad7676_read_samples+0x28>)
 800243e:	2201      	movs	r2, #1
 8002440:	701a      	strb	r2, [r3, #0]
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	200005fe 	.word	0x200005fe
 8002454:	200005fc 	.word	0x200005fc

08002458 <ad7676_start_conversion>:
	}
	ad7676_data->data_ptr = 0;
}

void ad7676_start_conversion()
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
	AD7676_CNVST_OFF;
 800245e:	2200      	movs	r2, #0
 8002460:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002464:	480b      	ldr	r0, [pc, #44]	@ (8002494 <ad7676_start_conversion+0x3c>)
 8002466:	f001 ff9f 	bl	80043a8 <HAL_GPIO_WritePin>
	AD7676_CONVST_DELAY;
 800246a:	2300      	movs	r3, #0
 800246c:	71fb      	strb	r3, [r7, #7]
 800246e:	e003      	b.n	8002478 <ad7676_start_conversion+0x20>
 8002470:	bf00      	nop
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	3301      	adds	r3, #1
 8002476:	71fb      	strb	r3, [r7, #7]
 8002478:	79fb      	ldrb	r3, [r7, #7]
 800247a:	2b04      	cmp	r3, #4
 800247c:	d9f8      	bls.n	8002470 <ad7676_start_conversion+0x18>
	AD7676_CNVST_ON;
 800247e:	2201      	movs	r2, #1
 8002480:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002484:	4803      	ldr	r0, [pc, #12]	@ (8002494 <ad7676_start_conversion+0x3c>)
 8002486:	f001 ff8f 	bl	80043a8 <HAL_GPIO_WritePin>
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	48000800 	.word	0x48000800

08002498 <adf5355_write>:
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_write(struct adf5355_dev *dev,
			     uint8_t reg_addr,
			     uint32_t data)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	460b      	mov	r3, r1
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[ADF5355_SPI_NO_BYTES];
	uint8_t ret;
	data = data | reg_addr;
 80024a6:	7afb      	ldrb	r3, [r7, #11]
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	607b      	str	r3, [r7, #4]

	buf[0] = data >> 24;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	0e1b      	lsrs	r3, r3, #24
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	743b      	strb	r3, [r7, #16]
	buf[1] = data >> 16;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	0c1b      	lsrs	r3, r3, #16
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	747b      	strb	r3, [r7, #17]
	buf[2] = data >> 8;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	0a1b      	lsrs	r3, r3, #8
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	74bb      	strb	r3, [r7, #18]
	buf[3] = data;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	74fb      	strb	r3, [r7, #19]

	ADF5355_CS_OFF;
 80024cc:	2200      	movs	r2, #0
 80024ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024d6:	f001 ff67 	bl	80043a8 <HAL_GPIO_WritePin>
	ret = HAL_SPI_Transmit(dev->spi_desc, buf, NO_OS_ARRAY_SIZE(buf), HAL_MAX_DELAY);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6818      	ldr	r0, [r3, #0]
 80024de:	f107 0110 	add.w	r1, r7, #16
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
 80024e6:	2204      	movs	r2, #4
 80024e8:	f003 fbab 	bl	8005c42 <HAL_SPI_Transmit>
 80024ec:	4603      	mov	r3, r0
 80024ee:	75fb      	strb	r3, [r7, #23]
	ADF5355_CS_ON;
 80024f0:	2201      	movs	r2, #1
 80024f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024fa:	f001 ff55 	bl	80043a8 <HAL_GPIO_WritePin>

	return ret;
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <adf5355_pll_fract_n_compute>:
					uint32_t *integer,
					uint32_t *fract1,
					uint32_t *fract2,
					uint32_t *mod2,
					uint32_t max_modulus2)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
 800250e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002512:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t tmp;
	uint32_t gcd_div;

	tmp = no_os_do_div(&vco, pfd);
 8002516:	f107 0108 	add.w	r1, r7, #8
 800251a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800251e:	4608      	mov	r0, r1
 8002520:	f001 f8c0 	bl	80036a4 <no_os_do_div>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	e9c7 2304 	strd	r2, r3, [r7, #16]
	tmp = tmp * ADF5355_MODULUS1;
 800252c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002530:	f04f 0200 	mov.w	r2, #0
 8002534:	f04f 0300 	mov.w	r3, #0
 8002538:	060b      	lsls	r3, r1, #24
 800253a:	ea43 2310 	orr.w	r3, r3, r0, lsr #8
 800253e:	0602      	lsls	r2, r0, #24
 8002540:	e9c7 2304 	strd	r2, r3, [r7, #16]
	*fract2 = no_os_do_div(&tmp, pfd);
 8002544:	f107 0110 	add.w	r1, r7, #16
 8002548:	e9d7 2300 	ldrd	r2, r3, [r7]
 800254c:	4608      	mov	r0, r1
 800254e:	f001 f8a9 	bl	80036a4 <no_os_do_div>
 8002552:	4602      	mov	r2, r0
 8002554:	460b      	mov	r3, r1
 8002556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002558:	601a      	str	r2, [r3, #0]

	*integer = vco;
 800255a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800255e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002560:	601a      	str	r2, [r3, #0]
	*fract1 = tmp;
 8002562:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002568:	601a      	str	r2, [r3, #0]

	*mod2 = pfd;
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800256e:	601a      	str	r2, [r3, #0]

	while (*mod2 > max_modulus2) {
 8002570:	e009      	b.n	8002586 <adf5355_pll_fract_n_compute+0x7e>
		*mod2 >>= 1;
 8002572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	085a      	lsrs	r2, r3, #1
 8002578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800257a:	601a      	str	r2, [r3, #0]
		*fract2 >>= 1;
 800257c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	085a      	lsrs	r2, r3, #1
 8002582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002584:	601a      	str	r2, [r3, #0]
	while (*mod2 > max_modulus2) {
 8002586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800258c:	429a      	cmp	r2, r3
 800258e:	d3f0      	bcc.n	8002572 <adf5355_pll_fract_n_compute+0x6a>
	}

	gcd_div = no_os_greatest_common_divisor(*fract2, *mod2);
 8002590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4619      	mov	r1, r3
 800259a:	4610      	mov	r0, r2
 800259c:	f001 f85a 	bl	8003654 <no_os_greatest_common_divisor>
 80025a0:	61f8      	str	r0, [r7, #28]
	*mod2 /= gcd_div;
 80025a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80025ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025ae:	601a      	str	r2, [r3, #0]
	*fract2 /= gcd_div;
 80025b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80025ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025bc:	601a      	str	r2, [r3, #0]
}
 80025be:	bf00      	nop
 80025c0:	3720      	adds	r7, #32
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <adf5355_calc_reg0_to_2>:

/*Private static functions*/

static uint32_t adf5355_calc_reg0_to_2(struct adf5355_dev *dev, uint8_t autocalc_en){
 80025c8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80025cc:	b08a      	sub	sp, #40	@ 0x28
 80025ce:	af06      	add	r7, sp, #24
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	70f9      	strb	r1, [r7, #3]

	uint32_t tmp_cp_bleed;
	bool prescaler;
//	bool cp_neg_bleed_en; //It might be unused, need to examine it

	adf5355_pll_fract_n_compute(dev->freq_req, dev->fpfd, &dev->integer, &dev->fract1,
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	e9d1 bc10 	ldrd	fp, ip, [r1, #64]	@ 0x40
 80025da:	687c      	ldr	r4, [r7, #4]
 80025dc:	6ea4      	ldr	r4, [r4, #104]	@ 0x68
 80025de:	2500      	movs	r5, #0
 80025e0:	4622      	mov	r2, r4
 80025e2:	462b      	mov	r3, r5
 80025e4:	687c      	ldr	r4, [r7, #4]
 80025e6:	346c      	adds	r4, #108	@ 0x6c
 80025e8:	687d      	ldr	r5, [r7, #4]
 80025ea:	3570      	adds	r5, #112	@ 0x70
 80025ec:	687e      	ldr	r6, [r7, #4]
 80025ee:	3674      	adds	r6, #116	@ 0x74
 80025f0:	6879      	ldr	r1, [r7, #4]
 80025f2:	3178      	adds	r1, #120	@ 0x78
 80025f4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80025f8:	9004      	str	r0, [sp, #16]
 80025fa:	9103      	str	r1, [sp, #12]
 80025fc:	9602      	str	r6, [sp, #8]
 80025fe:	9501      	str	r5, [sp, #4]
 8002600:	9400      	str	r4, [sp, #0]
 8002602:	4658      	mov	r0, fp
 8002604:	4661      	mov	r1, ip
 8002606:	f7ff ff7f 	bl	8002508 <adf5355_pll_fract_n_compute>
						&dev->fract2, &dev->mod2, ADF5355_MAX_MODULUS2);

	prescaler = (dev->integer >= ADF5355_MIN_INT_PRESCALER_89);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800260e:	2b4a      	cmp	r3, #74	@ 0x4a
 8002610:	bf8c      	ite	hi
 8002612:	2301      	movhi	r3, #1
 8002614:	2300      	movls	r3, #0
 8002616:	72fb      	strb	r3, [r7, #11]
//	if (dev->fpfd > 100000000UL || ((dev->fract1 == 0) && (dev->fract2 == 0)))
//		cp_neg_bleed_en = false;
//	else
//		cp_neg_bleed_en = dev->cp_neg_bleed_en;

	if ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) {
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	791b      	ldrb	r3, [r3, #4]
 800261c:	2b04      	cmp	r3, #4
 800261e:	d003      	beq.n	8002628 <adf5355_calc_reg0_to_2+0x60>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	791b      	ldrb	r3, [r3, #4]
 8002624:	2b05      	cmp	r3, #5
 8002626:	d113      	bne.n	8002650 <adf5355_calc_reg0_to_2+0x88>
		tmp_cp_bleed = (24U * (dev->fpfd / 1000) * dev->cp_ua) / (61440 * 900);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800262c:	4a2c      	ldr	r2, [pc, #176]	@ (80026e0 <adf5355_calc_reg0_to_2+0x118>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	099b      	lsrs	r3, r3, #6
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 8002638:	fb03 f202 	mul.w	r2, r3, r2
 800263c:	4613      	mov	r3, r2
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4413      	add	r3, r2
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	0b9b      	lsrs	r3, r3, #14
 8002646:	4a27      	ldr	r2, [pc, #156]	@ (80026e4 <adf5355_calc_reg0_to_2+0x11c>)
 8002648:	fba2 2303 	umull	r2, r3, r2, r3
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	e016      	b.n	800267e <adf5355_calc_reg0_to_2+0xb6>
	} else {
		tmp_cp_bleed = NO_OS_DIV_ROUND_UP(400 * dev->cp_ua, dev->integer * 375);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002654:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002658:	fb03 f202 	mul.w	r2, r3, r2
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002660:	f240 1177 	movw	r1, #375	@ 0x177
 8002664:	fb01 f303 	mul.w	r3, r1, r3
 8002668:	4413      	add	r3, r2
 800266a:	1e5a      	subs	r2, r3, #1
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002670:	f240 1177 	movw	r1, #375	@ 0x177
 8002674:	fb01 f303 	mul.w	r3, r1, r3
 8002678:	fbb2 f3f3 	udiv	r3, r2, r3
 800267c:	60fb      	str	r3, [r7, #12]
	}

	tmp_cp_bleed = no_os_clamp(tmp_cp_bleed, 1U, 255U);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d904      	bls.n	800268e <adf5355_calc_reg0_to_2+0xc6>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2bff      	cmp	r3, #255	@ 0xff
 8002688:	bf28      	it	cs
 800268a:	23ff      	movcs	r3, #255	@ 0xff
 800268c:	e000      	b.n	8002690 <adf5355_calc_reg0_to_2+0xc8>
 800268e:	2301      	movs	r3, #1
 8002690:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002696:	011a      	lsls	r2, r3, #4
 8002698:	4b13      	ldr	r3, [pc, #76]	@ (80026e8 <adf5355_calc_reg0_to_2+0x120>)
 800269a:	4013      	ands	r3, r2
					ADF5355_REG0_PRESCALER(prescaler) |
 800269c:	7afa      	ldrb	r2, [r7, #11]
 800269e:	0512      	lsls	r2, r2, #20
	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 80026a0:	431a      	orrs	r2, r3
					ADF5355_REG0_AUTOCAL(autocalc_en); //autocalibration needs to be disabled
 80026a2:	78fb      	ldrb	r3, [r7, #3]
 80026a4:	055b      	lsls	r3, r3, #21
					ADF5355_REG0_PRESCALER(prescaler) |
 80026a6:	431a      	orrs	r2, r3
	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	609a      	str	r2, [r3, #8]

	dev->regs[ADF5355_REG(1)] = ADF5355_REG1_FRACT(dev->fract1);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80026b6:	f023 030f 	bic.w	r3, r3, #15
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	60d3      	str	r3, [r2, #12]

	dev->regs[ADF5355_REG(2)] = ADF5355_REG2_MOD2(dev->mod2) |
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026c2:	011a      	lsls	r2, r3, #4
 80026c4:	4b09      	ldr	r3, [pc, #36]	@ (80026ec <adf5355_calc_reg0_to_2+0x124>)
 80026c6:	4013      	ands	r3, r2
					ADF5355_REG2_FRAC2(dev->fract2);
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80026cc:	0492      	lsls	r2, r2, #18
	dev->regs[ADF5355_REG(2)] = ADF5355_REG2_MOD2(dev->mod2) |
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	611a      	str	r2, [r3, #16]
	return tmp_cp_bleed;
 80026d4:	68fb      	ldr	r3, [r7, #12]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 80026e0:	10624dd3 	.word	0x10624dd3
 80026e4:	00136b0b 	.word	0x00136b0b
 80026e8:	000ffff0 	.word	0x000ffff0
 80026ec:	0003fff0 	.word	0x0003fff0

080026f0 <adf5355_calc_pfd>:

static void adf5355_calc_pfd(struct adf5355_dev *dev, uint8_t counter_reset)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp;
	dev->ref_div_factor = 0;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e

	/* Calculate and maximize PFD frequency */
	do {
		dev->ref_div_factor++;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 800270a:	3301      	adds	r3, #1
 800270c:	b29a      	uxth	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
		dev->fpfd = (dev->clkin_freq * (dev->ref_doubler_en ? 2 : 1)) /
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <adf5355_calc_pfd+0x36>
 8002722:	2302      	movs	r3, #2
 8002724:	e000      	b.n	8002728 <adf5355_calc_pfd+0x38>
 8002726:	2301      	movs	r3, #1
 8002728:	fb02 f303 	mul.w	r3, r2, r3
			    (dev->ref_div_factor * (dev->ref_div2_en ? 2 : 1));
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	f8b2 208e 	ldrh.w	r2, [r2, #142]	@ 0x8e
 8002732:	4611      	mov	r1, r2
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	f892 208c 	ldrb.w	r2, [r2, #140]	@ 0x8c
 800273a:	2a00      	cmp	r2, #0
 800273c:	d001      	beq.n	8002742 <adf5355_calc_pfd+0x52>
 800273e:	2202      	movs	r2, #2
 8002740:	e000      	b.n	8002744 <adf5355_calc_pfd+0x54>
 8002742:	2201      	movs	r2, #1
 8002744:	fb01 f202 	mul.w	r2, r1, r2
		dev->fpfd = (dev->clkin_freq * (dev->ref_doubler_en ? 2 : 1)) /
 8002748:	fbb3 f2f2 	udiv	r2, r3, r2
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	669a      	str	r2, [r3, #104]	@ 0x68
	} while (dev->fpfd > ADF5355_MAX_FREQ_PFD);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002754:	4a2a      	ldr	r2, [pc, #168]	@ (8002800 <adf5355_calc_pfd+0x110>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d8d4      	bhi.n	8002704 <adf5355_calc_pfd+0x14>

	tmp = NO_OS_DIV_ROUND_CLOSEST(dev->cp_ua - 315, 315U);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800275e:	f1a3 029e 	sub.w	r2, r3, #158	@ 0x9e
 8002762:	4b28      	ldr	r3, [pc, #160]	@ (8002804 <adf5355_calc_pfd+0x114>)
 8002764:	fba3 1302 	umull	r1, r3, r3, r2
 8002768:	1ad2      	subs	r2, r2, r3
 800276a:	0852      	lsrs	r2, r2, #1
 800276c:	4413      	add	r3, r2
 800276e:	0a1b      	lsrs	r3, r3, #8
 8002770:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 0U, 15U);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d004      	beq.n	8002782 <adf5355_calc_pfd+0x92>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b0f      	cmp	r3, #15
 800277c:	bf28      	it	cs
 800277e:	230f      	movcs	r3, #15
 8002780:	e000      	b.n	8002784 <adf5355_calc_pfd+0x94>
 8002782:	2300      	movs	r3, #0
 8002784:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(4)] = ADF5355_REG4_COUNTER_RESET_EN(counter_reset) |
				    ADF5355_REG4_CP_THREESTATE_EN(0) |
 8002786:	78fb      	ldrb	r3, [r7, #3]
 8002788:	011b      	lsls	r3, r3, #4
				    ADF5355_REG4_POWER_DOWN_EN(0) |
				    ADF5355_REG4_PD_POLARITY_POS(!dev->phase_detector_polarity_neg) |
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	f892 2087 	ldrb.w	r2, [r2, #135]	@ 0x87
 8002790:	2a00      	cmp	r2, #0
 8002792:	d101      	bne.n	8002798 <adf5355_calc_pfd+0xa8>
 8002794:	2280      	movs	r2, #128	@ 0x80
 8002796:	e000      	b.n	800279a <adf5355_calc_pfd+0xaa>
 8002798:	2200      	movs	r2, #0
				    ADF5355_REG4_POWER_DOWN_EN(0) |
 800279a:	431a      	orrs	r2, r3
				    ADF5355_REG4_MUX_LOGIC(dev->mux_out_3v3_en) |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80027a2:	021b      	lsls	r3, r3, #8
				    ADF5355_REG4_PD_POLARITY_POS(!dev->phase_detector_polarity_neg) |
 80027a4:	431a      	orrs	r2, r3
				    ADF5355_REG4_REFIN_MODE_DIFF(dev->ref_diff_en) |
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80027ac:	025b      	lsls	r3, r3, #9
				    ADF5355_REG4_MUX_LOGIC(dev->mux_out_3v3_en) |
 80027ae:	4313      	orrs	r3, r2
 80027b0:	461a      	mov	r2, r3
				    ADF5355_REG4_CHARGE_PUMP_CURR(tmp) |
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	029b      	lsls	r3, r3, #10
 80027b6:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
				    ADF5355_REG4_REFIN_MODE_DIFF(dev->ref_diff_en) |
 80027ba:	431a      	orrs	r2, r3
				    ADF5355_REG4_DOUBLE_BUFF_EN(1) |
				    ADF5355_REG4_10BIT_R_CNT(dev->ref_div_factor) |
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 80027c2:	03d9      	lsls	r1, r3, #15
 80027c4:	4b10      	ldr	r3, [pc, #64]	@ (8002808 <adf5355_calc_pfd+0x118>)
 80027c6:	400b      	ands	r3, r1
				    ADF5355_REG4_DOUBLE_BUFF_EN(1) |
 80027c8:	431a      	orrs	r2, r3
				    ADF5355_REG4_RDIV2_EN(dev->ref_div2_en) |
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80027d0:	065b      	lsls	r3, r3, #25
				    ADF5355_REG4_10BIT_R_CNT(dev->ref_div_factor) |
 80027d2:	431a      	orrs	r2, r3
				    ADF5355_REG4_RMULT2_EN(dev->ref_doubler_en) |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80027da:	069b      	lsls	r3, r3, #26
				    ADF5355_REG4_RDIV2_EN(dev->ref_div2_en) |
 80027dc:	431a      	orrs	r2, r3
				    ADF5355_REG4_MUXOUT(dev->mux_out_sel);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 80027e4:	06db      	lsls	r3, r3, #27
 80027e6:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
				    ADF5355_REG4_RMULT2_EN(dev->ref_doubler_en) |
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
	dev->regs[ADF5355_REG(4)] = ADF5355_REG4_COUNTER_RESET_EN(counter_reset) |
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	619a      	str	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	3714      	adds	r7, #20
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	047868c0 	.word	0x047868c0
 8002804:	a01a01a1 	.word	0xa01a01a1
 8002808:	01ff8000 	.word	0x01ff8000

0800280c <adf5355_reg_config>:
 * @param dev - The device structure.
 * @param sync_all - Enable/diable full register synchronization.
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_reg_config(struct adf5355_dev *dev, bool sync_all)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	uint32_t max_reg, i;

	max_reg = ((dev->dev_id == ADF4356)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	791b      	ldrb	r3, [r3, #4]
		   || (dev->dev_id == ADF5356)) ? ADF5355_REG(13) : ADF5355_REG(12);
 800281c:	2b04      	cmp	r3, #4
 800281e:	d003      	beq.n	8002828 <adf5355_reg_config+0x1c>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	791b      	ldrb	r3, [r3, #4]
 8002824:	2b05      	cmp	r3, #5
 8002826:	d101      	bne.n	800282c <adf5355_reg_config+0x20>
 8002828:	230d      	movs	r3, #13
 800282a:	e000      	b.n	800282e <adf5355_reg_config+0x22>
 800282c:	230c      	movs	r3, #12
	max_reg = ((dev->dev_id == ADF4356)
 800282e:	613b      	str	r3, [r7, #16]

	if ((sync_all || !dev->all_synced) && dev->fpfd <= 75000000) {
 8002830:	78fb      	ldrb	r3, [r7, #3]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d106      	bne.n	8002844 <adf5355_reg_config+0x38>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	795b      	ldrb	r3, [r3, #5]
 800283a:	f083 0301 	eor.w	r3, r3, #1
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d022      	beq.n	800288a <adf5355_reg_config+0x7e>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002848:	4a7c      	ldr	r2, [pc, #496]	@ (8002a3c <adf5355_reg_config+0x230>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d81d      	bhi.n	800288a <adf5355_reg_config+0x7e>
		for (i = max_reg; i >= ADF5355_REG(1); i--) {
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	617b      	str	r3, [r7, #20]
 8002852:	e013      	b.n	800287c <adf5355_reg_config+0x70>
			ret = adf5355_write(dev, ADF5355_REG(i), dev->regs[i]);
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	b2d9      	uxtb	r1, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	3202      	adds	r2, #2
 800285e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002862:	461a      	mov	r2, r3
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff fe17 	bl	8002498 <adf5355_write>
 800286a:	60f8      	str	r0, [r7, #12]
			if (ret != 0)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <adf5355_reg_config+0x6a>
				return ret;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	e0de      	b.n	8002a34 <adf5355_reg_config+0x228>
		for (i = max_reg; i >= ADF5355_REG(1); i--) {
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	3b01      	subs	r3, #1
 800287a:	617b      	str	r3, [r7, #20]
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1e8      	bne.n	8002854 <adf5355_reg_config+0x48>
		}

		dev->all_synced = true;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	715a      	strb	r2, [r3, #5]
 8002888:	e066      	b.n	8002958 <adf5355_reg_config+0x14c>

	}
	else {
		if((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) {
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	791b      	ldrb	r3, [r3, #4]
 800288e:	2b04      	cmp	r3, #4
 8002890:	d003      	beq.n	800289a <adf5355_reg_config+0x8e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	791b      	ldrb	r3, [r3, #4]
 8002896:	2b05      	cmp	r3, #5
 8002898:	d10c      	bne.n	80028b4 <adf5355_reg_config+0xa8>
			ret = adf5355_write(dev, ADF5355_REG(13), dev->regs[ADF5355_REG(13)]);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800289e:	461a      	mov	r2, r3
 80028a0:	210d      	movs	r1, #13
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff fdf8 	bl	8002498 <adf5355_write>
 80028a8:	60f8      	str	r0, [r7, #12]
			if (ret != 0)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <adf5355_reg_config+0xa8>
				return ret;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	e0bf      	b.n	8002a34 <adf5355_reg_config+0x228>
		}

		ret = adf5355_write(dev, ADF5355_REG(10), dev->regs[ADF5355_REG(10)]);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b8:	461a      	mov	r2, r3
 80028ba:	210a      	movs	r1, #10
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff fdeb 	bl	8002498 <adf5355_write>
 80028c2:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <adf5355_reg_config+0xc2>
			return ret;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	e0b2      	b.n	8002a34 <adf5355_reg_config+0x228>
		ret = adf5355_write(dev, ADF5355_REG(6), dev->regs[ADF5355_REG(6)]);
		if (ret != 0)
			return ret;
		*/
		ret = adf5355_write(dev, ADF5355_REG(4),
				    dev->regs[ADF5355_REG(4)] | ADF5355_REG4_COUNTER_RESET_EN(1));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	699b      	ldr	r3, [r3, #24]
		ret = adf5355_write(dev, ADF5355_REG(4),
 80028d2:	f043 0310 	orr.w	r3, r3, #16
 80028d6:	461a      	mov	r2, r3
 80028d8:	2104      	movs	r1, #4
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7ff fddc 	bl	8002498 <adf5355_write>
 80028e0:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <adf5355_reg_config+0xe0>
			return ret;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	e0a3      	b.n	8002a34 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(2), dev->regs[ADF5355_REG(2)]);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	461a      	mov	r2, r3
 80028f2:	2102      	movs	r1, #2
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f7ff fdcf 	bl	8002498 <adf5355_write>
 80028fa:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <adf5355_reg_config+0xfa>
			return ret;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	e096      	b.n	8002a34 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(1), dev->regs[ADF5355_REG(1)]);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	461a      	mov	r2, r3
 800290c:	2101      	movs	r1, #1
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff fdc2 	bl	8002498 <adf5355_write>
 8002914:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <adf5355_reg_config+0x114>
			return ret;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	e089      	b.n	8002a34 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(0),
				    dev->regs[ADF5355_REG(0)] & ~ADF5355_REG0_AUTOCAL(1));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
		ret = adf5355_write(dev, ADF5355_REG(0),
 8002924:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002928:	461a      	mov	r2, r3
 800292a:	2100      	movs	r1, #0
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f7ff fdb3 	bl	8002498 <adf5355_write>
 8002932:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <adf5355_reg_config+0x132>
			return ret;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	e07a      	b.n	8002a34 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(4), dev->regs[ADF5355_REG(4)]); //counter reset disabled by default
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	461a      	mov	r2, r3
 8002944:	2104      	movs	r1, #4
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7ff fda6 	bl	8002498 <adf5355_write>
 800294c:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <adf5355_reg_config+0x14c>
			return ret;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	e06d      	b.n	8002a34 <adf5355_reg_config+0x228>
	}

	if (dev->delay_us > 999)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800295e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002962:	d314      	bcc.n	800298e <adf5355_reg_config+0x182>
	{
		delay_ms(ceil(dev->delay_us/1000));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800296a:	4a35      	ldr	r2, [pc, #212]	@ (8002a40 <adf5355_reg_config+0x234>)
 800296c:	fba2 2303 	umull	r2, r3, r2, r3
 8002970:	099b      	lsrs	r3, r3, #6
 8002972:	4618      	mov	r0, r3
 8002974:	f7fd fdd6 	bl	8000524 <__aeabi_ui2d>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	4610      	mov	r0, r2
 800297e:	4619      	mov	r1, r3
 8002980:	f7fe f922 	bl	8000bc8 <__aeabi_d2uiz>
 8002984:	4603      	mov	r3, r0
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe fae4 	bl	8000f54 <delay_ms>
 800298c:	e005      	b.n	800299a <adf5355_reg_config+0x18e>
	}
	else
	{
		delay_us(dev->delay_us);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002994:	4618      	mov	r0, r3
 8002996:	f7fe fab9 	bl	8000f0c <delay_us>
	}

	if (dev->fpfd > 75000000) { //needs to be verified
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800299e:	4a27      	ldr	r2, [pc, #156]	@ (8002a3c <adf5355_reg_config+0x230>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d93f      	bls.n	8002a24 <adf5355_reg_config+0x218>
		ret = adf5355_write(dev, ADF5355_REG(0), dev->regs[0]);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	461a      	mov	r2, r3
 80029aa:	2100      	movs	r1, #0
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff fd73 	bl	8002498 <adf5355_write>
 80029b2:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <adf5355_reg_config+0x1b2>
			return ret;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	e03a      	b.n	8002a34 <adf5355_reg_config+0x228>

		dev->ref_div2_en = false;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

		adf5355_calc_pfd(dev, 0);
 80029c6:	2100      	movs	r1, #0
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff fe91 	bl	80026f0 <adf5355_calc_pfd>

		adf5355_calc_reg0_to_2(dev, 0);
 80029ce:	2100      	movs	r1, #0
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff fdf9 	bl	80025c8 <adf5355_calc_reg0_to_2>

		ret = adf5355_write(dev, ADF5355_REG(4), dev->regs[4]);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	461a      	mov	r2, r3
 80029dc:	2104      	movs	r1, #4
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff fd5a 	bl	8002498 <adf5355_write>
 80029e4:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <adf5355_reg_config+0x1e4>
			return ret;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	e021      	b.n	8002a34 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(2), dev->regs[2]);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	461a      	mov	r2, r3
 80029f6:	2102      	movs	r1, #2
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff fd4d 	bl	8002498 <adf5355_write>
 80029fe:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <adf5355_reg_config+0x1fe>
			return ret;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	e014      	b.n	8002a34 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(1), dev->regs[1]);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	2101      	movs	r1, #1
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff fd40 	bl	8002498 <adf5355_write>
 8002a18:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <adf5355_reg_config+0x218>
			return ret;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	e007      	b.n	8002a34 <adf5355_reg_config+0x228>
		//REGs 0 for halved, 4 for desired, then 2, 1, 0
	}

	return adf5355_write(dev, ADF5355_REG(0), dev->regs[0]);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7ff fd33 	bl	8002498 <adf5355_write>
 8002a32:	4603      	mov	r3, r0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	047868c0 	.word	0x047868c0
 8002a40:	10624dd3 	.word	0x10624dd3

08002a44 <adf5355_change_freq>:

int32_t adf5355_change_freq(struct adf5355_dev *dev, uint64_t freq){
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	e9c7 2300 	strd	r2, r3, [r7]
 * Reg0 (autocal en) for halved fpfd
 * Reg4 for desired fpdf with RDIV dis
 * Reg2-0 (autocal dis)

*/
	dev->freq_req = freq;
 8002a50:	68f9      	ldr	r1, [r7, #12]
 8002a52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a56:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

	if (dev->clkin_freq > 75000000) dev->ref_div2_en = true;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002a90 <adf5355_change_freq+0x4c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d903      	bls.n	8002a6c <adf5355_change_freq+0x28>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

	adf5355_calc_pfd(dev, 1);
 8002a6c:	2101      	movs	r1, #1
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff fe3e 	bl	80026f0 <adf5355_calc_pfd>
	adf5355_calc_reg0_to_2(dev, 1); //We set autocal as default, first it is negated, then send as default and then negated again
 8002a74:	2101      	movs	r1, #1
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f7ff fda6 	bl	80025c8 <adf5355_calc_reg0_to_2>

	return adf5355_reg_config(dev, false);
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f7ff fec4 	bl	800280c <adf5355_reg_config>
 8002a84:	4603      	mov	r3, r0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	047868c0 	.word	0x047868c0

08002a94 <adf5355_set_power>:

int32_t adf5355_set_power(struct adf5355_dev *dev, bool en, uint8_t power){
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	70fb      	strb	r3, [r7, #3]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	70bb      	strb	r3, [r7, #2]

	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(power) |
 8002aa4:	78bb      	ldrb	r3, [r7, #2]
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	f003 0230 	and.w	r2, r3, #48	@ 0x30
			ADF5355_REG6_RF_OUT_EN(en) |
 8002aac:	78fb      	ldrb	r3, [r7, #3]
 8002aae:	019b      	lsls	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(power) |
 8002ab0:	431a      	orrs	r2, r3
			ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8002ab8:	f083 0301 	eor.w	r3, r3, #1
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	025b      	lsls	r3, r3, #9
			ADF5355_REG6_RF_OUT_EN(en) |
 8002ac0:	431a      	orrs	r2, r3
			ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 8002ac8:	02db      	lsls	r3, r3, #11
			ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002aca:	4313      	orrs	r3, r2
 8002acc:	461a      	mov	r2, r3
			ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 8002ace:	4b21      	ldr	r3, [pc, #132]	@ (8002b54 <adf5355_set_power+0xc0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	035b      	lsls	r3, r3, #13
 8002ad4:	f403 13ff 	and.w	r3, r3, #2088960	@ 0x1fe000
			ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 8002ad8:	431a      	orrs	r2, r3
			ADF5355_REG6_RF_DIV_SEL(dev->rf_div_sel) |
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002ae0:	055b      	lsls	r3, r3, #21
 8002ae2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
			ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 8002ae6:	431a      	orrs	r2, r3
			ADF5355_REG6_FEEDBACK_FUND(1) |
			ADF4356_REG6_RF_OUTB_SEL((dev->dev_id == ADF4356) ?
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	791b      	ldrb	r3, [r3, #4]
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d104      	bne.n	8002afa <adf5355_set_power+0x66>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8002af6:	065b      	lsls	r3, r3, #25
 8002af8:	e000      	b.n	8002afc <adf5355_set_power+0x68>
 8002afa:	2300      	movs	r3, #0
			ADF5355_REG6_FEEDBACK_FUND(1) |
 8002afc:	431a      	orrs	r2, r3
					dev->outb_sel_fund : 0) |
			ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002b04:	075b      	lsls	r3, r3, #29
					dev->outb_sel_fund : 0) |
 8002b06:	431a      	orrs	r2, r3
			ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8002b0e:	079b      	lsls	r3, r3, #30
			ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8002b10:	431a      	orrs	r2, r3
			ADF5356_REG6_BLEED_POLARITY(((dev->dev_id == ADF4356)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	791b      	ldrb	r3, [r3, #4]
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d003      	beq.n	8002b22 <adf5355_set_power+0x8e>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	791b      	ldrb	r3, [r3, #4]
 8002b1e:	2b05      	cmp	r3, #5
 8002b20:	d104      	bne.n	8002b2c <adf5355_set_power+0x98>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8002b28:	07db      	lsls	r3, r3, #31
 8002b2a:	e000      	b.n	8002b2e <adf5355_set_power+0x9a>
 8002b2c:	2300      	movs	r3, #0
			ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 8002b2e:	4313      	orrs	r3, r2
					|| (dev->dev_id == ADF5356)) ?
					dev->cp_bleed_current_polarity_en : 0) |
 8002b30:	f043 53a8 	orr.w	r3, r3, #352321536	@ 0x15000000
 8002b34:	f043 0306 	orr.w	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(power) |
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6213      	str	r3, [r2, #32]
			ADF5355_REG6_DEFAULT;

	return adf5355_write(dev, ADF5355_REG(6), dev->regs[6]);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	461a      	mov	r2, r3
 8002b42:	2106      	movs	r1, #6
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff fca7 	bl	8002498 <adf5355_write>
 8002b4a:	4603      	mov	r3, r0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20000600 	.word	0x20000600

08002b58 <adf5355_set_muxout>:

int32_t adf5355_set_muxout(struct adf5355_dev *dev, enum adf5355_mux_out_sel mux_out){
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	70fb      	strb	r3, [r7, #3]

	dev->regs[ADF5355_REG(4)] = (dev->regs[ADF5355_REG(4)] & ~ADF5355_REG4_MUXOUT(7)) | ADF5355_REG4_MUXOUT(mux_out);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	f023 5260 	bic.w	r2, r3, #939524096	@ 0x38000000
 8002b6c:	78fb      	ldrb	r3, [r7, #3]
 8002b6e:	06db      	lsls	r3, r3, #27
 8002b70:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8002b74:	431a      	orrs	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	619a      	str	r2, [r3, #24]

	return adf5355_write(dev, ADF5355_REG(4), dev->regs[4]);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	2104      	movs	r1, #4
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f7ff fc88 	bl	8002498 <adf5355_write>
 8002b88:	4603      	mov	r3, r0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
	...

08002b94 <adf5355_set_freq>:
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_set_freq(struct adf5355_dev *dev,
				uint64_t freq,
				uint8_t chan)
{
 8002b94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b98:	b084      	sub	sp, #16
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	60f8      	str	r0, [r7, #12]
 8002b9e:	e9c7 2300 	strd	r2, r3, [r7]

	if (chan > dev->num_channels)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8002ba8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d902      	bls.n	8002bb6 <adf5355_set_freq+0x22>
		return -1;
 8002bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb4:	e12d      	b.n	8002e12 <adf5355_set_freq+0x27e>

	if (chan == 0) {
 8002bb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d13c      	bne.n	8002c38 <adf5355_set_freq+0xa4>
		if ((freq > dev->max_out_freq) || (freq < dev->min_out_freq))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002bc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bc8:	4290      	cmp	r0, r2
 8002bca:	eb71 0303 	sbcs.w	r3, r1, r3
 8002bce:	d308      	bcc.n	8002be2 <adf5355_set_freq+0x4e>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8002bd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002bda:	4290      	cmp	r0, r2
 8002bdc:	eb71 0303 	sbcs.w	r3, r1, r3
 8002be0:	d202      	bcs.n	8002be8 <adf5355_set_freq+0x54>
			return -EINVAL;
 8002be2:	f06f 0315 	mvn.w	r3, #21
 8002be6:	e114      	b.n	8002e12 <adf5355_set_freq+0x27e>

		dev->rf_div_sel = 0;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6a1a      	ldr	r2, [r3, #32]
					    ADF5355_REG6_RF_OUT_EN(dev->outa_en);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002bfa:	019b      	lsls	r3, r3, #6
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	621a      	str	r2, [r3, #32]

		while (freq < dev->min_vco_freq) {
 8002c02:	e00f      	b.n	8002c24 <adf5355_set_freq+0x90>
			freq <<= 1;
 8002c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c08:	eb12 0802 	adds.w	r8, r2, r2
 8002c0c:	eb43 0903 	adc.w	r9, r3, r3
 8002c10:	e9c7 8900 	strd	r8, r9, [r7]
			dev->rf_div_sel++;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
		while (freq < dev->min_vco_freq) {
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002c2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c2e:	4290      	cmp	r0, r2
 8002c30:	eb71 0303 	sbcs.w	r3, r1, r3
 8002c34:	d3e6      	bcc.n	8002c04 <adf5355_set_freq+0x70>
 8002c36:	e079      	b.n	8002d2c <adf5355_set_freq+0x198>
		}
	} else if (dev->dev_id == ADF4356) {
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	791b      	ldrb	r3, [r3, #4]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d14d      	bne.n	8002cdc <adf5355_set_freq+0x148>
		if ((freq > dev->max_out_freq) || (freq < dev->min_out_freq)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002c46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c4a:	4290      	cmp	r0, r2
 8002c4c:	eb71 0303 	sbcs.w	r3, r1, r3
 8002c50:	d310      	bcc.n	8002c74 <adf5355_set_freq+0xe0>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8002c58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c5c:	4290      	cmp	r0, r2
 8002c5e:	eb71 0303 	sbcs.w	r3, r1, r3
 8002c62:	d307      	bcc.n	8002c74 <adf5355_set_freq+0xe0>
		    || (!dev->outb_sel_fund))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8002c6a:	f083 0301 	eor.w	r3, r3, #1
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d002      	beq.n	8002c7a <adf5355_set_freq+0xe6>
			return -EINVAL;
 8002c74:	f06f 0315 	mvn.w	r3, #21
 8002c78:	e0cb      	b.n	8002e12 <adf5355_set_freq+0x27e>

		dev->rf_div_sel = 0;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a1a      	ldr	r2, [r3, #32]
					    ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8002c8c:	f083 0301 	eor.w	r3, r3, #1
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	025b      	lsls	r3, r3, #9
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002c94:	431a      	orrs	r2, r3
					    ADF4355_REG6_OUTPUTB_PWR(dev->out_power);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8002c9c:	01db      	lsls	r3, r3, #7
 8002c9e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
					    ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002ca2:	431a      	orrs	r2, r3
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	621a      	str	r2, [r3, #32]

		while (freq < dev->min_vco_freq) {
 8002ca8:	e00e      	b.n	8002cc8 <adf5355_set_freq+0x134>
			freq <<= 1;
 8002caa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cae:	1894      	adds	r4, r2, r2
 8002cb0:	eb43 0503 	adc.w	r5, r3, r3
 8002cb4:	e9c7 4500 	strd	r4, r5, [r7]
			dev->rf_div_sel++;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
		while (freq < dev->min_vco_freq) {
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002cce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002cd2:	4290      	cmp	r0, r2
 8002cd4:	eb71 0303 	sbcs.w	r3, r1, r3
 8002cd8:	d3e7      	bcc.n	8002caa <adf5355_set_freq+0x116>
 8002cda:	e027      	b.n	8002d2c <adf5355_set_freq+0x198>
		}
	} else {
		/* ADF5355 RFoutB 6800...13600 MHz */
		if ((freq > ADF5355_MAX_OUTB_FREQ) || (freq < ADF5355_MIN_OUTB_FREQ))
 8002cdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ce0:	494e      	ldr	r1, [pc, #312]	@ (8002e1c <adf5355_set_freq+0x288>)
 8002ce2:	428a      	cmp	r2, r1
 8002ce4:	f173 0303 	sbcs.w	r3, r3, #3
 8002ce8:	d206      	bcs.n	8002cf8 <adf5355_set_freq+0x164>
 8002cea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cee:	494c      	ldr	r1, [pc, #304]	@ (8002e20 <adf5355_set_freq+0x28c>)
 8002cf0:	428a      	cmp	r2, r1
 8002cf2:	f173 0301 	sbcs.w	r3, r3, #1
 8002cf6:	d202      	bcs.n	8002cfe <adf5355_set_freq+0x16a>
			return -EINVAL;
 8002cf8:	f06f 0315 	mvn.w	r3, #21
 8002cfc:	e089      	b.n	8002e12 <adf5355_set_freq+0x27e>

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a1a      	ldr	r2, [r3, #32]
					    ADF5355_REG6_RF_OUTB_EN(dev->outb_en);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8002d08:	029b      	lsls	r3, r3, #10
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	621a      	str	r2, [r3, #32]

		dev->freq_req >>= 1;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002d16:	f04f 0200 	mov.w	r2, #0
 8002d1a:	f04f 0300 	mov.w	r3, #0
 8002d1e:	0842      	lsrs	r2, r0, #1
 8002d20:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002d24:	084b      	lsrs	r3, r1, #1
 8002d26:	68f9      	ldr	r1, [r7, #12]
 8002d28:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}

	cp_bleed = adf5355_calc_reg0_to_2(dev, 1);
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f7ff fc4a 	bl	80025c8 <adf5355_calc_reg0_to_2>
 8002d34:	4603      	mov	r3, r0
 8002d36:	4a3b      	ldr	r2, [pc, #236]	@ (8002e24 <adf5355_set_freq+0x290>)
 8002d38:	6013      	str	r3, [r2, #0]

	if ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	791b      	ldrb	r3, [r3, #4]
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d003      	beq.n	8002d4a <adf5355_set_freq+0x1b6>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	791b      	ldrb	r3, [r3, #4]
 8002d46:	2b05      	cmp	r3, #5
 8002d48:	d10c      	bne.n	8002d64 <adf5355_set_freq+0x1d0>
		dev->regs[ADF5355_REG(13)] = ADF5356_REG13_MOD2_MSB(dev->mod2 >> 14) |
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d4e:	0b9b      	lsrs	r3, r3, #14
 8002d50:	011a      	lsls	r2, r3, #4
 8002d52:	4b35      	ldr	r3, [pc, #212]	@ (8002e28 <adf5355_set_freq+0x294>)
 8002d54:	4013      	ands	r3, r2
					     ADF5356_REG13_FRAC2_MSB(dev->fract2 >> 14);
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002d5a:	0b92      	lsrs	r2, r2, #14
 8002d5c:	0492      	lsls	r2, r2, #18
		dev->regs[ADF5355_REG(13)] = ADF5356_REG13_MOD2_MSB(dev->mod2 >> 14) |
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	63da      	str	r2, [r3, #60]	@ 0x3c

	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->out_power) |
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	f003 0230 	and.w	r2, r3, #48	@ 0x30
				    ADF5355_REG6_RF_OUT_EN(dev->outa_en) |
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002d76:	019b      	lsls	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->out_power) |
 8002d78:	431a      	orrs	r2, r3
					ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8002d80:	f083 0301 	eor.w	r3, r3, #1
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	025b      	lsls	r3, r3, #9
				    ADF5355_REG6_RF_OUT_EN(dev->outa_en) |
 8002d88:	431a      	orrs	r2, r3
				    ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 8002d90:	02db      	lsls	r3, r3, #11
					ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002d92:	4313      	orrs	r3, r2
 8002d94:	461a      	mov	r2, r3
				    ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 8002d96:	4b23      	ldr	r3, [pc, #140]	@ (8002e24 <adf5355_set_freq+0x290>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	035b      	lsls	r3, r3, #13
 8002d9c:	f403 13ff 	and.w	r3, r3, #2088960	@ 0x1fe000
				    ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 8002da0:	431a      	orrs	r2, r3
				    ADF5355_REG6_RF_DIV_SEL(dev->rf_div_sel) |
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002da8:	055b      	lsls	r3, r3, #21
 8002daa:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
				    ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 8002dae:	431a      	orrs	r2, r3
				    ADF5355_REG6_FEEDBACK_FUND(1) |
				    ADF4356_REG6_RF_OUTB_SEL((dev->dev_id == ADF4356) ?
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	791b      	ldrb	r3, [r3, #4]
 8002db4:	2b04      	cmp	r3, #4
 8002db6:	d104      	bne.n	8002dc2 <adf5355_set_freq+0x22e>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8002dbe:	065b      	lsls	r3, r3, #25
 8002dc0:	e000      	b.n	8002dc4 <adf5355_set_freq+0x230>
 8002dc2:	2300      	movs	r3, #0
				    ADF5355_REG6_FEEDBACK_FUND(1) |
 8002dc4:	431a      	orrs	r2, r3
						    dev->outb_sel_fund : 0) |
				    ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002dcc:	075b      	lsls	r3, r3, #29
						    dev->outb_sel_fund : 0) |
 8002dce:	431a      	orrs	r2, r3
				    ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8002dd6:	079b      	lsls	r3, r3, #30
				    ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8002dd8:	431a      	orrs	r2, r3
				    ADF5356_REG6_BLEED_POLARITY(((dev->dev_id == ADF4356)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	791b      	ldrb	r3, [r3, #4]
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d003      	beq.n	8002dea <adf5355_set_freq+0x256>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	791b      	ldrb	r3, [r3, #4]
 8002de6:	2b05      	cmp	r3, #5
 8002de8:	d104      	bne.n	8002df4 <adf5355_set_freq+0x260>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8002df0:	07db      	lsls	r3, r3, #31
 8002df2:	e000      	b.n	8002df6 <adf5355_set_freq+0x262>
 8002df4:	2300      	movs	r3, #0
				    ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 8002df6:	4313      	orrs	r3, r2
						    || (dev->dev_id == ADF5356)) ?
						    dev->cp_bleed_current_polarity_en : 0) |
 8002df8:	f043 53a8 	orr.w	r3, r3, #352321536	@ 0x15000000
 8002dfc:	f043 0306 	orr.w	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->out_power) |
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	6213      	str	r3, [r2, #32]
				    ADF5355_REG6_DEFAULT;

	return adf5355_reg_config(dev, dev->all_synced);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	795b      	ldrb	r3, [r3, #5]
 8002e08:	4619      	mov	r1, r3
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f7ff fcfe 	bl	800280c <adf5355_reg_config>
 8002e10:	4603      	mov	r3, r0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002e1c:	2a9f8801 	.word	0x2a9f8801
 8002e20:	954fc400 	.word	0x954fc400
 8002e24:	20000600 	.word	0x20000600
 8002e28:	0003fff0 	.word	0x0003fff0

08002e2c <adf5355_setup>:
 * Setup the device.
 * @param dev - The device structure.
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_setup(struct adf5355_dev *dev)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af02      	add	r7, sp, #8
 8002e32:	6078      	str	r0, [r7, #4]
	adf5355_calc_pfd(dev, 0);
 8002e34:	2100      	movs	r1, #0
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff fc5a 	bl	80026f0 <adf5355_calc_pfd>

	dev->regs[ADF5355_REG(5)] = ADF5355_REG5_DEFAULT;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a67      	ldr	r2, [pc, #412]	@ (8002fdc <adf5355_setup+0x1b0>)
 8002e40:	61da      	str	r2, [r3, #28]

	dev->regs[ADF5355_REG(7)] = ADF5355_REG7_LD_MODE_INT_N_EN(1) |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a66      	ldr	r2, [pc, #408]	@ (8002fe0 <adf5355_setup+0x1b4>)
 8002e46:	625a      	str	r2, [r3, #36]	@ 0x24
				    ADF5355_REG7_LD_CYCLE_CNT(1) |
				    ADF5355_REG7_LE_SYNCED_REFIN_EN(1) |
				    ADF5356_REG7_LE_SYNCE_EDGE_RISING_EN(0) |
				    (dev->dev_id == ADF5356) ? ADF5356_REG7_DEFAULT : ADF5355_REG7_DEFAULT;

	dev->regs[ADF5355_REG(8)] = ((dev->dev_id == ADF4356)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	791b      	ldrb	r3, [r3, #4]
				     || (dev->dev_id == ADF5356)) ? ADF5356_REG8_DEFAULT :
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d003      	beq.n	8002e58 <adf5355_setup+0x2c>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	791b      	ldrb	r3, [r3, #4]
 8002e54:	2b05      	cmp	r3, #5
 8002e56:	d101      	bne.n	8002e5c <adf5355_setup+0x30>
 8002e58:	4a62      	ldr	r2, [pc, #392]	@ (8002fe4 <adf5355_setup+0x1b8>)
 8002e5a:	e000      	b.n	8002e5e <adf5355_setup+0x32>
 8002e5c:	4a62      	ldr	r2, [pc, #392]	@ (8002fe8 <adf5355_setup+0x1bc>)
	dev->regs[ADF5355_REG(8)] = ((dev->dev_id == ADF4356)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	629a      	str	r2, [r3, #40]	@ 0x28
				    ADF5355_REG8_DEFAULT;

	uint32_t tmp;

	/* Calculate Timeouts */
	tmp = NO_OS_DIV_ROUND_UP(dev->fpfd, 20000U * 30U);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e66:	f503 2312 	add.w	r3, r3, #598016	@ 0x92000
 8002e6a:	f203 73bf 	addw	r3, r3, #1983	@ 0x7bf
 8002e6e:	4a5f      	ldr	r2, [pc, #380]	@ (8002fec <adf5355_setup+0x1c0>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	0c9b      	lsrs	r3, r3, #18
 8002e76:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 1U, 1023U);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d906      	bls.n	8002e8c <adf5355_setup+0x60>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8002e84:	4293      	cmp	r3, r2
 8002e86:	bf28      	it	cs
 8002e88:	4613      	movcs	r3, r2
 8002e8a:	e000      	b.n	8002e8e <adf5355_setup+0x62>
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	039a      	lsls	r2, r3, #14
 8002e94:	4b56      	ldr	r3, [pc, #344]	@ (8002ff0 <adf5355_setup+0x1c4>)
 8002e96:	4013      	ands	r3, r2
				    ADF5355_REG9_SYNTH_LOCK_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 2U,
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002ea2:	fb00 f202 	mul.w	r2, r0, r2
 8002ea6:	440a      	add	r2, r1
 8002ea8:	0052      	lsls	r2, r2, #1
 8002eaa:	1e51      	subs	r1, r2, #1
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	4851      	ldr	r0, [pc, #324]	@ (8002ff4 <adf5355_setup+0x1c8>)
 8002eb0:	fb00 f202 	mul.w	r2, r0, r2
 8002eb4:	fbb1 f2f2 	udiv	r2, r1, r2
 8002eb8:	0112      	lsls	r2, r2, #4
 8002eba:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 8002ebe:	ea43 0102 	orr.w	r1, r3, r2
						    100000U * tmp)) |
				    ADF5355_REG9_ALC_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 5U, 100000U * tmp)) |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	441a      	add	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4849      	ldr	r0, [pc, #292]	@ (8002ff4 <adf5355_setup+0x1c8>)
 8002ed0:	fb00 f303 	mul.w	r3, r0, r3
 8002ed4:	4413      	add	r3, r2
 8002ed6:	1e5a      	subs	r2, r3, #1
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4846      	ldr	r0, [pc, #280]	@ (8002ff4 <adf5355_setup+0x1c8>)
 8002edc:	fb00 f303 	mul.w	r3, r0, r3
 8002ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee4:	025b      	lsls	r3, r3, #9
 8002ee6:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
						    100000U * tmp)) |
 8002eea:	ea41 0203 	orr.w	r2, r1, r3
				    ADF5355_REG9_VCO_BAND_DIV(NO_OS_DIV_ROUND_UP(dev->fpfd,
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	7909      	ldrb	r1, [r1, #4]
 8002ef6:	2904      	cmp	r1, #4
 8002ef8:	d003      	beq.n	8002f02 <adf5355_setup+0xd6>
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	7909      	ldrb	r1, [r1, #4]
 8002efe:	2905      	cmp	r1, #5
 8002f00:	d101      	bne.n	8002f06 <adf5355_setup+0xda>
 8002f02:	493d      	ldr	r1, [pc, #244]	@ (8002ff8 <adf5355_setup+0x1cc>)
 8002f04:	e000      	b.n	8002f08 <adf5355_setup+0xdc>
 8002f06:	493d      	ldr	r1, [pc, #244]	@ (8002ffc <adf5355_setup+0x1d0>)
 8002f08:	440b      	add	r3, r1
 8002f0a:	1e59      	subs	r1, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	791b      	ldrb	r3, [r3, #4]
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d003      	beq.n	8002f1c <adf5355_setup+0xf0>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	791b      	ldrb	r3, [r3, #4]
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	d101      	bne.n	8002f20 <adf5355_setup+0xf4>
 8002f1c:	4b36      	ldr	r3, [pc, #216]	@ (8002ff8 <adf5355_setup+0x1cc>)
 8002f1e:	e000      	b.n	8002f22 <adf5355_setup+0xf6>
 8002f20:	4b36      	ldr	r3, [pc, #216]	@ (8002ffc <adf5355_setup+0x1d0>)
 8002f22:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f26:	061b      	lsls	r3, r3, #24
				    ADF5355_REG9_ALC_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 5U, 100000U * tmp)) |
 8002f28:	431a      	orrs	r2, r3
	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
						    ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) ? 1600000U : 2400000U));

	tmp = NO_OS_DIV_ROUND_UP(dev->fpfd / 100000U - 2, 4);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f32:	095b      	lsrs	r3, r3, #5
 8002f34:	4a32      	ldr	r2, [pc, #200]	@ (8003000 <adf5355_setup+0x1d4>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	09db      	lsrs	r3, r3, #7
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	089b      	lsrs	r3, r3, #2
 8002f40:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 1U, 255U);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d904      	bls.n	8002f52 <adf5355_setup+0x126>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2bff      	cmp	r3, #255	@ 0xff
 8002f4c:	bf28      	it	cs
 8002f4e:	23ff      	movcs	r3, #255	@ 0xff
 8002f50:	e000      	b.n	8002f54 <adf5355_setup+0x128>
 8002f52:	2301      	movs	r3, #1
 8002f54:	60fb      	str	r3, [r7, #12]

	/* Delay > 16 ADC_CLK cycles */
	dev->delay_us = NO_OS_DIV_ROUND_UP(16000000UL, dev->fpfd / (4 * tmp + 2));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	3302      	adds	r3, #2
 8002f60:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f64:	4b27      	ldr	r3, [pc, #156]	@ (8003004 <adf5355_setup+0x1d8>)
 8002f66:	4413      	add	r3, r2
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	0092      	lsls	r2, r2, #2
 8002f70:	3202      	adds	r2, #2
 8002f72:	fbb1 f2f2 	udiv	r2, r1, r2
 8002f76:	fbb3 f2f2 	udiv	r2, r3, r2
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	dev->regs[ADF5355_REG(10)] = ADF5355_REG10_ADC_EN(1) |
				     ADF5355_REG10_ADC_CONV_EN(1) |
				     ADF5355_REG10_ADC_CLK_DIV(tmp) |
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	019b      	lsls	r3, r3, #6
 8002f84:	f403 537f 	and.w	r3, r3, #16320	@ 0x3fc0
 8002f88:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8002f8c:	f043 033a 	orr.w	r3, r3, #58	@ 0x3a
	dev->regs[ADF5355_REG(10)] = ADF5355_REG10_ADC_EN(1) |
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6313      	str	r3, [r2, #48]	@ 0x30
				     ADF5355_REG10_DEFAULT;

	dev->regs[ADF5355_REG(11)] = ADF5355_REG11_DEFAULT;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a1c      	ldr	r2, [pc, #112]	@ (8003008 <adf5355_setup+0x1dc>)
 8002f98:	635a      	str	r2, [r3, #52]	@ 0x34

	dev->regs[ADF5355_REG(12)] = ((dev->dev_id == ADF4356)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	791b      	ldrb	r3, [r3, #4]
				      || (dev->dev_id == ADF5356))?
				     ADF5356_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5356_REG12_DEFAULT :
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	d003      	beq.n	8002faa <adf5355_setup+0x17e>
				      || (dev->dev_id == ADF5356))?
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	791b      	ldrb	r3, [r3, #4]
 8002fa6:	2b05      	cmp	r3, #5
 8002fa8:	d102      	bne.n	8002fb0 <adf5355_setup+0x184>
				     ADF5356_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5356_REG12_DEFAULT :
 8002faa:	f241 52fc 	movw	r2, #5628	@ 0x15fc
 8002fae:	e000      	b.n	8002fb2 <adf5355_setup+0x186>
 8002fb0:	4a16      	ldr	r2, [pc, #88]	@ (800300c <adf5355_setup+0x1e0>)
	dev->regs[ADF5355_REG(12)] = ((dev->dev_id == ADF4356)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	639a      	str	r2, [r3, #56]	@ 0x38
				     ADF5355_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5355_REG12_DEFAULT;

	dev->all_synced = false;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	715a      	strb	r2, [r3, #5]

	return adf5355_set_freq(dev, dev->freq_req, dev->freq_req_chan);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8002fc2:	6879      	ldr	r1, [r7, #4]
 8002fc4:	f891 1048 	ldrb.w	r1, [r1, #72]	@ 0x48
 8002fc8:	9100      	str	r1, [sp, #0]
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff fde2 	bl	8002b94 <adf5355_set_freq>
 8002fd0:	4603      	mov	r3, r0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	00800025 	.word	0x00800025
 8002fe0:	04000007 	.word	0x04000007
 8002fe4:	15596568 	.word	0x15596568
 8002fe8:	102d0428 	.word	0x102d0428
 8002fec:	6fd91d85 	.word	0x6fd91d85
 8002ff0:	00ffc000 	.word	0x00ffc000
 8002ff4:	000186a0 	.word	0x000186a0
 8002ff8:	00186a00 	.word	0x00186a00
 8002ffc:	00249f00 	.word	0x00249f00
 8003000:	0a7c5ac5 	.word	0x0a7c5ac5
 8003004:	00f423ff 	.word	0x00f423ff
 8003008:	0061300b 	.word	0x0061300b
 800300c:	0001041c 	.word	0x0001041c

08003010 <adf5355_init>:
 * @param init_param - The structure containing the device initial parameters.
 * @return Returns 0 in case of success or negative error code.
 */
int32_t adf5355_init(struct adf5355_dev **device,
		     const struct adf5355_init_param *init_param)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
	int32_t ret;
	struct adf5355_dev *dev;

	dev = (struct adf5355_dev *)no_os_calloc(1, sizeof(*dev));
 800301a:	2198      	movs	r1, #152	@ 0x98
 800301c:	2001      	movs	r0, #1
 800301e:	f000 fb0b 	bl	8003638 <no_os_calloc>
 8003022:	60f8      	str	r0, [r7, #12]
	if (!dev)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d102      	bne.n	8003030 <adf5355_init+0x20>
		return -ENOMEM;
 800302a:	f06f 030b 	mvn.w	r3, #11
 800302e:	e0ea      	b.n	8003206 <adf5355_init+0x1f6>

	dev->spi_desc = init_param->spi_init;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	601a      	str	r2, [r3, #0]
	dev->dev_id = init_param->dev_id;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	791a      	ldrb	r2, [r3, #4]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	711a      	strb	r2, [r3, #4]
	dev->freq_req = init_param->freq_req;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003046:	68f9      	ldr	r1, [r7, #12]
 8003048:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	dev->freq_req_chan = init_param->freq_req_chan;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	7c1a      	ldrb	r2, [r3, #16]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	dev->clkin_freq = init_param->clkin_freq;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	64da      	str	r2, [r3, #76]	@ 0x4c
	dev->cp_ua = init_param->cp_ua;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	699a      	ldr	r2, [r3, #24]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	67da      	str	r2, [r3, #124]	@ 0x7c
	dev->cp_neg_bleed_en = init_param->cp_neg_bleed_en;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	7f1a      	ldrb	r2, [r3, #28]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	dev->cp_gated_bleed_en = init_param->cp_gated_bleed_en;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	7f5a      	ldrb	r2, [r3, #29]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	dev->cp_bleed_current_polarity_en = init_param->cp_bleed_current_polarity_en;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	7f9a      	ldrb	r2, [r3, #30]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	dev->mute_till_lock_en = init_param->mute_till_lock_en;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	7fda      	ldrb	r2, [r3, #31]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
	dev->outa_en = init_param->outa_en;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	dev->outb_en = init_param->outb_en;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
	dev->out_power = init_param->out_power;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
	dev->phase_detector_polarity_neg = init_param->phase_detector_polarity_neg;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80030b8:	461a      	mov	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
	dev->ref_diff_en = init_param->ref_diff_en;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
	dev->mux_out_3v3_en = init_param->mux_out_3v3_en;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
	dev->ref_doubler_en = init_param->ref_doubler_en;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
	dev->ref_div2_en = init_param->ref_div2_en;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	dev->mux_out_sel = init_param->mux_out_sel;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
	dev->outb_sel_fund = init_param->outb_sel_fund;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
	dev->num_channels = 1;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

	if (dev->clkin_freq > 75000000) dev->ref_div2_en = true;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003114:	4a4c      	ldr	r2, [pc, #304]	@ (8003248 <adf5355_init+0x238>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d903      	bls.n	8003122 <adf5355_init+0x112>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

	switch (dev->dev_id) {
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	791b      	ldrb	r3, [r3, #4]
 8003126:	2b05      	cmp	r3, #5
 8003128:	d85a      	bhi.n	80031e0 <adf5355_init+0x1d0>
 800312a:	a201      	add	r2, pc, #4	@ (adr r2, 8003130 <adf5355_init+0x120>)
 800312c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003130:	08003149 	.word	0x08003149
 8003134:	0800316f 	.word	0x0800316f
 8003138:	08003195 	.word	0x08003195
 800313c:	080031bb 	.word	0x080031bb
 8003140:	08003149 	.word	0x08003149
 8003144:	08003149 	.word	0x08003149
	case ADF4356:
	case ADF5356:
	case ADF5355:
		dev->max_out_freq = ADF5355_MAX_OUT_FREQ;
 8003148:	68f9      	ldr	r1, [r7, #12]
 800314a:	a331      	add	r3, pc, #196	@ (adr r3, 8003210 <adf5355_init+0x200>)
 800314c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003150:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF5355_MIN_OUT_FREQ;
 8003154:	68f9      	ldr	r1, [r7, #12]
 8003156:	a330      	add	r3, pc, #192	@ (adr r3, 8003218 <adf5355_init+0x208>)
 8003158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315c:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF5355_MIN_VCO_FREQ;
 8003160:	68f9      	ldr	r1, [r7, #12]
 8003162:	a32f      	add	r3, pc, #188	@ (adr r3, 8003220 <adf5355_init+0x210>)
 8003164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003168:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 800316c:	e038      	b.n	80031e0 <adf5355_init+0x1d0>
	case ADF4355:
		dev->max_out_freq = ADF4355_MAX_OUT_FREQ;
 800316e:	68f9      	ldr	r1, [r7, #12]
 8003170:	a32d      	add	r3, pc, #180	@ (adr r3, 8003228 <adf5355_init+0x218>)
 8003172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003176:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_MIN_OUT_FREQ;
 800317a:	68f9      	ldr	r1, [r7, #12]
 800317c:	a326      	add	r3, pc, #152	@ (adr r3, 8003218 <adf5355_init+0x208>)
 800317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003182:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_MIN_VCO_FREQ;
 8003186:	68f9      	ldr	r1, [r7, #12]
 8003188:	a325      	add	r3, pc, #148	@ (adr r3, 8003220 <adf5355_init+0x210>)
 800318a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318e:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 8003192:	e025      	b.n	80031e0 <adf5355_init+0x1d0>
	case ADF4355_2:
		dev->max_out_freq = ADF4355_2_MAX_OUT_FREQ;
 8003194:	68f9      	ldr	r1, [r7, #12]
 8003196:	4a2d      	ldr	r2, [pc, #180]	@ (800324c <adf5355_init+0x23c>)
 8003198:	f04f 0301 	mov.w	r3, #1
 800319c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_2_MIN_OUT_FREQ;
 80031a0:	68f9      	ldr	r1, [r7, #12]
 80031a2:	a31d      	add	r3, pc, #116	@ (adr r3, 8003218 <adf5355_init+0x208>)
 80031a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_2_MIN_VCO_FREQ;
 80031ac:	68f9      	ldr	r1, [r7, #12]
 80031ae:	a31c      	add	r3, pc, #112	@ (adr r3, 8003220 <adf5355_init+0x210>)
 80031b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 80031b8:	e012      	b.n	80031e0 <adf5355_init+0x1d0>
	case ADF4355_3:
		dev->max_out_freq = ADF4355_3_MAX_OUT_FREQ;
 80031ba:	68f9      	ldr	r1, [r7, #12]
 80031bc:	a31c      	add	r3, pc, #112	@ (adr r3, 8003230 <adf5355_init+0x220>)
 80031be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_3_MIN_OUT_FREQ;
 80031c6:	68f9      	ldr	r1, [r7, #12]
 80031c8:	a31b      	add	r3, pc, #108	@ (adr r3, 8003238 <adf5355_init+0x228>)
 80031ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ce:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_3_MIN_VCO_FREQ;
 80031d2:	68f9      	ldr	r1, [r7, #12]
 80031d4:	a31a      	add	r3, pc, #104	@ (adr r3, 8003240 <adf5355_init+0x230>)
 80031d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031da:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 80031de:	bf00      	nop
	}

	ret = adf5355_setup(dev);
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f7ff fe23 	bl	8002e2c <adf5355_setup>
 80031e6:	60b8      	str	r0, [r7, #8]
	if (ret != 0)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d104      	bne.n	80031f8 <adf5355_init+0x1e8>
		goto error_spi;

	*device = dev;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	601a      	str	r2, [r3, #0]

	return ret;
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	e006      	b.n	8003206 <adf5355_init+0x1f6>
		goto error_spi;
 80031f8:	bf00      	nop

error_spi:
	HAL_SPI_DeInit(dev->spi_desc);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f002 fcf7 	bl	8005bf2 <HAL_SPI_DeInit>

	return ret;
 8003204:	68bb      	ldr	r3, [r7, #8]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	954fc400 	.word	0x954fc400
 8003214:	00000001 	.word	0x00000001
 8003218:	032a9f88 	.word	0x032a9f88
 800321c:	00000000 	.word	0x00000000
 8003220:	caa7e200 	.word	0xcaa7e200
 8003224:	00000000 	.word	0x00000000
 8003228:	2a9f8800 	.word	0x2a9f8800
 800322c:	00000003 	.word	0x00000003
 8003230:	89640200 	.word	0x89640200
 8003234:	00000001 	.word	0x00000001
 8003238:	0312c804 	.word	0x0312c804
 800323c:	00000000 	.word	0x00000000
 8003240:	c4b20100 	.word	0xc4b20100
 8003244:	00000000 	.word	0x00000000
 8003248:	047868c0 	.word	0x047868c0
 800324c:	0642ac00 	.word	0x0642ac00

08003250 <ADF5355_SetFrequencyOut>:

/******************************************************************************/
/************************** Functions Implementation **************************/
/******************************************************************************/

void* ADF5355_SetFrequencyOut(void* new_freq){
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint32_t* value = (uint32_t*)new_freq;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	60fb      	str	r3, [r7, #12]
	if (*value > 15000 || *value < 100) ret = false;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8003264:	4293      	cmp	r3, r2
 8003266:	d803      	bhi.n	8003270 <ADF5355_SetFrequencyOut+0x20>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2b63      	cmp	r3, #99	@ 0x63
 800326e:	d803      	bhi.n	8003278 <ADF5355_SetFrequencyOut+0x28>
 8003270:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <ADF5355_SetFrequencyOut+0x48>)
 8003272:	2200      	movs	r2, #0
 8003274:	701a      	strb	r2, [r3, #0]
 8003276:	e007      	b.n	8003288 <ADF5355_SetFrequencyOut+0x38>
	else {
		freq_out = *value;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	b29a      	uxth	r2, r3
 800327e:	4b07      	ldr	r3, [pc, #28]	@ (800329c <ADF5355_SetFrequencyOut+0x4c>)
 8003280:	801a      	strh	r2, [r3, #0]
		ret = true;
 8003282:	4b05      	ldr	r3, [pc, #20]	@ (8003298 <ADF5355_SetFrequencyOut+0x48>)
 8003284:	2201      	movs	r2, #1
 8003286:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8003288:	4b03      	ldr	r3, [pc, #12]	@ (8003298 <ADF5355_SetFrequencyOut+0x48>)
}
 800328a:	4618      	mov	r0, r3
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	2000063d 	.word	0x2000063d
 800329c:	20000118 	.word	0x20000118

080032a0 <ADF5355_SetFrequencyIn>:

void* ADF5355_SetFrequencyIn(void* new_freq){
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint32_t* value = (uint32_t*)new_freq;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	60fb      	str	r3, [r7, #12]
	if (*value > 200 || *value < 5) ret = false;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2bc8      	cmp	r3, #200	@ 0xc8
 80032b2:	d803      	bhi.n	80032bc <ADF5355_SetFrequencyIn+0x1c>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d803      	bhi.n	80032c4 <ADF5355_SetFrequencyIn+0x24>
 80032bc:	4b09      	ldr	r3, [pc, #36]	@ (80032e4 <ADF5355_SetFrequencyIn+0x44>)
 80032be:	2200      	movs	r2, #0
 80032c0:	701a      	strb	r2, [r3, #0]
 80032c2:	e007      	b.n	80032d4 <ADF5355_SetFrequencyIn+0x34>
	else {
		freq_in = *value;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	4b07      	ldr	r3, [pc, #28]	@ (80032e8 <ADF5355_SetFrequencyIn+0x48>)
 80032cc:	701a      	strb	r2, [r3, #0]
		ret = true;
 80032ce:	4b05      	ldr	r3, [pc, #20]	@ (80032e4 <ADF5355_SetFrequencyIn+0x44>)
 80032d0:	2201      	movs	r2, #1
 80032d2:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 80032d4:	4b03      	ldr	r3, [pc, #12]	@ (80032e4 <ADF5355_SetFrequencyIn+0x44>)
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	2000063e 	.word	0x2000063e
 80032e8:	2000011a 	.word	0x2000011a

080032ec <ADF5355_SetPower>:

void* ADF5355_SetPower(void* new_pow){
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
	static bool ret;
	int8_t* value = (int8_t*)new_pow;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	60fb      	str	r3, [r7, #12]
	if (*value > 3 || *value < 0) ret = false;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f993 3000 	ldrsb.w	r3, [r3]
 80032fe:	2b03      	cmp	r3, #3
 8003300:	dc04      	bgt.n	800330c <ADF5355_SetPower+0x20>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f993 3000 	ldrsb.w	r3, [r3]
 8003308:	2b00      	cmp	r3, #0
 800330a:	da03      	bge.n	8003314 <ADF5355_SetPower+0x28>
 800330c:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <ADF5355_SetPower+0x48>)
 800330e:	2200      	movs	r2, #0
 8003310:	701a      	strb	r2, [r3, #0]
 8003312:	e007      	b.n	8003324 <ADF5355_SetPower+0x38>
	else {
		out_power = *value;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f993 2000 	ldrsb.w	r2, [r3]
 800331a:	4b07      	ldr	r3, [pc, #28]	@ (8003338 <ADF5355_SetPower+0x4c>)
 800331c:	701a      	strb	r2, [r3, #0]
		ret = true;
 800331e:	4b05      	ldr	r3, [pc, #20]	@ (8003334 <ADF5355_SetPower+0x48>)
 8003320:	2201      	movs	r2, #1
 8003322:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8003324:	4b03      	ldr	r3, [pc, #12]	@ (8003334 <ADF5355_SetPower+0x48>)
}
 8003326:	4618      	mov	r0, r3
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	2000063f 	.word	0x2000063f
 8003338:	2000011c 	.word	0x2000011c

0800333c <ADF5355_SetCurrent>:

void* ADF5355_SetCurrent(void* new_curr){
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint32_t* value = (uint32_t*)new_curr;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	60fb      	str	r3, [r7, #12]
	if (*value > 5000 || *value < 310) ret = false;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003350:	4293      	cmp	r3, r2
 8003352:	d804      	bhi.n	800335e <ADF5355_SetCurrent+0x22>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f5b3 7f9b 	cmp.w	r3, #310	@ 0x136
 800335c:	d203      	bcs.n	8003366 <ADF5355_SetCurrent+0x2a>
 800335e:	4b09      	ldr	r3, [pc, #36]	@ (8003384 <ADF5355_SetCurrent+0x48>)
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	e006      	b.n	8003374 <ADF5355_SetCurrent+0x38>
	else {
		cp_ua = *value;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a07      	ldr	r2, [pc, #28]	@ (8003388 <ADF5355_SetCurrent+0x4c>)
 800336c:	6013      	str	r3, [r2, #0]
		ret = true;
 800336e:	4b05      	ldr	r3, [pc, #20]	@ (8003384 <ADF5355_SetCurrent+0x48>)
 8003370:	2201      	movs	r2, #1
 8003372:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8003374:	4b03      	ldr	r3, [pc, #12]	@ (8003384 <ADF5355_SetCurrent+0x48>)
}
 8003376:	4618      	mov	r0, r3
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	20000640 	.word	0x20000640
 8003388:	20000120 	.word	0x20000120

0800338c <ADF5355_SetMuxOut>:

void* ADF5355_SetMuxOut(void* new_mux_out){
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	static bool ret;
	enum adf5355_mux_out_sel* value = (enum adf5355_mux_out_sel*)new_mux_out;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	60fb      	str	r3, [r7, #12]
	if (*value > ADF5355_MUXOUT_DIGITAL_LOCK_DETECT || *value < ADF5355_MUXOUT_THREESTATE) ret = false;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b06      	cmp	r3, #6
 800339e:	d903      	bls.n	80033a8 <ADF5355_SetMuxOut+0x1c>
 80033a0:	4b0d      	ldr	r3, [pc, #52]	@ (80033d8 <ADF5355_SetMuxOut+0x4c>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]
 80033a6:	e012      	b.n	80033ce <ADF5355_SetMuxOut+0x42>
	else {
		mux_out = *value;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	781a      	ldrb	r2, [r3, #0]
 80033ac:	4b0b      	ldr	r3, [pc, #44]	@ (80033dc <ADF5355_SetMuxOut+0x50>)
 80033ae:	701a      	strb	r2, [r3, #0]
		if (synced){
 80033b0:	4b0b      	ldr	r3, [pc, #44]	@ (80033e0 <ADF5355_SetMuxOut+0x54>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d007      	beq.n	80033c8 <ADF5355_SetMuxOut+0x3c>
			adf5355_set_muxout(dev, mux_out);
 80033b8:	4b0a      	ldr	r3, [pc, #40]	@ (80033e4 <ADF5355_SetMuxOut+0x58>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a07      	ldr	r2, [pc, #28]	@ (80033dc <ADF5355_SetMuxOut+0x50>)
 80033be:	7812      	ldrb	r2, [r2, #0]
 80033c0:	4611      	mov	r1, r2
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff fbc8 	bl	8002b58 <adf5355_set_muxout>
		}
		ret = true;
 80033c8:	4b03      	ldr	r3, [pc, #12]	@ (80033d8 <ADF5355_SetMuxOut+0x4c>)
 80033ca:	2201      	movs	r2, #1
 80033cc:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 80033ce:	4b02      	ldr	r3, [pc, #8]	@ (80033d8 <ADF5355_SetMuxOut+0x4c>)
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	20000641 	.word	0x20000641
 80033dc:	20000124 	.word	0x20000124
 80033e0:	2000063c 	.word	0x2000063c
 80033e4:	20000638 	.word	0x20000638

080033e8 <ADF5355_Enable>:

void* ADF5355_Enable(void* state){
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint8_t* value = (uint8_t*)state;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	60fb      	str	r3, [r7, #12]
	if (*value != 0 && *value != 1) ret = false;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d007      	beq.n	800340c <ADF5355_Enable+0x24>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d003      	beq.n	800340c <ADF5355_Enable+0x24>
 8003404:	4b11      	ldr	r3, [pc, #68]	@ (800344c <ADF5355_Enable+0x64>)
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
 800340a:	e01a      	b.n	8003442 <ADF5355_Enable+0x5a>
	else {
		outb_en = *value;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf14      	ite	ne
 8003414:	2301      	movne	r3, #1
 8003416:	2300      	moveq	r3, #0
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4b0d      	ldr	r3, [pc, #52]	@ (8003450 <ADF5355_Enable+0x68>)
 800341c:	701a      	strb	r2, [r3, #0]
		if (synced){
 800341e:	4b0d      	ldr	r3, [pc, #52]	@ (8003454 <ADF5355_Enable+0x6c>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <ADF5355_Enable+0x54>
			adf5355_set_power(dev, outb_en, out_power);
 8003426:	4b0c      	ldr	r3, [pc, #48]	@ (8003458 <ADF5355_Enable+0x70>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a09      	ldr	r2, [pc, #36]	@ (8003450 <ADF5355_Enable+0x68>)
 800342c:	7811      	ldrb	r1, [r2, #0]
 800342e:	4a0b      	ldr	r2, [pc, #44]	@ (800345c <ADF5355_Enable+0x74>)
 8003430:	f992 2000 	ldrsb.w	r2, [r2]
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	4618      	mov	r0, r3
 8003438:	f7ff fb2c 	bl	8002a94 <adf5355_set_power>
		}
		ret = true;
 800343c:	4b03      	ldr	r3, [pc, #12]	@ (800344c <ADF5355_Enable+0x64>)
 800343e:	2201      	movs	r2, #1
 8003440:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8003442:	4b02      	ldr	r3, [pc, #8]	@ (800344c <ADF5355_Enable+0x64>)
}
 8003444:	4618      	mov	r0, r3
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	20000642 	.word	0x20000642
 8003450:	2000011b 	.word	0x2000011b
 8003454:	2000063c 	.word	0x2000063c
 8003458:	20000638 	.word	0x20000638
 800345c:	2000011c 	.word	0x2000011c

08003460 <ADF5355_Param_Init>:

void ADF5355_Param_Init(void){
 8003460:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003464:	b085      	sub	sp, #20
 8003466:	af00      	add	r7, sp, #0
	hadf5355.spi_init = &hspi3; // Wskaźnik do struktury SPI init
 8003468:	4c4c      	ldr	r4, [pc, #304]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800346a:	4d4d      	ldr	r5, [pc, #308]	@ (80035a0 <ADF5355_Param_Init+0x140>)
 800346c:	6025      	str	r5, [r4, #0]
	hadf5355.dev_id = 1; // Identyfikator urządzenia ADF5355
 800346e:	4c4b      	ldr	r4, [pc, #300]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003470:	2501      	movs	r5, #1
 8003472:	7125      	strb	r5, [r4, #4]
	hadf5355.freq_req = (uint64_t)freq_out*(uint64_t)1000000; // Żądana częstotliwość wyjściowa w Hz
 8003474:	4c4b      	ldr	r4, [pc, #300]	@ (80035a4 <ADF5355_Param_Init+0x144>)
 8003476:	8824      	ldrh	r4, [r4, #0]
 8003478:	b2a4      	uxth	r4, r4
 800347a:	2500      	movs	r5, #0
 800347c:	46a0      	mov	r8, r4
 800347e:	46a9      	mov	r9, r5
 8003480:	4644      	mov	r4, r8
 8003482:	464d      	mov	r5, r9
 8003484:	f04f 0a00 	mov.w	sl, #0
 8003488:	f04f 0b00 	mov.w	fp, #0
 800348c:	ea4f 1b45 	mov.w	fp, r5, lsl #5
 8003490:	ea4b 6bd4 	orr.w	fp, fp, r4, lsr #27
 8003494:	ea4f 1a44 	mov.w	sl, r4, lsl #5
 8003498:	4654      	mov	r4, sl
 800349a:	465d      	mov	r5, fp
 800349c:	ebb4 0208 	subs.w	r2, r4, r8
 80034a0:	eb65 0309 	sbc.w	r3, r5, r9
 80034a4:	f04f 0400 	mov.w	r4, #0
 80034a8:	f04f 0500 	mov.w	r5, #0
 80034ac:	025d      	lsls	r5, r3, #9
 80034ae:	ea45 55d2 	orr.w	r5, r5, r2, lsr #23
 80034b2:	0254      	lsls	r4, r2, #9
 80034b4:	4622      	mov	r2, r4
 80034b6:	462b      	mov	r3, r5
 80034b8:	eb12 0008 	adds.w	r0, r2, r8
 80034bc:	eb43 0109 	adc.w	r1, r3, r9
 80034c0:	f04f 0200 	mov.w	r2, #0
 80034c4:	f04f 0300 	mov.w	r3, #0
 80034c8:	018b      	lsls	r3, r1, #6
 80034ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034ce:	0182      	lsls	r2, r0, #6
 80034d0:	1a14      	subs	r4, r2, r0
 80034d2:	603c      	str	r4, [r7, #0]
 80034d4:	eb63 0301 	sbc.w	r3, r3, r1
 80034d8:	607b      	str	r3, [r7, #4]
 80034da:	e9d7 1200 	ldrd	r1, r2, [r7]
 80034de:	460b      	mov	r3, r1
 80034e0:	eb13 0308 	adds.w	r3, r3, r8
 80034e4:	60bb      	str	r3, [r7, #8]
 80034e6:	4613      	mov	r3, r2
 80034e8:	eb43 0309 	adc.w	r3, r3, r9
 80034ec:	60fb      	str	r3, [r7, #12]
 80034ee:	4b2b      	ldr	r3, [pc, #172]	@ (800359c <ADF5355_Param_Init+0x13c>)
 80034f0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80034f4:	e9c3 1202 	strd	r1, r2, [r3, #8]
	hadf5355.freq_req_chan = 1; // Kanał częstotliwości
 80034f8:	4b28      	ldr	r3, [pc, #160]	@ (800359c <ADF5355_Param_Init+0x13c>)
 80034fa:	2201      	movs	r2, #1
 80034fc:	741a      	strb	r2, [r3, #16]
	hadf5355.clkin_freq = freq_in*1000000; // Częstotliwość zegara wejściowego w Hz
 80034fe:	4b2a      	ldr	r3, [pc, #168]	@ (80035a8 <ADF5355_Param_Init+0x148>)
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	461a      	mov	r2, r3
 8003504:	4b29      	ldr	r3, [pc, #164]	@ (80035ac <ADF5355_Param_Init+0x14c>)
 8003506:	fb02 f303 	mul.w	r3, r2, r3
 800350a:	461a      	mov	r2, r3
 800350c:	4b23      	ldr	r3, [pc, #140]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800350e:	615a      	str	r2, [r3, #20]
	hadf5355.cp_ua = cp_ua; // Prąd pompy ładunkowej w mikroamperach
 8003510:	4b27      	ldr	r3, [pc, #156]	@ (80035b0 <ADF5355_Param_Init+0x150>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a21      	ldr	r2, [pc, #132]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003516:	6193      	str	r3, [r2, #24]
	hadf5355.cp_neg_bleed_en = false; // Flaga aktywacji negatywnego prądu wycieku
 8003518:	4b20      	ldr	r3, [pc, #128]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800351a:	2200      	movs	r2, #0
 800351c:	771a      	strb	r2, [r3, #28]
	hadf5355.cp_gated_bleed_en = true;  // Flaga aktywacji bramkowania prądu wycieku
 800351e:	4b1f      	ldr	r3, [pc, #124]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003520:	2201      	movs	r2, #1
 8003522:	775a      	strb	r2, [r3, #29]
	hadf5355.cp_bleed_current_polarity_en = false;  // Flaga aktywacji biegunowości prądu wycieku
 8003524:	4b1d      	ldr	r3, [pc, #116]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003526:	2200      	movs	r2, #0
 8003528:	779a      	strb	r2, [r3, #30]
	hadf5355.mute_till_lock_en = false; // Flaga aktywacji funkcji mute till lock
 800352a:	4b1c      	ldr	r3, [pc, #112]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800352c:	2200      	movs	r2, #0
 800352e:	77da      	strb	r2, [r3, #31]
	hadf5355.outa_en = false;  // Flaga aktywacji wyjścia A
 8003530:	4b1a      	ldr	r3, [pc, #104]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003532:	2200      	movs	r2, #0
 8003534:	f883 2020 	strb.w	r2, [r3, #32]
	hadf5355.outb_en = outb_en;  // Flaga aktywacji wyjścia B
 8003538:	4b1e      	ldr	r3, [pc, #120]	@ (80035b4 <ADF5355_Param_Init+0x154>)
 800353a:	781a      	ldrb	r2, [r3, #0]
 800353c:	4b17      	ldr	r3, [pc, #92]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800353e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	hadf5355.out_power = out_power;  // Moc wyjścia B
 8003542:	4b1d      	ldr	r3, [pc, #116]	@ (80035b8 <ADF5355_Param_Init+0x158>)
 8003544:	f993 3000 	ldrsb.w	r3, [r3]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4b14      	ldr	r3, [pc, #80]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800354c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	hadf5355.phase_detector_polarity_neg = true;  // Flaga aktywacji negatywnej polaryzacji detektora fazy
 8003550:	4b12      	ldr	r3, [pc, #72]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	hadf5355.ref_diff_en = false;  // Flaga aktywacji różnicowego wejścia referencyjnego
 8003558:	4b10      	ldr	r3, [pc, #64]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800355a:	2200      	movs	r2, #0
 800355c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadf5355.mux_out_3v3_en = true;  // Flaga aktywacji wyjścia mux na 3,3V
 8003560:	4b0e      	ldr	r3, [pc, #56]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	hadf5355.ref_doubler_en = false;  // Flaga aktywacji podwajacza częstotliwości referencyjnej
 8003568:	4b0c      	ldr	r3, [pc, #48]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	hadf5355.ref_div2_en = false;  // Flaga aktywacji podzielnika przez 2
 8003570:	4b0a      	ldr	r3, [pc, #40]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003572:	2200      	movs	r2, #0
 8003574:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	hadf5355.mux_out_sel = mux_out;  // Wybór wyjścia mux
 8003578:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <ADF5355_Param_Init+0x15c>)
 800357a:	781a      	ldrb	r2, [r3, #0]
 800357c:	4b07      	ldr	r3, [pc, #28]	@ (800359c <ADF5355_Param_Init+0x13c>)
 800357e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	hadf5355.outb_sel_fund = false;  // Flaga wyboru częstotliwości podstawowej na wyjściu B
 8003582:	4b06      	ldr	r3, [pc, #24]	@ (800359c <ADF5355_Param_Init+0x13c>)
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	synced = true;
 800358a:	4b0d      	ldr	r3, [pc, #52]	@ (80035c0 <ADF5355_Param_Init+0x160>)
 800358c:	2201      	movs	r2, #1
 800358e:	701a      	strb	r2, [r3, #0]
}
 8003590:	bf00      	nop
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800359a:	4770      	bx	lr
 800359c:	20000608 	.word	0x20000608
 80035a0:	200003dc 	.word	0x200003dc
 80035a4:	20000118 	.word	0x20000118
 80035a8:	2000011a 	.word	0x2000011a
 80035ac:	000f4240 	.word	0x000f4240
 80035b0:	20000120 	.word	0x20000120
 80035b4:	2000011b 	.word	0x2000011b
 80035b8:	2000011c 	.word	0x2000011c
 80035bc:	20000124 	.word	0x20000124
 80035c0:	2000063c 	.word	0x2000063c

080035c4 <ADF5355_Load>:


void* ADF5355_Load(void* arg){
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
	ADF5355_Param_Init();
 80035cc:	f7ff ff48 	bl	8003460 <ADF5355_Param_Init>
	static bool ret = false;
	int32_t response = adf5355_init(&dev, &hadf5355);
 80035d0:	4907      	ldr	r1, [pc, #28]	@ (80035f0 <ADF5355_Load+0x2c>)
 80035d2:	4808      	ldr	r0, [pc, #32]	@ (80035f4 <ADF5355_Load+0x30>)
 80035d4:	f7ff fd1c 	bl	8003010 <adf5355_init>
 80035d8:	60f8      	str	r0, [r7, #12]
	if (response == 0) ret = true;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d102      	bne.n	80035e6 <ADF5355_Load+0x22>
 80035e0:	4b05      	ldr	r3, [pc, #20]	@ (80035f8 <ADF5355_Load+0x34>)
 80035e2:	2201      	movs	r2, #1
 80035e4:	701a      	strb	r2, [r3, #0]
	return &ret;
 80035e6:	4b04      	ldr	r3, [pc, #16]	@ (80035f8 <ADF5355_Load+0x34>)
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	20000608 	.word	0x20000608
 80035f4:	20000638 	.word	0x20000638
 80035f8:	20000643 	.word	0x20000643

080035fc <ADF5355_Run>:

void* ADF5355_Run(void* arg){
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
	static bool ret = false;
	int32_t response = adf5355_change_freq(dev, hadf5355.freq_req);
 8003604:	4b09      	ldr	r3, [pc, #36]	@ (800362c <ADF5355_Run+0x30>)
 8003606:	6819      	ldr	r1, [r3, #0]
 8003608:	4b09      	ldr	r3, [pc, #36]	@ (8003630 <ADF5355_Run+0x34>)
 800360a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800360e:	4608      	mov	r0, r1
 8003610:	f7ff fa18 	bl	8002a44 <adf5355_change_freq>
 8003614:	60f8      	str	r0, [r7, #12]
	if (response == 0) ret = true;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d102      	bne.n	8003622 <ADF5355_Run+0x26>
 800361c:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <ADF5355_Run+0x38>)
 800361e:	2201      	movs	r2, #1
 8003620:	701a      	strb	r2, [r3, #0]
	return &ret;
 8003622:	4b04      	ldr	r3, [pc, #16]	@ (8003634 <ADF5355_Run+0x38>)
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	20000638 	.word	0x20000638
 8003630:	20000608 	.word	0x20000608
 8003634:	20000644 	.word	0x20000644

08003638 <no_os_calloc>:
 * @param nitems - Number of elements to be allocated.
 * @param size - Size of elements.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_calloc(size_t nitems, size_t size)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
	return calloc(nitems, size);
 8003642:	6839      	ldr	r1, [r7, #0]
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f008 f96f 	bl	800b928 <calloc>
 800364a:	4603      	mov	r3, r0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <no_os_greatest_common_divisor>:
/**
 * Find greatest common divisor of the given two numbers.
 */
uint32_t no_os_greatest_common_divisor(uint32_t a,
				       uint32_t b)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
	uint32_t div;

	if ((a == 0) || (b == 0))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <no_os_greatest_common_divisor+0x16>
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d112      	bne.n	8003690 <no_os_greatest_common_divisor+0x3c>
		return no_os_max(a, b);
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4293      	cmp	r3, r2
 8003670:	bf38      	it	cc
 8003672:	4613      	movcc	r3, r2
 8003674:	e010      	b.n	8003698 <no_os_greatest_common_divisor+0x44>

	while (b != 0) {
		div = a % b;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	fbb3 f2f2 	udiv	r2, r3, r2
 800367e:	6839      	ldr	r1, [r7, #0]
 8003680:	fb01 f202 	mul.w	r2, r1, r2
 8003684:	1a9b      	subs	r3, r3, r2
 8003686:	60fb      	str	r3, [r7, #12]
		a = b;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	607b      	str	r3, [r7, #4]
		b = div;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	603b      	str	r3, [r7, #0]
	while (b != 0) {
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1ef      	bne.n	8003676 <no_os_greatest_common_divisor+0x22>
	}

	return a;
 8003696:	687b      	ldr	r3, [r7, #4]
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <no_os_do_div>:
/**
 * Calculate the quotient and the remainder of an integer division.
 */
uint64_t no_os_do_div(uint64_t* n,
		      uint64_t base)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t mod = 0;
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	mod = *n % base;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036c6:	f7fd fa9f 	bl	8000c08 <__aeabi_uldivmod>
 80036ca:	e9c7 2304 	strd	r2, r3, [r7, #16]
	*n = *n / base;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036d8:	f7fd fa96 	bl	8000c08 <__aeabi_uldivmod>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	68f9      	ldr	r1, [r7, #12]
 80036e2:	e9c1 2300 	strd	r2, r3, [r1]

	return mod;
 80036e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80036ea:	4610      	mov	r0, r2
 80036ec:	4619      	mov	r1, r3
 80036ee:	3718      	adds	r7, #24
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036fa:	2300      	movs	r3, #0
 80036fc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003730 <HAL_Init+0x3c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a0b      	ldr	r2, [pc, #44]	@ (8003730 <HAL_Init+0x3c>)
 8003704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003708:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800370a:	2003      	movs	r0, #3
 800370c:	f000 f903 	bl	8003916 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003710:	200f      	movs	r0, #15
 8003712:	f7fe fa59 	bl	8001bc8 <HAL_InitTick>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	71fb      	strb	r3, [r7, #7]
 8003720:	e001      	b.n	8003726 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003722:	f7fe fa29 	bl	8001b78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003726:	79fb      	ldrb	r3, [r7, #7]
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40022000 	.word	0x40022000

08003734 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003738:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <HAL_IncTick+0x20>)
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	461a      	mov	r2, r3
 800373e:	4b06      	ldr	r3, [pc, #24]	@ (8003758 <HAL_IncTick+0x24>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4413      	add	r3, r2
 8003744:	4a04      	ldr	r2, [pc, #16]	@ (8003758 <HAL_IncTick+0x24>)
 8003746:	6013      	str	r3, [r2, #0]
}
 8003748:	bf00      	nop
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	2000012c 	.word	0x2000012c
 8003758:	20000648 	.word	0x20000648

0800375c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  return uwTick;
 8003760:	4b03      	ldr	r3, [pc, #12]	@ (8003770 <HAL_GetTick+0x14>)
 8003762:	681b      	ldr	r3, [r3, #0]
}
 8003764:	4618      	mov	r0, r3
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000648 	.word	0x20000648

08003774 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800377c:	f7ff ffee 	bl	800375c <HAL_GetTick>
 8003780:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378c:	d005      	beq.n	800379a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800378e:	4b0a      	ldr	r3, [pc, #40]	@ (80037b8 <HAL_Delay+0x44>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4413      	add	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800379a:	bf00      	nop
 800379c:	f7ff ffde 	bl	800375c <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d8f7      	bhi.n	800379c <HAL_Delay+0x28>
  {
  }
}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	2000012c 	.word	0x2000012c

080037bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003800 <__NVIC_SetPriorityGrouping+0x44>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037d8:	4013      	ands	r3, r2
 80037da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ee:	4a04      	ldr	r2, [pc, #16]	@ (8003800 <__NVIC_SetPriorityGrouping+0x44>)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	60d3      	str	r3, [r2, #12]
}
 80037f4:	bf00      	nop
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003808:	4b04      	ldr	r3, [pc, #16]	@ (800381c <__NVIC_GetPriorityGrouping+0x18>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	0a1b      	lsrs	r3, r3, #8
 800380e:	f003 0307 	and.w	r3, r3, #7
}
 8003812:	4618      	mov	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	e000ed00 	.word	0xe000ed00

08003820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	4603      	mov	r3, r0
 8003828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800382a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382e:	2b00      	cmp	r3, #0
 8003830:	db0b      	blt.n	800384a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003832:	79fb      	ldrb	r3, [r7, #7]
 8003834:	f003 021f 	and.w	r2, r3, #31
 8003838:	4907      	ldr	r1, [pc, #28]	@ (8003858 <__NVIC_EnableIRQ+0x38>)
 800383a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	2001      	movs	r0, #1
 8003842:	fa00 f202 	lsl.w	r2, r0, r2
 8003846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	e000e100 	.word	0xe000e100

0800385c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	6039      	str	r1, [r7, #0]
 8003866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386c:	2b00      	cmp	r3, #0
 800386e:	db0a      	blt.n	8003886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	b2da      	uxtb	r2, r3
 8003874:	490c      	ldr	r1, [pc, #48]	@ (80038a8 <__NVIC_SetPriority+0x4c>)
 8003876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387a:	0112      	lsls	r2, r2, #4
 800387c:	b2d2      	uxtb	r2, r2
 800387e:	440b      	add	r3, r1
 8003880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003884:	e00a      	b.n	800389c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	b2da      	uxtb	r2, r3
 800388a:	4908      	ldr	r1, [pc, #32]	@ (80038ac <__NVIC_SetPriority+0x50>)
 800388c:	79fb      	ldrb	r3, [r7, #7]
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	3b04      	subs	r3, #4
 8003894:	0112      	lsls	r2, r2, #4
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	440b      	add	r3, r1
 800389a:	761a      	strb	r2, [r3, #24]
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	e000e100 	.word	0xe000e100
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b089      	sub	sp, #36	@ 0x24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f1c3 0307 	rsb	r3, r3, #7
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	bf28      	it	cs
 80038ce:	2304      	movcs	r3, #4
 80038d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	3304      	adds	r3, #4
 80038d6:	2b06      	cmp	r3, #6
 80038d8:	d902      	bls.n	80038e0 <NVIC_EncodePriority+0x30>
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	3b03      	subs	r3, #3
 80038de:	e000      	b.n	80038e2 <NVIC_EncodePriority+0x32>
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e4:	f04f 32ff 	mov.w	r2, #4294967295
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	43da      	mvns	r2, r3
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	401a      	ands	r2, r3
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038f8:	f04f 31ff 	mov.w	r1, #4294967295
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003902:	43d9      	mvns	r1, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003908:	4313      	orrs	r3, r2
         );
}
 800390a:	4618      	mov	r0, r3
 800390c:	3724      	adds	r7, #36	@ 0x24
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b082      	sub	sp, #8
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff ff4c 	bl	80037bc <__NVIC_SetPriorityGrouping>
}
 8003924:	bf00      	nop
 8003926:	3708      	adds	r7, #8
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0
 8003932:	4603      	mov	r3, r0
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
 8003938:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800393e:	f7ff ff61 	bl	8003804 <__NVIC_GetPriorityGrouping>
 8003942:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	68b9      	ldr	r1, [r7, #8]
 8003948:	6978      	ldr	r0, [r7, #20]
 800394a:	f7ff ffb1 	bl	80038b0 <NVIC_EncodePriority>
 800394e:	4602      	mov	r2, r0
 8003950:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003954:	4611      	mov	r1, r2
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff ff80 	bl	800385c <__NVIC_SetPriority>
}
 800395c:	bf00      	nop
 800395e:	3718      	adds	r7, #24
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800396e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff ff54 	bl	8003820 <__NVIC_EnableIRQ>
}
 8003978:	bf00      	nop
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e098      	b.n	8003ac4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	461a      	mov	r2, r3
 8003998:	4b4d      	ldr	r3, [pc, #308]	@ (8003ad0 <HAL_DMA_Init+0x150>)
 800399a:	429a      	cmp	r2, r3
 800399c:	d80f      	bhi.n	80039be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	461a      	mov	r2, r3
 80039a4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ad4 <HAL_DMA_Init+0x154>)
 80039a6:	4413      	add	r3, r2
 80039a8:	4a4b      	ldr	r2, [pc, #300]	@ (8003ad8 <HAL_DMA_Init+0x158>)
 80039aa:	fba2 2303 	umull	r2, r3, r2, r3
 80039ae:	091b      	lsrs	r3, r3, #4
 80039b0:	009a      	lsls	r2, r3, #2
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a48      	ldr	r2, [pc, #288]	@ (8003adc <HAL_DMA_Init+0x15c>)
 80039ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80039bc:	e00e      	b.n	80039dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	461a      	mov	r2, r3
 80039c4:	4b46      	ldr	r3, [pc, #280]	@ (8003ae0 <HAL_DMA_Init+0x160>)
 80039c6:	4413      	add	r3, r2
 80039c8:	4a43      	ldr	r2, [pc, #268]	@ (8003ad8 <HAL_DMA_Init+0x158>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	091b      	lsrs	r3, r3, #4
 80039d0:	009a      	lsls	r2, r3, #2
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a42      	ldr	r2, [pc, #264]	@ (8003ae4 <HAL_DMA_Init+0x164>)
 80039da:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80039f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003a00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a1b      	ldr	r3, [r3, #32]
 8003a1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a36:	d039      	beq.n	8003aac <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	4a27      	ldr	r2, [pc, #156]	@ (8003adc <HAL_DMA_Init+0x15c>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d11a      	bne.n	8003a78 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a42:	4b29      	ldr	r3, [pc, #164]	@ (8003ae8 <HAL_DMA_Init+0x168>)
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a4a:	f003 031c 	and.w	r3, r3, #28
 8003a4e:	210f      	movs	r1, #15
 8003a50:	fa01 f303 	lsl.w	r3, r1, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	4924      	ldr	r1, [pc, #144]	@ (8003ae8 <HAL_DMA_Init+0x168>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a5c:	4b22      	ldr	r3, [pc, #136]	@ (8003ae8 <HAL_DMA_Init+0x168>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6859      	ldr	r1, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a68:	f003 031c 	and.w	r3, r3, #28
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	491d      	ldr	r1, [pc, #116]	@ (8003ae8 <HAL_DMA_Init+0x168>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	600b      	str	r3, [r1, #0]
 8003a76:	e019      	b.n	8003aac <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a78:	4b1c      	ldr	r3, [pc, #112]	@ (8003aec <HAL_DMA_Init+0x16c>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a80:	f003 031c 	and.w	r3, r3, #28
 8003a84:	210f      	movs	r1, #15
 8003a86:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8a:	43db      	mvns	r3, r3
 8003a8c:	4917      	ldr	r1, [pc, #92]	@ (8003aec <HAL_DMA_Init+0x16c>)
 8003a8e:	4013      	ands	r3, r2
 8003a90:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a92:	4b16      	ldr	r3, [pc, #88]	@ (8003aec <HAL_DMA_Init+0x16c>)
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6859      	ldr	r1, [r3, #4]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9e:	f003 031c 	and.w	r3, r3, #28
 8003aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa6:	4911      	ldr	r1, [pc, #68]	@ (8003aec <HAL_DMA_Init+0x16c>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	40020407 	.word	0x40020407
 8003ad4:	bffdfff8 	.word	0xbffdfff8
 8003ad8:	cccccccd 	.word	0xcccccccd
 8003adc:	40020000 	.word	0x40020000
 8003ae0:	bffdfbf8 	.word	0xbffdfbf8
 8003ae4:	40020400 	.word	0x40020400
 8003ae8:	400200a8 	.word	0x400200a8
 8003aec:	400204a8 	.word	0x400204a8

08003af0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d101      	bne.n	8003b10 <HAL_DMA_Start_IT+0x20>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e04b      	b.n	8003ba8 <HAL_DMA_Start_IT+0xb8>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d13a      	bne.n	8003b9a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2202      	movs	r2, #2
 8003b28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0201 	bic.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	68b9      	ldr	r1, [r7, #8]
 8003b48:	68f8      	ldr	r0, [r7, #12]
 8003b4a:	f000 f95f 	bl	8003e0c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d008      	beq.n	8003b68 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f042 020e 	orr.w	r2, r2, #14
 8003b64:	601a      	str	r2, [r3, #0]
 8003b66:	e00f      	b.n	8003b88 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f022 0204 	bic.w	r2, r2, #4
 8003b76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 020a 	orr.w	r2, r2, #10
 8003b86:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0201 	orr.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	e005      	b.n	8003ba6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d008      	beq.n	8003bda <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2204      	movs	r2, #4
 8003bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e022      	b.n	8003c20 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 020e 	bic.w	r2, r2, #14
 8003be8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0201 	bic.w	r2, r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfe:	f003 021c 	and.w	r2, r3, #28
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c06:	2101      	movs	r1, #1
 8003c08:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3714      	adds	r7, #20
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d005      	beq.n	8003c50 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2204      	movs	r2, #4
 8003c48:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	73fb      	strb	r3, [r7, #15]
 8003c4e:	e029      	b.n	8003ca4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 020e 	bic.w	r2, r2, #14
 8003c5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f022 0201 	bic.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c74:	f003 021c 	and.w	r2, r3, #28
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7c:	2101      	movs	r1, #1
 8003c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c82:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	4798      	blx	r3
    }
  }
  return status;
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b084      	sub	sp, #16
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cca:	f003 031c 	and.w	r3, r3, #28
 8003cce:	2204      	movs	r2, #4
 8003cd0:	409a      	lsls	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d026      	beq.n	8003d28 <HAL_DMA_IRQHandler+0x7a>
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d021      	beq.n	8003d28 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0320 	and.w	r3, r3, #32
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d107      	bne.n	8003d02 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0204 	bic.w	r2, r2, #4
 8003d00:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d06:	f003 021c 	and.w	r2, r3, #28
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0e:	2104      	movs	r1, #4
 8003d10:	fa01 f202 	lsl.w	r2, r1, r2
 8003d14:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d071      	beq.n	8003e02 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003d26:	e06c      	b.n	8003e02 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2c:	f003 031c 	and.w	r3, r3, #28
 8003d30:	2202      	movs	r2, #2
 8003d32:	409a      	lsls	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4013      	ands	r3, r2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d02e      	beq.n	8003d9a <HAL_DMA_IRQHandler+0xec>
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d029      	beq.n	8003d9a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10b      	bne.n	8003d6c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 020a 	bic.w	r2, r2, #10
 8003d62:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d70:	f003 021c 	and.w	r2, r3, #28
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	2102      	movs	r1, #2
 8003d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d7e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d038      	beq.n	8003e02 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003d98:	e033      	b.n	8003e02 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9e:	f003 031c 	and.w	r3, r3, #28
 8003da2:	2208      	movs	r2, #8
 8003da4:	409a      	lsls	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d02a      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x156>
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d025      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 020e 	bic.w	r2, r2, #14
 8003dc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dcc:	f003 021c 	and.w	r2, r3, #28
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dda:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d004      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e02:	bf00      	nop
 8003e04:	bf00      	nop
}
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1e:	f003 021c 	and.w	r2, r3, #28
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e26:	2101      	movs	r1, #1
 8003e28:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	2b10      	cmp	r3, #16
 8003e3c:	d108      	bne.n	8003e50 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68ba      	ldr	r2, [r7, #8]
 8003e4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e4e:	e007      	b.n	8003e60 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	60da      	str	r2, [r3, #12]
}
 8003e60:	bf00      	nop
 8003e62:	3714      	adds	r7, #20
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e7a:	e17f      	b.n	800417c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	2101      	movs	r1, #1
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	fa01 f303 	lsl.w	r3, r1, r3
 8003e88:	4013      	ands	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 8171 	beq.w	8004176 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d005      	beq.n	8003eac <HAL_GPIO_Init+0x40>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f003 0303 	and.w	r3, r3, #3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d130      	bne.n	8003f0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	2203      	movs	r2, #3
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	68da      	ldr	r2, [r3, #12]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	091b      	lsrs	r3, r3, #4
 8003ef8:	f003 0201 	and.w	r2, r3, #1
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d118      	bne.n	8003f4c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003f20:	2201      	movs	r2, #1
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	08db      	lsrs	r3, r3, #3
 8003f36:	f003 0201 	and.w	r2, r3, #1
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f003 0303 	and.w	r3, r3, #3
 8003f54:	2b03      	cmp	r3, #3
 8003f56:	d017      	beq.n	8003f88 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	2203      	movs	r2, #3
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d123      	bne.n	8003fdc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	08da      	lsrs	r2, r3, #3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3208      	adds	r2, #8
 8003f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	220f      	movs	r2, #15
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	691a      	ldr	r2, [r3, #16]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	f003 0307 	and.w	r3, r3, #7
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	08da      	lsrs	r2, r3, #3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	3208      	adds	r2, #8
 8003fd6:	6939      	ldr	r1, [r7, #16]
 8003fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	2203      	movs	r2, #3
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	43db      	mvns	r3, r3
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 0203 	and.w	r2, r3, #3
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	4313      	orrs	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 80ac 	beq.w	8004176 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800401e:	4b5f      	ldr	r3, [pc, #380]	@ (800419c <HAL_GPIO_Init+0x330>)
 8004020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004022:	4a5e      	ldr	r2, [pc, #376]	@ (800419c <HAL_GPIO_Init+0x330>)
 8004024:	f043 0301 	orr.w	r3, r3, #1
 8004028:	6613      	str	r3, [r2, #96]	@ 0x60
 800402a:	4b5c      	ldr	r3, [pc, #368]	@ (800419c <HAL_GPIO_Init+0x330>)
 800402c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	60bb      	str	r3, [r7, #8]
 8004034:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004036:	4a5a      	ldr	r2, [pc, #360]	@ (80041a0 <HAL_GPIO_Init+0x334>)
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	089b      	lsrs	r3, r3, #2
 800403c:	3302      	adds	r3, #2
 800403e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004042:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f003 0303 	and.w	r3, r3, #3
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	220f      	movs	r2, #15
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43db      	mvns	r3, r3
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4013      	ands	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004060:	d025      	beq.n	80040ae <HAL_GPIO_Init+0x242>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a4f      	ldr	r2, [pc, #316]	@ (80041a4 <HAL_GPIO_Init+0x338>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d01f      	beq.n	80040aa <HAL_GPIO_Init+0x23e>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a4e      	ldr	r2, [pc, #312]	@ (80041a8 <HAL_GPIO_Init+0x33c>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d019      	beq.n	80040a6 <HAL_GPIO_Init+0x23a>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a4d      	ldr	r2, [pc, #308]	@ (80041ac <HAL_GPIO_Init+0x340>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d013      	beq.n	80040a2 <HAL_GPIO_Init+0x236>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a4c      	ldr	r2, [pc, #304]	@ (80041b0 <HAL_GPIO_Init+0x344>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d00d      	beq.n	800409e <HAL_GPIO_Init+0x232>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a4b      	ldr	r2, [pc, #300]	@ (80041b4 <HAL_GPIO_Init+0x348>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d007      	beq.n	800409a <HAL_GPIO_Init+0x22e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a4a      	ldr	r2, [pc, #296]	@ (80041b8 <HAL_GPIO_Init+0x34c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d101      	bne.n	8004096 <HAL_GPIO_Init+0x22a>
 8004092:	2306      	movs	r3, #6
 8004094:	e00c      	b.n	80040b0 <HAL_GPIO_Init+0x244>
 8004096:	2307      	movs	r3, #7
 8004098:	e00a      	b.n	80040b0 <HAL_GPIO_Init+0x244>
 800409a:	2305      	movs	r3, #5
 800409c:	e008      	b.n	80040b0 <HAL_GPIO_Init+0x244>
 800409e:	2304      	movs	r3, #4
 80040a0:	e006      	b.n	80040b0 <HAL_GPIO_Init+0x244>
 80040a2:	2303      	movs	r3, #3
 80040a4:	e004      	b.n	80040b0 <HAL_GPIO_Init+0x244>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e002      	b.n	80040b0 <HAL_GPIO_Init+0x244>
 80040aa:	2301      	movs	r3, #1
 80040ac:	e000      	b.n	80040b0 <HAL_GPIO_Init+0x244>
 80040ae:	2300      	movs	r3, #0
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	f002 0203 	and.w	r2, r2, #3
 80040b6:	0092      	lsls	r2, r2, #2
 80040b8:	4093      	lsls	r3, r2
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040c0:	4937      	ldr	r1, [pc, #220]	@ (80041a0 <HAL_GPIO_Init+0x334>)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	089b      	lsrs	r3, r3, #2
 80040c6:	3302      	adds	r3, #2
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040ce:	4b3b      	ldr	r3, [pc, #236]	@ (80041bc <HAL_GPIO_Init+0x350>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	43db      	mvns	r3, r3
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	4013      	ands	r3, r2
 80040dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80040f2:	4a32      	ldr	r2, [pc, #200]	@ (80041bc <HAL_GPIO_Init+0x350>)
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80040f8:	4b30      	ldr	r3, [pc, #192]	@ (80041bc <HAL_GPIO_Init+0x350>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	43db      	mvns	r3, r3
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	4013      	ands	r3, r2
 8004106:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d003      	beq.n	800411c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800411c:	4a27      	ldr	r2, [pc, #156]	@ (80041bc <HAL_GPIO_Init+0x350>)
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004122:	4b26      	ldr	r3, [pc, #152]	@ (80041bc <HAL_GPIO_Init+0x350>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	43db      	mvns	r3, r3
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4013      	ands	r3, r2
 8004130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004146:	4a1d      	ldr	r2, [pc, #116]	@ (80041bc <HAL_GPIO_Init+0x350>)
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800414c:	4b1b      	ldr	r3, [pc, #108]	@ (80041bc <HAL_GPIO_Init+0x350>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	43db      	mvns	r3, r3
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	4013      	ands	r3, r2
 800415a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004170:	4a12      	ldr	r2, [pc, #72]	@ (80041bc <HAL_GPIO_Init+0x350>)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	3301      	adds	r3, #1
 800417a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	fa22 f303 	lsr.w	r3, r2, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	f47f ae78 	bne.w	8003e7c <HAL_GPIO_Init+0x10>
  }
}
 800418c:	bf00      	nop
 800418e:	bf00      	nop
 8004190:	371c      	adds	r7, #28
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	40021000 	.word	0x40021000
 80041a0:	40010000 	.word	0x40010000
 80041a4:	48000400 	.word	0x48000400
 80041a8:	48000800 	.word	0x48000800
 80041ac:	48000c00 	.word	0x48000c00
 80041b0:	48001000 	.word	0x48001000
 80041b4:	48001400 	.word	0x48001400
 80041b8:	48001800 	.word	0x48001800
 80041bc:	40010400 	.word	0x40010400

080041c0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b087      	sub	sp, #28
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80041ce:	e0cd      	b.n	800436c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80041d0:	2201      	movs	r2, #1
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	683a      	ldr	r2, [r7, #0]
 80041da:	4013      	ands	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 80c0 	beq.w	8004366 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80041e6:	4a68      	ldr	r2, [pc, #416]	@ (8004388 <HAL_GPIO_DeInit+0x1c8>)
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	089b      	lsrs	r3, r3, #2
 80041ec:	3302      	adds	r3, #2
 80041ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041f2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	f003 0303 	and.w	r3, r3, #3
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	220f      	movs	r2, #15
 80041fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4013      	ands	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800420e:	d025      	beq.n	800425c <HAL_GPIO_DeInit+0x9c>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a5e      	ldr	r2, [pc, #376]	@ (800438c <HAL_GPIO_DeInit+0x1cc>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d01f      	beq.n	8004258 <HAL_GPIO_DeInit+0x98>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a5d      	ldr	r2, [pc, #372]	@ (8004390 <HAL_GPIO_DeInit+0x1d0>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d019      	beq.n	8004254 <HAL_GPIO_DeInit+0x94>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a5c      	ldr	r2, [pc, #368]	@ (8004394 <HAL_GPIO_DeInit+0x1d4>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d013      	beq.n	8004250 <HAL_GPIO_DeInit+0x90>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a5b      	ldr	r2, [pc, #364]	@ (8004398 <HAL_GPIO_DeInit+0x1d8>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d00d      	beq.n	800424c <HAL_GPIO_DeInit+0x8c>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a5a      	ldr	r2, [pc, #360]	@ (800439c <HAL_GPIO_DeInit+0x1dc>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d007      	beq.n	8004248 <HAL_GPIO_DeInit+0x88>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a59      	ldr	r2, [pc, #356]	@ (80043a0 <HAL_GPIO_DeInit+0x1e0>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d101      	bne.n	8004244 <HAL_GPIO_DeInit+0x84>
 8004240:	2306      	movs	r3, #6
 8004242:	e00c      	b.n	800425e <HAL_GPIO_DeInit+0x9e>
 8004244:	2307      	movs	r3, #7
 8004246:	e00a      	b.n	800425e <HAL_GPIO_DeInit+0x9e>
 8004248:	2305      	movs	r3, #5
 800424a:	e008      	b.n	800425e <HAL_GPIO_DeInit+0x9e>
 800424c:	2304      	movs	r3, #4
 800424e:	e006      	b.n	800425e <HAL_GPIO_DeInit+0x9e>
 8004250:	2303      	movs	r3, #3
 8004252:	e004      	b.n	800425e <HAL_GPIO_DeInit+0x9e>
 8004254:	2302      	movs	r3, #2
 8004256:	e002      	b.n	800425e <HAL_GPIO_DeInit+0x9e>
 8004258:	2301      	movs	r3, #1
 800425a:	e000      	b.n	800425e <HAL_GPIO_DeInit+0x9e>
 800425c:	2300      	movs	r3, #0
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	f002 0203 	and.w	r2, r2, #3
 8004264:	0092      	lsls	r2, r2, #2
 8004266:	4093      	lsls	r3, r2
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	429a      	cmp	r2, r3
 800426c:	d132      	bne.n	80042d4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800426e:	4b4d      	ldr	r3, [pc, #308]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	43db      	mvns	r3, r3
 8004276:	494b      	ldr	r1, [pc, #300]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 8004278:	4013      	ands	r3, r2
 800427a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800427c:	4b49      	ldr	r3, [pc, #292]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	43db      	mvns	r3, r3
 8004284:	4947      	ldr	r1, [pc, #284]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 8004286:	4013      	ands	r3, r2
 8004288:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800428a:	4b46      	ldr	r3, [pc, #280]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 800428c:	68da      	ldr	r2, [r3, #12]
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	43db      	mvns	r3, r3
 8004292:	4944      	ldr	r1, [pc, #272]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 8004294:	4013      	ands	r3, r2
 8004296:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004298:	4b42      	ldr	r3, [pc, #264]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	43db      	mvns	r3, r3
 80042a0:	4940      	ldr	r1, [pc, #256]	@ (80043a4 <HAL_GPIO_DeInit+0x1e4>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f003 0303 	and.w	r3, r3, #3
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	220f      	movs	r2, #15
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80042b6:	4a34      	ldr	r2, [pc, #208]	@ (8004388 <HAL_GPIO_DeInit+0x1c8>)
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	089b      	lsrs	r3, r3, #2
 80042bc:	3302      	adds	r3, #2
 80042be:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	43da      	mvns	r2, r3
 80042c6:	4830      	ldr	r0, [pc, #192]	@ (8004388 <HAL_GPIO_DeInit+0x1c8>)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	089b      	lsrs	r3, r3, #2
 80042cc:	400a      	ands	r2, r1
 80042ce:	3302      	adds	r3, #2
 80042d0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	005b      	lsls	r3, r3, #1
 80042dc:	2103      	movs	r1, #3
 80042de:	fa01 f303 	lsl.w	r3, r1, r3
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	08da      	lsrs	r2, r3, #3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3208      	adds	r2, #8
 80042f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	220f      	movs	r2, #15
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43db      	mvns	r3, r3
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	08d2      	lsrs	r2, r2, #3
 8004308:	4019      	ands	r1, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	3208      	adds	r2, #8
 800430e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689a      	ldr	r2, [r3, #8]
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	2103      	movs	r1, #3
 800431c:	fa01 f303 	lsl.w	r3, r1, r3
 8004320:	43db      	mvns	r3, r3
 8004322:	401a      	ands	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	2101      	movs	r1, #1
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	fa01 f303 	lsl.w	r3, r1, r3
 8004334:	43db      	mvns	r3, r3
 8004336:	401a      	ands	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	2103      	movs	r1, #3
 8004346:	fa01 f303 	lsl.w	r3, r1, r3
 800434a:	43db      	mvns	r3, r3
 800434c:	401a      	ands	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004356:	2101      	movs	r1, #1
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	fa01 f303 	lsl.w	r3, r1, r3
 800435e:	43db      	mvns	r3, r3
 8004360:	401a      	ands	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	3301      	adds	r3, #1
 800436a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800436c:	683a      	ldr	r2, [r7, #0]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	fa22 f303 	lsr.w	r3, r2, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	f47f af2b 	bne.w	80041d0 <HAL_GPIO_DeInit+0x10>
  }
}
 800437a:	bf00      	nop
 800437c:	bf00      	nop
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	40010000 	.word	0x40010000
 800438c:	48000400 	.word	0x48000400
 8004390:	48000800 	.word	0x48000800
 8004394:	48000c00 	.word	0x48000c00
 8004398:	48001000 	.word	0x48001000
 800439c:	48001400 	.word	0x48001400
 80043a0:	48001800 	.word	0x48001800
 80043a4:	40010400 	.word	0x40010400

080043a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	460b      	mov	r3, r1
 80043b2:	807b      	strh	r3, [r7, #2]
 80043b4:	4613      	mov	r3, r2
 80043b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043b8:	787b      	ldrb	r3, [r7, #1]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043be:	887a      	ldrh	r2, [r7, #2]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043c4:	e002      	b.n	80043cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043c6:	887a      	ldrh	r2, [r7, #2]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043e2:	4b08      	ldr	r3, [pc, #32]	@ (8004404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043e4:	695a      	ldr	r2, [r3, #20]
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	4013      	ands	r3, r2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d006      	beq.n	80043fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043ee:	4a05      	ldr	r2, [pc, #20]	@ (8004404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043f4:	88fb      	ldrh	r3, [r7, #6]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fc ffd8 	bl	80013ac <HAL_GPIO_EXTI_Callback>
  }
}
 80043fc:	bf00      	nop
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40010400 	.word	0x40010400

08004408 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800440c:	4b04      	ldr	r3, [pc, #16]	@ (8004420 <HAL_PWREx_GetVoltageRange+0x18>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004414:	4618      	mov	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40007000 	.word	0x40007000

08004424 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004432:	d130      	bne.n	8004496 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004434:	4b23      	ldr	r3, [pc, #140]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800443c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004440:	d038      	beq.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004442:	4b20      	ldr	r3, [pc, #128]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800444a:	4a1e      	ldr	r2, [pc, #120]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800444c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004450:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004452:	4b1d      	ldr	r3, [pc, #116]	@ (80044c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2232      	movs	r2, #50	@ 0x32
 8004458:	fb02 f303 	mul.w	r3, r2, r3
 800445c:	4a1b      	ldr	r2, [pc, #108]	@ (80044cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	0c9b      	lsrs	r3, r3, #18
 8004464:	3301      	adds	r3, #1
 8004466:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004468:	e002      	b.n	8004470 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	3b01      	subs	r3, #1
 800446e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004470:	4b14      	ldr	r3, [pc, #80]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800447c:	d102      	bne.n	8004484 <HAL_PWREx_ControlVoltageScaling+0x60>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f2      	bne.n	800446a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004484:	4b0f      	ldr	r3, [pc, #60]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800448c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004490:	d110      	bne.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e00f      	b.n	80044b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004496:	4b0b      	ldr	r3, [pc, #44]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800449e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a2:	d007      	beq.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044a4:	4b07      	ldr	r3, [pc, #28]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044ac:	4a05      	ldr	r2, [pc, #20]	@ (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	40007000 	.word	0x40007000
 80044c8:	20000114 	.word	0x20000114
 80044cc:	431bde83 	.word	0x431bde83

080044d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b088      	sub	sp, #32
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e3ca      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044e2:	4b97      	ldr	r3, [pc, #604]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 030c 	and.w	r3, r3, #12
 80044ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044ec:	4b94      	ldr	r3, [pc, #592]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0310 	and.w	r3, r3, #16
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 80e4 	beq.w	80046cc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <HAL_RCC_OscConfig+0x4a>
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	2b0c      	cmp	r3, #12
 800450e:	f040 808b 	bne.w	8004628 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	2b01      	cmp	r3, #1
 8004516:	f040 8087 	bne.w	8004628 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800451a:	4b89      	ldr	r3, [pc, #548]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d005      	beq.n	8004532 <HAL_RCC_OscConfig+0x62>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e3a2      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1a      	ldr	r2, [r3, #32]
 8004536:	4b82      	ldr	r3, [pc, #520]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0308 	and.w	r3, r3, #8
 800453e:	2b00      	cmp	r3, #0
 8004540:	d004      	beq.n	800454c <HAL_RCC_OscConfig+0x7c>
 8004542:	4b7f      	ldr	r3, [pc, #508]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800454a:	e005      	b.n	8004558 <HAL_RCC_OscConfig+0x88>
 800454c:	4b7c      	ldr	r3, [pc, #496]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800454e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004552:	091b      	lsrs	r3, r3, #4
 8004554:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004558:	4293      	cmp	r3, r2
 800455a:	d223      	bcs.n	80045a4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	4618      	mov	r0, r3
 8004562:	f000 fd87 	bl	8005074 <RCC_SetFlashLatencyFromMSIRange>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e383      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004570:	4b73      	ldr	r3, [pc, #460]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a72      	ldr	r2, [pc, #456]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004576:	f043 0308 	orr.w	r3, r3, #8
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	4b70      	ldr	r3, [pc, #448]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	496d      	ldr	r1, [pc, #436]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800458a:	4313      	orrs	r3, r2
 800458c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800458e:	4b6c      	ldr	r3, [pc, #432]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	021b      	lsls	r3, r3, #8
 800459c:	4968      	ldr	r1, [pc, #416]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	604b      	str	r3, [r1, #4]
 80045a2:	e025      	b.n	80045f0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a4:	4b66      	ldr	r3, [pc, #408]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a65      	ldr	r2, [pc, #404]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80045aa:	f043 0308 	orr.w	r3, r3, #8
 80045ae:	6013      	str	r3, [r2, #0]
 80045b0:	4b63      	ldr	r3, [pc, #396]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	4960      	ldr	r1, [pc, #384]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045c2:	4b5f      	ldr	r3, [pc, #380]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	021b      	lsls	r3, r3, #8
 80045d0:	495b      	ldr	r1, [pc, #364]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d109      	bne.n	80045f0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 fd47 	bl	8005074 <RCC_SetFlashLatencyFromMSIRange>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e343      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045f0:	f000 fc4a 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 80045f4:	4602      	mov	r2, r0
 80045f6:	4b52      	ldr	r3, [pc, #328]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	091b      	lsrs	r3, r3, #4
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	4950      	ldr	r1, [pc, #320]	@ (8004744 <HAL_RCC_OscConfig+0x274>)
 8004602:	5ccb      	ldrb	r3, [r1, r3]
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	fa22 f303 	lsr.w	r3, r2, r3
 800460c:	4a4e      	ldr	r2, [pc, #312]	@ (8004748 <HAL_RCC_OscConfig+0x278>)
 800460e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004610:	4b4e      	ldr	r3, [pc, #312]	@ (800474c <HAL_RCC_OscConfig+0x27c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4618      	mov	r0, r3
 8004616:	f7fd fad7 	bl	8001bc8 <HAL_InitTick>
 800461a:	4603      	mov	r3, r0
 800461c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800461e:	7bfb      	ldrb	r3, [r7, #15]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d052      	beq.n	80046ca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	e327      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d032      	beq.n	8004696 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004630:	4b43      	ldr	r3, [pc, #268]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a42      	ldr	r2, [pc, #264]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004636:	f043 0301 	orr.w	r3, r3, #1
 800463a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800463c:	f7ff f88e 	bl	800375c <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004644:	f7ff f88a 	bl	800375c <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e310      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004656:	4b3a      	ldr	r3, [pc, #232]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0f0      	beq.n	8004644 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004662:	4b37      	ldr	r3, [pc, #220]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a36      	ldr	r2, [pc, #216]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004668:	f043 0308 	orr.w	r3, r3, #8
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b34      	ldr	r3, [pc, #208]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	4931      	ldr	r1, [pc, #196]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800467c:	4313      	orrs	r3, r2
 800467e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004680:	4b2f      	ldr	r3, [pc, #188]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69db      	ldr	r3, [r3, #28]
 800468c:	021b      	lsls	r3, r3, #8
 800468e:	492c      	ldr	r1, [pc, #176]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004690:	4313      	orrs	r3, r2
 8004692:	604b      	str	r3, [r1, #4]
 8004694:	e01a      	b.n	80046cc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004696:	4b2a      	ldr	r3, [pc, #168]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a29      	ldr	r2, [pc, #164]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800469c:	f023 0301 	bic.w	r3, r3, #1
 80046a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046a2:	f7ff f85b 	bl	800375c <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046aa:	f7ff f857 	bl	800375c <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e2dd      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046bc:	4b20      	ldr	r3, [pc, #128]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1f0      	bne.n	80046aa <HAL_RCC_OscConfig+0x1da>
 80046c8:	e000      	b.n	80046cc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d074      	beq.n	80047c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d005      	beq.n	80046ea <HAL_RCC_OscConfig+0x21a>
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	2b0c      	cmp	r3, #12
 80046e2:	d10e      	bne.n	8004702 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2b03      	cmp	r3, #3
 80046e8:	d10b      	bne.n	8004702 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ea:	4b15      	ldr	r3, [pc, #84]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d064      	beq.n	80047c0 <HAL_RCC_OscConfig+0x2f0>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d160      	bne.n	80047c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e2ba      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800470a:	d106      	bne.n	800471a <HAL_RCC_OscConfig+0x24a>
 800470c:	4b0c      	ldr	r3, [pc, #48]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a0b      	ldr	r2, [pc, #44]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	e026      	b.n	8004768 <HAL_RCC_OscConfig+0x298>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004722:	d115      	bne.n	8004750 <HAL_RCC_OscConfig+0x280>
 8004724:	4b06      	ldr	r3, [pc, #24]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a05      	ldr	r2, [pc, #20]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 800472a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	4b03      	ldr	r3, [pc, #12]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a02      	ldr	r2, [pc, #8]	@ (8004740 <HAL_RCC_OscConfig+0x270>)
 8004736:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	e014      	b.n	8004768 <HAL_RCC_OscConfig+0x298>
 800473e:	bf00      	nop
 8004740:	40021000 	.word	0x40021000
 8004744:	0800ec48 	.word	0x0800ec48
 8004748:	20000114 	.word	0x20000114
 800474c:	20000128 	.word	0x20000128
 8004750:	4ba0      	ldr	r3, [pc, #640]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a9f      	ldr	r2, [pc, #636]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004756:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800475a:	6013      	str	r3, [r2, #0]
 800475c:	4b9d      	ldr	r3, [pc, #628]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a9c      	ldr	r2, [pc, #624]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004762:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d013      	beq.n	8004798 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004770:	f7fe fff4 	bl	800375c <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004778:	f7fe fff0 	bl	800375c <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b64      	cmp	r3, #100	@ 0x64
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e276      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800478a:	4b92      	ldr	r3, [pc, #584]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d0f0      	beq.n	8004778 <HAL_RCC_OscConfig+0x2a8>
 8004796:	e014      	b.n	80047c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004798:	f7fe ffe0 	bl	800375c <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a0:	f7fe ffdc 	bl	800375c <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b64      	cmp	r3, #100	@ 0x64
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e262      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047b2:	4b88      	ldr	r3, [pc, #544]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f0      	bne.n	80047a0 <HAL_RCC_OscConfig+0x2d0>
 80047be:	e000      	b.n	80047c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d060      	beq.n	8004890 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d005      	beq.n	80047e0 <HAL_RCC_OscConfig+0x310>
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	2b0c      	cmp	r3, #12
 80047d8:	d119      	bne.n	800480e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d116      	bne.n	800480e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047e0:	4b7c      	ldr	r3, [pc, #496]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d005      	beq.n	80047f8 <HAL_RCC_OscConfig+0x328>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d101      	bne.n	80047f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e23f      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f8:	4b76      	ldr	r3, [pc, #472]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	061b      	lsls	r3, r3, #24
 8004806:	4973      	ldr	r1, [pc, #460]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004808:	4313      	orrs	r3, r2
 800480a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800480c:	e040      	b.n	8004890 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d023      	beq.n	800485e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004816:	4b6f      	ldr	r3, [pc, #444]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a6e      	ldr	r2, [pc, #440]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800481c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004822:	f7fe ff9b 	bl	800375c <HAL_GetTick>
 8004826:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004828:	e008      	b.n	800483c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800482a:	f7fe ff97 	bl	800375c <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e21d      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800483c:	4b65      	ldr	r3, [pc, #404]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0f0      	beq.n	800482a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004848:	4b62      	ldr	r3, [pc, #392]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	061b      	lsls	r3, r3, #24
 8004856:	495f      	ldr	r1, [pc, #380]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004858:	4313      	orrs	r3, r2
 800485a:	604b      	str	r3, [r1, #4]
 800485c:	e018      	b.n	8004890 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800485e:	4b5d      	ldr	r3, [pc, #372]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a5c      	ldr	r2, [pc, #368]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486a:	f7fe ff77 	bl	800375c <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004872:	f7fe ff73 	bl	800375c <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e1f9      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004884:	4b53      	ldr	r3, [pc, #332]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1f0      	bne.n	8004872 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b00      	cmp	r3, #0
 800489a:	d03c      	beq.n	8004916 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d01c      	beq.n	80048de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048a4:	4b4b      	ldr	r3, [pc, #300]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048aa:	4a4a      	ldr	r2, [pc, #296]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048ac:	f043 0301 	orr.w	r3, r3, #1
 80048b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048b4:	f7fe ff52 	bl	800375c <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048bc:	f7fe ff4e 	bl	800375c <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e1d4      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ce:	4b41      	ldr	r3, [pc, #260]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0ef      	beq.n	80048bc <HAL_RCC_OscConfig+0x3ec>
 80048dc:	e01b      	b.n	8004916 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048de:	4b3d      	ldr	r3, [pc, #244]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048e4:	4a3b      	ldr	r2, [pc, #236]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048e6:	f023 0301 	bic.w	r3, r3, #1
 80048ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ee:	f7fe ff35 	bl	800375c <HAL_GetTick>
 80048f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048f4:	e008      	b.n	8004908 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048f6:	f7fe ff31 	bl	800375c <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	2b02      	cmp	r3, #2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e1b7      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004908:	4b32      	ldr	r3, [pc, #200]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800490a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1ef      	bne.n	80048f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0304 	and.w	r3, r3, #4
 800491e:	2b00      	cmp	r3, #0
 8004920:	f000 80a6 	beq.w	8004a70 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004924:	2300      	movs	r3, #0
 8004926:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004928:	4b2a      	ldr	r3, [pc, #168]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800492a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800492c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10d      	bne.n	8004950 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004934:	4b27      	ldr	r3, [pc, #156]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004938:	4a26      	ldr	r2, [pc, #152]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800493a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800493e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004940:	4b24      	ldr	r3, [pc, #144]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004944:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004948:	60bb      	str	r3, [r7, #8]
 800494a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800494c:	2301      	movs	r3, #1
 800494e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004950:	4b21      	ldr	r3, [pc, #132]	@ (80049d8 <HAL_RCC_OscConfig+0x508>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004958:	2b00      	cmp	r3, #0
 800495a:	d118      	bne.n	800498e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800495c:	4b1e      	ldr	r3, [pc, #120]	@ (80049d8 <HAL_RCC_OscConfig+0x508>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a1d      	ldr	r2, [pc, #116]	@ (80049d8 <HAL_RCC_OscConfig+0x508>)
 8004962:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004966:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004968:	f7fe fef8 	bl	800375c <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004970:	f7fe fef4 	bl	800375c <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e17a      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004982:	4b15      	ldr	r3, [pc, #84]	@ (80049d8 <HAL_RCC_OscConfig+0x508>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498a:	2b00      	cmp	r3, #0
 800498c:	d0f0      	beq.n	8004970 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d108      	bne.n	80049a8 <HAL_RCC_OscConfig+0x4d8>
 8004996:	4b0f      	ldr	r3, [pc, #60]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499c:	4a0d      	ldr	r2, [pc, #52]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 800499e:	f043 0301 	orr.w	r3, r3, #1
 80049a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049a6:	e029      	b.n	80049fc <HAL_RCC_OscConfig+0x52c>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b05      	cmp	r3, #5
 80049ae:	d115      	bne.n	80049dc <HAL_RCC_OscConfig+0x50c>
 80049b0:	4b08      	ldr	r3, [pc, #32]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b6:	4a07      	ldr	r2, [pc, #28]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049b8:	f043 0304 	orr.w	r3, r3, #4
 80049bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049c0:	4b04      	ldr	r3, [pc, #16]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c6:	4a03      	ldr	r2, [pc, #12]	@ (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049c8:	f043 0301 	orr.w	r3, r3, #1
 80049cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049d0:	e014      	b.n	80049fc <HAL_RCC_OscConfig+0x52c>
 80049d2:	bf00      	nop
 80049d4:	40021000 	.word	0x40021000
 80049d8:	40007000 	.word	0x40007000
 80049dc:	4b9c      	ldr	r3, [pc, #624]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e2:	4a9b      	ldr	r2, [pc, #620]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049e4:	f023 0301 	bic.w	r3, r3, #1
 80049e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049ec:	4b98      	ldr	r3, [pc, #608]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f2:	4a97      	ldr	r2, [pc, #604]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049f4:	f023 0304 	bic.w	r3, r3, #4
 80049f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d016      	beq.n	8004a32 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a04:	f7fe feaa 	bl	800375c <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a0a:	e00a      	b.n	8004a22 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a0c:	f7fe fea6 	bl	800375c <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e12a      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a22:	4b8b      	ldr	r3, [pc, #556]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0ed      	beq.n	8004a0c <HAL_RCC_OscConfig+0x53c>
 8004a30:	e015      	b.n	8004a5e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a32:	f7fe fe93 	bl	800375c <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a38:	e00a      	b.n	8004a50 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a3a:	f7fe fe8f 	bl	800375c <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e113      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a50:	4b7f      	ldr	r3, [pc, #508]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1ed      	bne.n	8004a3a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a5e:	7ffb      	ldrb	r3, [r7, #31]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d105      	bne.n	8004a70 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a64:	4b7a      	ldr	r3, [pc, #488]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a68:	4a79      	ldr	r2, [pc, #484]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a6e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 80fe 	beq.w	8004c76 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	f040 80d0 	bne.w	8004c24 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a84:	4b72      	ldr	r3, [pc, #456]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	f003 0203 	and.w	r2, r3, #3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d130      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d127      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d11f      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ac4:	2a07      	cmp	r2, #7
 8004ac6:	bf14      	ite	ne
 8004ac8:	2201      	movne	r2, #1
 8004aca:	2200      	moveq	r2, #0
 8004acc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d113      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d109      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af0:	085b      	lsrs	r3, r3, #1
 8004af2:	3b01      	subs	r3, #1
 8004af4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d06e      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	2b0c      	cmp	r3, #12
 8004afe:	d069      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b00:	4b53      	ldr	r3, [pc, #332]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d105      	bne.n	8004b18 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b0c:	4b50      	ldr	r3, [pc, #320]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e0ad      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b1c:	4b4c      	ldr	r3, [pc, #304]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a4b      	ldr	r2, [pc, #300]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b26:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b28:	f7fe fe18 	bl	800375c <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b30:	f7fe fe14 	bl	800375c <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e09a      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b42:	4b43      	ldr	r3, [pc, #268]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1f0      	bne.n	8004b30 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b4e:	4b40      	ldr	r3, [pc, #256]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	4b40      	ldr	r3, [pc, #256]	@ (8004c54 <HAL_RCC_OscConfig+0x784>)
 8004b54:	4013      	ands	r3, r2
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b5e:	3a01      	subs	r2, #1
 8004b60:	0112      	lsls	r2, r2, #4
 8004b62:	4311      	orrs	r1, r2
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b68:	0212      	lsls	r2, r2, #8
 8004b6a:	4311      	orrs	r1, r2
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b70:	0852      	lsrs	r2, r2, #1
 8004b72:	3a01      	subs	r2, #1
 8004b74:	0552      	lsls	r2, r2, #21
 8004b76:	4311      	orrs	r1, r2
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004b7c:	0852      	lsrs	r2, r2, #1
 8004b7e:	3a01      	subs	r2, #1
 8004b80:	0652      	lsls	r2, r2, #25
 8004b82:	4311      	orrs	r1, r2
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b88:	0912      	lsrs	r2, r2, #4
 8004b8a:	0452      	lsls	r2, r2, #17
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	4930      	ldr	r1, [pc, #192]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b94:	4b2e      	ldr	r3, [pc, #184]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a2d      	ldr	r2, [pc, #180]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b9e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	4a2a      	ldr	r2, [pc, #168]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004ba6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004baa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bac:	f7fe fdd6 	bl	800375c <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bb4:	f7fe fdd2 	bl	800375c <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e058      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bc6:	4b22      	ldr	r3, [pc, #136]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bd2:	e050      	b.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e04f      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d148      	bne.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004be4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a19      	ldr	r2, [pc, #100]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bf0:	4b17      	ldr	r3, [pc, #92]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	4a16      	ldr	r2, [pc, #88]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bfa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004bfc:	f7fe fdae 	bl	800375c <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c04:	f7fe fdaa 	bl	800375c <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e030      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c16:	4b0e      	ldr	r3, [pc, #56]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0x734>
 8004c22:	e028      	b.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	2b0c      	cmp	r3, #12
 8004c28:	d023      	beq.n	8004c72 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2a:	4b09      	ldr	r3, [pc, #36]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a08      	ldr	r2, [pc, #32]	@ (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004c30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c36:	f7fe fd91 	bl	800375c <HAL_GetTick>
 8004c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c3c:	e00c      	b.n	8004c58 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c3e:	f7fe fd8d 	bl	800375c <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d905      	bls.n	8004c58 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e013      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
 8004c50:	40021000 	.word	0x40021000
 8004c54:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c58:	4b09      	ldr	r3, [pc, #36]	@ (8004c80 <HAL_RCC_OscConfig+0x7b0>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1ec      	bne.n	8004c3e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c64:	4b06      	ldr	r3, [pc, #24]	@ (8004c80 <HAL_RCC_OscConfig+0x7b0>)
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	4905      	ldr	r1, [pc, #20]	@ (8004c80 <HAL_RCC_OscConfig+0x7b0>)
 8004c6a:	4b06      	ldr	r3, [pc, #24]	@ (8004c84 <HAL_RCC_OscConfig+0x7b4>)
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	60cb      	str	r3, [r1, #12]
 8004c70:	e001      	b.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3720      	adds	r7, #32
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	40021000 	.word	0x40021000
 8004c84:	feeefffc 	.word	0xfeeefffc

08004c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0e7      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c9c:	4b75      	ldr	r3, [pc, #468]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d910      	bls.n	8004ccc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004caa:	4b72      	ldr	r3, [pc, #456]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 0207 	bic.w	r2, r3, #7
 8004cb2:	4970      	ldr	r1, [pc, #448]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cba:	4b6e      	ldr	r3, [pc, #440]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d001      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0cf      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d010      	beq.n	8004cfa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	4b66      	ldr	r3, [pc, #408]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d908      	bls.n	8004cfa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ce8:	4b63      	ldr	r3, [pc, #396]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	4960      	ldr	r1, [pc, #384]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d04c      	beq.n	8004da0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d107      	bne.n	8004d1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d0e:	4b5a      	ldr	r3, [pc, #360]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d121      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e0a6      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d107      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d26:	4b54      	ldr	r3, [pc, #336]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d115      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e09a      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d107      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d3e:	4b4e      	ldr	r3, [pc, #312]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d109      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e08e      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d4e:	4b4a      	ldr	r3, [pc, #296]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e086      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d5e:	4b46      	ldr	r3, [pc, #280]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f023 0203 	bic.w	r2, r3, #3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	4943      	ldr	r1, [pc, #268]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d70:	f7fe fcf4 	bl	800375c <HAL_GetTick>
 8004d74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d76:	e00a      	b.n	8004d8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d78:	f7fe fcf0 	bl	800375c <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e06e      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8e:	4b3a      	ldr	r3, [pc, #232]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 020c 	and.w	r2, r3, #12
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d1eb      	bne.n	8004d78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d010      	beq.n	8004dce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689a      	ldr	r2, [r3, #8]
 8004db0:	4b31      	ldr	r3, [pc, #196]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d208      	bcs.n	8004dce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	492b      	ldr	r1, [pc, #172]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dce:	4b29      	ldr	r3, [pc, #164]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0307 	and.w	r3, r3, #7
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d210      	bcs.n	8004dfe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ddc:	4b25      	ldr	r3, [pc, #148]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f023 0207 	bic.w	r2, r3, #7
 8004de4:	4923      	ldr	r1, [pc, #140]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dec:	4b21      	ldr	r3, [pc, #132]	@ (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0307 	and.w	r3, r3, #7
 8004df4:	683a      	ldr	r2, [r7, #0]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d001      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e036      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0304 	and.w	r3, r3, #4
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d008      	beq.n	8004e1c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	4918      	ldr	r1, [pc, #96]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0308 	and.w	r3, r3, #8
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d009      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e28:	4b13      	ldr	r3, [pc, #76]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	4910      	ldr	r1, [pc, #64]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e3c:	f000 f824 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4b0d      	ldr	r3, [pc, #52]	@ (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	091b      	lsrs	r3, r3, #4
 8004e48:	f003 030f 	and.w	r3, r3, #15
 8004e4c:	490b      	ldr	r1, [pc, #44]	@ (8004e7c <HAL_RCC_ClockConfig+0x1f4>)
 8004e4e:	5ccb      	ldrb	r3, [r1, r3]
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
 8004e58:	4a09      	ldr	r2, [pc, #36]	@ (8004e80 <HAL_RCC_ClockConfig+0x1f8>)
 8004e5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e5c:	4b09      	ldr	r3, [pc, #36]	@ (8004e84 <HAL_RCC_ClockConfig+0x1fc>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7fc feb1 	bl	8001bc8 <HAL_InitTick>
 8004e66:	4603      	mov	r3, r0
 8004e68:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e6a:	7afb      	ldrb	r3, [r7, #11]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	40022000 	.word	0x40022000
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	0800ec48 	.word	0x0800ec48
 8004e80:	20000114 	.word	0x20000114
 8004e84:	20000128 	.word	0x20000128

08004e88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b089      	sub	sp, #36	@ 0x24
 8004e8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	61fb      	str	r3, [r7, #28]
 8004e92:	2300      	movs	r3, #0
 8004e94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e96:	4b3e      	ldr	r3, [pc, #248]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f003 0303 	and.w	r3, r3, #3
 8004ea8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_GetSysClockFreq+0x34>
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	2b0c      	cmp	r3, #12
 8004eb4:	d121      	bne.n	8004efa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d11e      	bne.n	8004efa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ebc:	4b34      	ldr	r3, [pc, #208]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d107      	bne.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ec8:	4b31      	ldr	r3, [pc, #196]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ece:	0a1b      	lsrs	r3, r3, #8
 8004ed0:	f003 030f 	and.w	r3, r3, #15
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	e005      	b.n	8004ee4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ed8:	4b2d      	ldr	r3, [pc, #180]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	091b      	lsrs	r3, r3, #4
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ee4:	4a2b      	ldr	r2, [pc, #172]	@ (8004f94 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10d      	bne.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ef8:	e00a      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d102      	bne.n	8004f06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f00:	4b25      	ldr	r3, [pc, #148]	@ (8004f98 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f02:	61bb      	str	r3, [r7, #24]
 8004f04:	e004      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d101      	bne.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f0c:	4b23      	ldr	r3, [pc, #140]	@ (8004f9c <HAL_RCC_GetSysClockFreq+0x114>)
 8004f0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	2b0c      	cmp	r3, #12
 8004f14:	d134      	bne.n	8004f80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f16:	4b1e      	ldr	r3, [pc, #120]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d003      	beq.n	8004f2e <HAL_RCC_GetSysClockFreq+0xa6>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	2b03      	cmp	r3, #3
 8004f2a:	d003      	beq.n	8004f34 <HAL_RCC_GetSysClockFreq+0xac>
 8004f2c:	e005      	b.n	8004f3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8004f98 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f30:	617b      	str	r3, [r7, #20]
      break;
 8004f32:	e005      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f34:	4b19      	ldr	r3, [pc, #100]	@ (8004f9c <HAL_RCC_GetSysClockFreq+0x114>)
 8004f36:	617b      	str	r3, [r7, #20]
      break;
 8004f38:	e002      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	617b      	str	r3, [r7, #20]
      break;
 8004f3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f40:	4b13      	ldr	r3, [pc, #76]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	091b      	lsrs	r3, r3, #4
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f4e:	4b10      	ldr	r3, [pc, #64]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	0a1b      	lsrs	r3, r3, #8
 8004f54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	fb03 f202 	mul.w	r2, r3, r2
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f66:	4b0a      	ldr	r3, [pc, #40]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	0e5b      	lsrs	r3, r3, #25
 8004f6c:	f003 0303 	and.w	r3, r3, #3
 8004f70:	3301      	adds	r3, #1
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f80:	69bb      	ldr	r3, [r7, #24]
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3724      	adds	r7, #36	@ 0x24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	40021000 	.word	0x40021000
 8004f94:	0800ec60 	.word	0x0800ec60
 8004f98:	00f42400 	.word	0x00f42400
 8004f9c:	007a1200 	.word	0x007a1200

08004fa0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fa4:	4b03      	ldr	r3, [pc, #12]	@ (8004fb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	20000114 	.word	0x20000114

08004fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fbc:	f7ff fff0 	bl	8004fa0 <HAL_RCC_GetHCLKFreq>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	4b06      	ldr	r3, [pc, #24]	@ (8004fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	4904      	ldr	r1, [pc, #16]	@ (8004fe0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fce:	5ccb      	ldrb	r3, [r1, r3]
 8004fd0:	f003 031f 	and.w	r3, r3, #31
 8004fd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40021000 	.word	0x40021000
 8004fe0:	0800ec58 	.word	0x0800ec58

08004fe4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004fe8:	f7ff ffda 	bl	8004fa0 <HAL_RCC_GetHCLKFreq>
 8004fec:	4602      	mov	r2, r0
 8004fee:	4b06      	ldr	r3, [pc, #24]	@ (8005008 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	0adb      	lsrs	r3, r3, #11
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	4904      	ldr	r1, [pc, #16]	@ (800500c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ffa:	5ccb      	ldrb	r3, [r1, r3]
 8004ffc:	f003 031f 	and.w	r3, r3, #31
 8005000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005004:	4618      	mov	r0, r3
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40021000 	.word	0x40021000
 800500c:	0800ec58 	.word	0x0800ec58

08005010 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	220f      	movs	r2, #15
 800501e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005020:	4b12      	ldr	r3, [pc, #72]	@ (800506c <HAL_RCC_GetClockConfig+0x5c>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f003 0203 	and.w	r2, r3, #3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800502c:	4b0f      	ldr	r3, [pc, #60]	@ (800506c <HAL_RCC_GetClockConfig+0x5c>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005038:	4b0c      	ldr	r3, [pc, #48]	@ (800506c <HAL_RCC_GetClockConfig+0x5c>)
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005044:	4b09      	ldr	r3, [pc, #36]	@ (800506c <HAL_RCC_GetClockConfig+0x5c>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	08db      	lsrs	r3, r3, #3
 800504a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005052:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <HAL_RCC_GetClockConfig+0x60>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0207 	and.w	r2, r3, #7
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	601a      	str	r2, [r3, #0]
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	40021000 	.word	0x40021000
 8005070:	40022000 	.word	0x40022000

08005074 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800507c:	2300      	movs	r3, #0
 800507e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005080:	4b2a      	ldr	r3, [pc, #168]	@ (800512c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005084:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800508c:	f7ff f9bc 	bl	8004408 <HAL_PWREx_GetVoltageRange>
 8005090:	6178      	str	r0, [r7, #20]
 8005092:	e014      	b.n	80050be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005094:	4b25      	ldr	r3, [pc, #148]	@ (800512c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005098:	4a24      	ldr	r2, [pc, #144]	@ (800512c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800509a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800509e:	6593      	str	r3, [r2, #88]	@ 0x58
 80050a0:	4b22      	ldr	r3, [pc, #136]	@ (800512c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050a8:	60fb      	str	r3, [r7, #12]
 80050aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80050ac:	f7ff f9ac 	bl	8004408 <HAL_PWREx_GetVoltageRange>
 80050b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80050b2:	4b1e      	ldr	r3, [pc, #120]	@ (800512c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050b6:	4a1d      	ldr	r2, [pc, #116]	@ (800512c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050c4:	d10b      	bne.n	80050de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b80      	cmp	r3, #128	@ 0x80
 80050ca:	d919      	bls.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80050d0:	d902      	bls.n	80050d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050d2:	2302      	movs	r3, #2
 80050d4:	613b      	str	r3, [r7, #16]
 80050d6:	e013      	b.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050d8:	2301      	movs	r3, #1
 80050da:	613b      	str	r3, [r7, #16]
 80050dc:	e010      	b.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b80      	cmp	r3, #128	@ 0x80
 80050e2:	d902      	bls.n	80050ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80050e4:	2303      	movs	r3, #3
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	e00a      	b.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b80      	cmp	r3, #128	@ 0x80
 80050ee:	d102      	bne.n	80050f6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050f0:	2302      	movs	r3, #2
 80050f2:	613b      	str	r3, [r7, #16]
 80050f4:	e004      	b.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b70      	cmp	r3, #112	@ 0x70
 80050fa:	d101      	bne.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050fc:	2301      	movs	r3, #1
 80050fe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005100:	4b0b      	ldr	r3, [pc, #44]	@ (8005130 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f023 0207 	bic.w	r2, r3, #7
 8005108:	4909      	ldr	r1, [pc, #36]	@ (8005130 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	4313      	orrs	r3, r2
 800510e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005110:	4b07      	ldr	r3, [pc, #28]	@ (8005130 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	429a      	cmp	r2, r3
 800511c:	d001      	beq.n	8005122 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e000      	b.n	8005124 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3718      	adds	r7, #24
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	40021000 	.word	0x40021000
 8005130:	40022000 	.word	0x40022000

08005134 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800513c:	2300      	movs	r3, #0
 800513e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005140:	2300      	movs	r3, #0
 8005142:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800514c:	2b00      	cmp	r3, #0
 800514e:	d041      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005154:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005158:	d02a      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800515a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800515e:	d824      	bhi.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005160:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005164:	d008      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005166:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800516a:	d81e      	bhi.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x76>
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00a      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005170:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005174:	d010      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005176:	e018      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005178:	4b86      	ldr	r3, [pc, #536]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	4a85      	ldr	r2, [pc, #532]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800517e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005182:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005184:	e015      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	3304      	adds	r3, #4
 800518a:	2100      	movs	r1, #0
 800518c:	4618      	mov	r0, r3
 800518e:	f000 fabb 	bl	8005708 <RCCEx_PLLSAI1_Config>
 8005192:	4603      	mov	r3, r0
 8005194:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005196:	e00c      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	3320      	adds	r3, #32
 800519c:	2100      	movs	r1, #0
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fba6 	bl	80058f0 <RCCEx_PLLSAI2_Config>
 80051a4:	4603      	mov	r3, r0
 80051a6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051a8:	e003      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	74fb      	strb	r3, [r7, #19]
      break;
 80051ae:	e000      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80051b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051b2:	7cfb      	ldrb	r3, [r7, #19]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10b      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051b8:	4b76      	ldr	r3, [pc, #472]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051be:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051c6:	4973      	ldr	r1, [pc, #460]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80051ce:	e001      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d0:	7cfb      	ldrb	r3, [r7, #19]
 80051d2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d041      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80051e8:	d02a      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80051ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80051ee:	d824      	bhi.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051f4:	d008      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80051f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051fa:	d81e      	bhi.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00a      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005204:	d010      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005206:	e018      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005208:	4b62      	ldr	r3, [pc, #392]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	4a61      	ldr	r2, [pc, #388]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800520e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005212:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005214:	e015      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3304      	adds	r3, #4
 800521a:	2100      	movs	r1, #0
 800521c:	4618      	mov	r0, r3
 800521e:	f000 fa73 	bl	8005708 <RCCEx_PLLSAI1_Config>
 8005222:	4603      	mov	r3, r0
 8005224:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005226:	e00c      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	3320      	adds	r3, #32
 800522c:	2100      	movs	r1, #0
 800522e:	4618      	mov	r0, r3
 8005230:	f000 fb5e 	bl	80058f0 <RCCEx_PLLSAI2_Config>
 8005234:	4603      	mov	r3, r0
 8005236:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005238:	e003      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	74fb      	strb	r3, [r7, #19]
      break;
 800523e:	e000      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005240:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005242:	7cfb      	ldrb	r3, [r7, #19]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10b      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005248:	4b52      	ldr	r3, [pc, #328]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800524a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800524e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005256:	494f      	ldr	r1, [pc, #316]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005258:	4313      	orrs	r3, r2
 800525a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800525e:	e001      	b.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005260:	7cfb      	ldrb	r3, [r7, #19]
 8005262:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 80a0 	beq.w	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005272:	2300      	movs	r3, #0
 8005274:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005276:	4b47      	ldr	r3, [pc, #284]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005282:	2301      	movs	r3, #1
 8005284:	e000      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005286:	2300      	movs	r3, #0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00d      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800528c:	4b41      	ldr	r3, [pc, #260]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800528e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005290:	4a40      	ldr	r2, [pc, #256]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005296:	6593      	str	r3, [r2, #88]	@ 0x58
 8005298:	4b3e      	ldr	r3, [pc, #248]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800529a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052a0:	60bb      	str	r3, [r7, #8]
 80052a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052a4:	2301      	movs	r3, #1
 80052a6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a3a      	ldr	r2, [pc, #232]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80052ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052b4:	f7fe fa52 	bl	800375c <HAL_GetTick>
 80052b8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052ba:	e009      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052bc:	f7fe fa4e 	bl	800375c <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d902      	bls.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	74fb      	strb	r3, [r7, #19]
        break;
 80052ce:	e005      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052d0:	4b31      	ldr	r3, [pc, #196]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d0ef      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80052dc:	7cfb      	ldrb	r3, [r7, #19]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d15c      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d01f      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052fa:	697a      	ldr	r2, [r7, #20]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d019      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005300:	4b24      	ldr	r3, [pc, #144]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005306:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800530a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800530c:	4b21      	ldr	r3, [pc, #132]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800530e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005312:	4a20      	ldr	r2, [pc, #128]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800531c:	4b1d      	ldr	r3, [pc, #116]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800531e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005322:	4a1c      	ldr	r2, [pc, #112]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005324:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005328:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800532c:	4a19      	ldr	r2, [pc, #100]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d016      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800533e:	f7fe fa0d 	bl	800375c <HAL_GetTick>
 8005342:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005344:	e00b      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005346:	f7fe fa09 	bl	800375c <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005354:	4293      	cmp	r3, r2
 8005356:	d902      	bls.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	74fb      	strb	r3, [r7, #19]
            break;
 800535c:	e006      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800535e:	4b0d      	ldr	r3, [pc, #52]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005360:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b00      	cmp	r3, #0
 800536a:	d0ec      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800536c:	7cfb      	ldrb	r3, [r7, #19]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d10c      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005372:	4b08      	ldr	r3, [pc, #32]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005378:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005382:	4904      	ldr	r1, [pc, #16]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005384:	4313      	orrs	r3, r2
 8005386:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800538a:	e009      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800538c:	7cfb      	ldrb	r3, [r7, #19]
 800538e:	74bb      	strb	r3, [r7, #18]
 8005390:	e006      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005392:	bf00      	nop
 8005394:	40021000 	.word	0x40021000
 8005398:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539c:	7cfb      	ldrb	r3, [r7, #19]
 800539e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053a0:	7c7b      	ldrb	r3, [r7, #17]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d105      	bne.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053a6:	4b9e      	ldr	r3, [pc, #632]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053aa:	4a9d      	ldr	r2, [pc, #628]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00a      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053be:	4b98      	ldr	r3, [pc, #608]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c4:	f023 0203 	bic.w	r2, r3, #3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053cc:	4994      	ldr	r1, [pc, #592]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0302 	and.w	r3, r3, #2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d00a      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053e0:	4b8f      	ldr	r3, [pc, #572]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e6:	f023 020c 	bic.w	r2, r3, #12
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ee:	498c      	ldr	r1, [pc, #560]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0304 	and.w	r3, r3, #4
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00a      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005402:	4b87      	ldr	r3, [pc, #540]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005408:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005410:	4983      	ldr	r1, [pc, #524]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005412:	4313      	orrs	r3, r2
 8005414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0308 	and.w	r3, r3, #8
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00a      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005424:	4b7e      	ldr	r3, [pc, #504]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005432:	497b      	ldr	r1, [pc, #492]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005434:	4313      	orrs	r3, r2
 8005436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0310 	and.w	r3, r3, #16
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005446:	4b76      	ldr	r3, [pc, #472]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005454:	4972      	ldr	r1, [pc, #456]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005456:	4313      	orrs	r3, r2
 8005458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0320 	and.w	r3, r3, #32
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00a      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005468:	4b6d      	ldr	r3, [pc, #436]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800546a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800546e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005476:	496a      	ldr	r1, [pc, #424]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005478:	4313      	orrs	r3, r2
 800547a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00a      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800548a:	4b65      	ldr	r3, [pc, #404]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800548c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005490:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005498:	4961      	ldr	r1, [pc, #388]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549a:	4313      	orrs	r3, r2
 800549c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d00a      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054ac:	4b5c      	ldr	r3, [pc, #368]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054ba:	4959      	ldr	r1, [pc, #356]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00a      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054ce:	4b54      	ldr	r3, [pc, #336]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054dc:	4950      	ldr	r1, [pc, #320]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00a      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054f0:	4b4b      	ldr	r3, [pc, #300]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fe:	4948      	ldr	r1, [pc, #288]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005500:	4313      	orrs	r3, r2
 8005502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00a      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005512:	4b43      	ldr	r3, [pc, #268]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005518:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005520:	493f      	ldr	r1, [pc, #252]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005522:	4313      	orrs	r3, r2
 8005524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d028      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005534:	4b3a      	ldr	r3, [pc, #232]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005542:	4937      	ldr	r1, [pc, #220]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005544:	4313      	orrs	r3, r2
 8005546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800554e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005552:	d106      	bne.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005554:	4b32      	ldr	r3, [pc, #200]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	4a31      	ldr	r2, [pc, #196]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800555a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800555e:	60d3      	str	r3, [r2, #12]
 8005560:	e011      	b.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005566:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800556a:	d10c      	bne.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	3304      	adds	r3, #4
 8005570:	2101      	movs	r1, #1
 8005572:	4618      	mov	r0, r3
 8005574:	f000 f8c8 	bl	8005708 <RCCEx_PLLSAI1_Config>
 8005578:	4603      	mov	r3, r0
 800557a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800557c:	7cfb      	ldrb	r3, [r7, #19]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005582:	7cfb      	ldrb	r3, [r7, #19]
 8005584:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d028      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005592:	4b23      	ldr	r3, [pc, #140]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005598:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055a0:	491f      	ldr	r1, [pc, #124]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055b0:	d106      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	4a1a      	ldr	r2, [pc, #104]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055bc:	60d3      	str	r3, [r2, #12]
 80055be:	e011      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055c8:	d10c      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3304      	adds	r3, #4
 80055ce:	2101      	movs	r1, #1
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 f899 	bl	8005708 <RCCEx_PLLSAI1_Config>
 80055d6:	4603      	mov	r3, r0
 80055d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055da:	7cfb      	ldrb	r3, [r7, #19]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80055e0:	7cfb      	ldrb	r3, [r7, #19]
 80055e2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d02b      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055fe:	4908      	ldr	r1, [pc, #32]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800560a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800560e:	d109      	bne.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005610:	4b03      	ldr	r3, [pc, #12]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	4a02      	ldr	r2, [pc, #8]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005616:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800561a:	60d3      	str	r3, [r2, #12]
 800561c:	e014      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800561e:	bf00      	nop
 8005620:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005628:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800562c:	d10c      	bne.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	3304      	adds	r3, #4
 8005632:	2101      	movs	r1, #1
 8005634:	4618      	mov	r0, r3
 8005636:	f000 f867 	bl	8005708 <RCCEx_PLLSAI1_Config>
 800563a:	4603      	mov	r3, r0
 800563c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800563e:	7cfb      	ldrb	r3, [r7, #19]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d001      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005644:	7cfb      	ldrb	r3, [r7, #19]
 8005646:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d02f      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005654:	4b2b      	ldr	r3, [pc, #172]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800565a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005662:	4928      	ldr	r1, [pc, #160]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005664:	4313      	orrs	r3, r2
 8005666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800566e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005672:	d10d      	bne.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	3304      	adds	r3, #4
 8005678:	2102      	movs	r1, #2
 800567a:	4618      	mov	r0, r3
 800567c:	f000 f844 	bl	8005708 <RCCEx_PLLSAI1_Config>
 8005680:	4603      	mov	r3, r0
 8005682:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005684:	7cfb      	ldrb	r3, [r7, #19]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d014      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800568a:	7cfb      	ldrb	r3, [r7, #19]
 800568c:	74bb      	strb	r3, [r7, #18]
 800568e:	e011      	b.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005694:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005698:	d10c      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	3320      	adds	r3, #32
 800569e:	2102      	movs	r1, #2
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 f925 	bl	80058f0 <RCCEx_PLLSAI2_Config>
 80056a6:	4603      	mov	r3, r0
 80056a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056aa:	7cfb      	ldrb	r3, [r7, #19]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80056b0:	7cfb      	ldrb	r3, [r7, #19]
 80056b2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00a      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80056c0:	4b10      	ldr	r3, [pc, #64]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056c6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056ce:	490d      	ldr	r1, [pc, #52]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00b      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056e2:	4b08      	ldr	r3, [pc, #32]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056f2:	4904      	ldr	r1, [pc, #16]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056fa:	7cbb      	ldrb	r3, [r7, #18]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3718      	adds	r7, #24
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40021000 	.word	0x40021000

08005708 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005712:	2300      	movs	r3, #0
 8005714:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005716:	4b75      	ldr	r3, [pc, #468]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d018      	beq.n	8005754 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005722:	4b72      	ldr	r3, [pc, #456]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f003 0203 	and.w	r2, r3, #3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	429a      	cmp	r2, r3
 8005730:	d10d      	bne.n	800574e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
       ||
 8005736:	2b00      	cmp	r3, #0
 8005738:	d009      	beq.n	800574e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800573a:	4b6c      	ldr	r3, [pc, #432]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	091b      	lsrs	r3, r3, #4
 8005740:	f003 0307 	and.w	r3, r3, #7
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
       ||
 800574a:	429a      	cmp	r2, r3
 800574c:	d047      	beq.n	80057de <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	73fb      	strb	r3, [r7, #15]
 8005752:	e044      	b.n	80057de <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2b03      	cmp	r3, #3
 800575a:	d018      	beq.n	800578e <RCCEx_PLLSAI1_Config+0x86>
 800575c:	2b03      	cmp	r3, #3
 800575e:	d825      	bhi.n	80057ac <RCCEx_PLLSAI1_Config+0xa4>
 8005760:	2b01      	cmp	r3, #1
 8005762:	d002      	beq.n	800576a <RCCEx_PLLSAI1_Config+0x62>
 8005764:	2b02      	cmp	r3, #2
 8005766:	d009      	beq.n	800577c <RCCEx_PLLSAI1_Config+0x74>
 8005768:	e020      	b.n	80057ac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800576a:	4b60      	ldr	r3, [pc, #384]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d11d      	bne.n	80057b2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800577a:	e01a      	b.n	80057b2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800577c:	4b5b      	ldr	r3, [pc, #364]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005784:	2b00      	cmp	r3, #0
 8005786:	d116      	bne.n	80057b6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800578c:	e013      	b.n	80057b6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800578e:	4b57      	ldr	r3, [pc, #348]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10f      	bne.n	80057ba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800579a:	4b54      	ldr	r3, [pc, #336]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d109      	bne.n	80057ba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057aa:	e006      	b.n	80057ba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	73fb      	strb	r3, [r7, #15]
      break;
 80057b0:	e004      	b.n	80057bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80057b2:	bf00      	nop
 80057b4:	e002      	b.n	80057bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80057b6:	bf00      	nop
 80057b8:	e000      	b.n	80057bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80057ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80057bc:	7bfb      	ldrb	r3, [r7, #15]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10d      	bne.n	80057de <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80057c2:	4b4a      	ldr	r3, [pc, #296]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6819      	ldr	r1, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	011b      	lsls	r3, r3, #4
 80057d6:	430b      	orrs	r3, r1
 80057d8:	4944      	ldr	r1, [pc, #272]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057de:	7bfb      	ldrb	r3, [r7, #15]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d17d      	bne.n	80058e0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80057e4:	4b41      	ldr	r3, [pc, #260]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a40      	ldr	r2, [pc, #256]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057f0:	f7fd ffb4 	bl	800375c <HAL_GetTick>
 80057f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057f6:	e009      	b.n	800580c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057f8:	f7fd ffb0 	bl	800375c <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d902      	bls.n	800580c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	73fb      	strb	r3, [r7, #15]
        break;
 800580a:	e005      	b.n	8005818 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800580c:	4b37      	ldr	r3, [pc, #220]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1ef      	bne.n	80057f8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005818:	7bfb      	ldrb	r3, [r7, #15]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d160      	bne.n	80058e0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d111      	bne.n	8005848 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005824:	4b31      	ldr	r3, [pc, #196]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800582c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6892      	ldr	r2, [r2, #8]
 8005834:	0211      	lsls	r1, r2, #8
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	68d2      	ldr	r2, [r2, #12]
 800583a:	0912      	lsrs	r2, r2, #4
 800583c:	0452      	lsls	r2, r2, #17
 800583e:	430a      	orrs	r2, r1
 8005840:	492a      	ldr	r1, [pc, #168]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005842:	4313      	orrs	r3, r2
 8005844:	610b      	str	r3, [r1, #16]
 8005846:	e027      	b.n	8005898 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d112      	bne.n	8005874 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800584e:	4b27      	ldr	r3, [pc, #156]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005856:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6892      	ldr	r2, [r2, #8]
 800585e:	0211      	lsls	r1, r2, #8
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6912      	ldr	r2, [r2, #16]
 8005864:	0852      	lsrs	r2, r2, #1
 8005866:	3a01      	subs	r2, #1
 8005868:	0552      	lsls	r2, r2, #21
 800586a:	430a      	orrs	r2, r1
 800586c:	491f      	ldr	r1, [pc, #124]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800586e:	4313      	orrs	r3, r2
 8005870:	610b      	str	r3, [r1, #16]
 8005872:	e011      	b.n	8005898 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005874:	4b1d      	ldr	r3, [pc, #116]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800587c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	6892      	ldr	r2, [r2, #8]
 8005884:	0211      	lsls	r1, r2, #8
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6952      	ldr	r2, [r2, #20]
 800588a:	0852      	lsrs	r2, r2, #1
 800588c:	3a01      	subs	r2, #1
 800588e:	0652      	lsls	r2, r2, #25
 8005890:	430a      	orrs	r2, r1
 8005892:	4916      	ldr	r1, [pc, #88]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8005894:	4313      	orrs	r3, r2
 8005896:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005898:	4b14      	ldr	r3, [pc, #80]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a13      	ldr	r2, [pc, #76]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800589e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a4:	f7fd ff5a 	bl	800375c <HAL_GetTick>
 80058a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058aa:	e009      	b.n	80058c0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058ac:	f7fd ff56 	bl	800375c <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d902      	bls.n	80058c0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	73fb      	strb	r3, [r7, #15]
          break;
 80058be:	e005      	b.n	80058cc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058c0:	4b0a      	ldr	r3, [pc, #40]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0ef      	beq.n	80058ac <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80058cc:	7bfb      	ldrb	r3, [r7, #15]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d106      	bne.n	80058e0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80058d2:	4b06      	ldr	r3, [pc, #24]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80058d4:	691a      	ldr	r2, [r3, #16]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	699b      	ldr	r3, [r3, #24]
 80058da:	4904      	ldr	r1, [pc, #16]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80058e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	40021000 	.word	0x40021000

080058f0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058fe:	4b6a      	ldr	r3, [pc, #424]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	f003 0303 	and.w	r3, r3, #3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d018      	beq.n	800593c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800590a:	4b67      	ldr	r3, [pc, #412]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f003 0203 	and.w	r2, r3, #3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d10d      	bne.n	8005936 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
       ||
 800591e:	2b00      	cmp	r3, #0
 8005920:	d009      	beq.n	8005936 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005922:	4b61      	ldr	r3, [pc, #388]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	091b      	lsrs	r3, r3, #4
 8005928:	f003 0307 	and.w	r3, r3, #7
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
       ||
 8005932:	429a      	cmp	r2, r3
 8005934:	d047      	beq.n	80059c6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	73fb      	strb	r3, [r7, #15]
 800593a:	e044      	b.n	80059c6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2b03      	cmp	r3, #3
 8005942:	d018      	beq.n	8005976 <RCCEx_PLLSAI2_Config+0x86>
 8005944:	2b03      	cmp	r3, #3
 8005946:	d825      	bhi.n	8005994 <RCCEx_PLLSAI2_Config+0xa4>
 8005948:	2b01      	cmp	r3, #1
 800594a:	d002      	beq.n	8005952 <RCCEx_PLLSAI2_Config+0x62>
 800594c:	2b02      	cmp	r3, #2
 800594e:	d009      	beq.n	8005964 <RCCEx_PLLSAI2_Config+0x74>
 8005950:	e020      	b.n	8005994 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005952:	4b55      	ldr	r3, [pc, #340]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b00      	cmp	r3, #0
 800595c:	d11d      	bne.n	800599a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005962:	e01a      	b.n	800599a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005964:	4b50      	ldr	r3, [pc, #320]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800596c:	2b00      	cmp	r3, #0
 800596e:	d116      	bne.n	800599e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005974:	e013      	b.n	800599e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005976:	4b4c      	ldr	r3, [pc, #304]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10f      	bne.n	80059a2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005982:	4b49      	ldr	r3, [pc, #292]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d109      	bne.n	80059a2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005992:	e006      	b.n	80059a2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	73fb      	strb	r3, [r7, #15]
      break;
 8005998:	e004      	b.n	80059a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800599a:	bf00      	nop
 800599c:	e002      	b.n	80059a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800599e:	bf00      	nop
 80059a0:	e000      	b.n	80059a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80059a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10d      	bne.n	80059c6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059aa:	4b3f      	ldr	r3, [pc, #252]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6819      	ldr	r1, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	011b      	lsls	r3, r3, #4
 80059be:	430b      	orrs	r3, r1
 80059c0:	4939      	ldr	r1, [pc, #228]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d167      	bne.n	8005a9c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80059cc:	4b36      	ldr	r3, [pc, #216]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a35      	ldr	r2, [pc, #212]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059d8:	f7fd fec0 	bl	800375c <HAL_GetTick>
 80059dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059de:	e009      	b.n	80059f4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059e0:	f7fd febc 	bl	800375c <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d902      	bls.n	80059f4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	73fb      	strb	r3, [r7, #15]
        break;
 80059f2:	e005      	b.n	8005a00 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059f4:	4b2c      	ldr	r3, [pc, #176]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1ef      	bne.n	80059e0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a00:	7bfb      	ldrb	r3, [r7, #15]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d14a      	bne.n	8005a9c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d111      	bne.n	8005a30 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a0c:	4b26      	ldr	r3, [pc, #152]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a0e:	695b      	ldr	r3, [r3, #20]
 8005a10:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	6892      	ldr	r2, [r2, #8]
 8005a1c:	0211      	lsls	r1, r2, #8
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	68d2      	ldr	r2, [r2, #12]
 8005a22:	0912      	lsrs	r2, r2, #4
 8005a24:	0452      	lsls	r2, r2, #17
 8005a26:	430a      	orrs	r2, r1
 8005a28:	491f      	ldr	r1, [pc, #124]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	614b      	str	r3, [r1, #20]
 8005a2e:	e011      	b.n	8005a54 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a30:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a32:	695b      	ldr	r3, [r3, #20]
 8005a34:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a38:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6892      	ldr	r2, [r2, #8]
 8005a40:	0211      	lsls	r1, r2, #8
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6912      	ldr	r2, [r2, #16]
 8005a46:	0852      	lsrs	r2, r2, #1
 8005a48:	3a01      	subs	r2, #1
 8005a4a:	0652      	lsls	r2, r2, #25
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	4916      	ldr	r1, [pc, #88]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a54:	4b14      	ldr	r3, [pc, #80]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a13      	ldr	r2, [pc, #76]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a60:	f7fd fe7c 	bl	800375c <HAL_GetTick>
 8005a64:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a66:	e009      	b.n	8005a7c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a68:	f7fd fe78 	bl	800375c <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d902      	bls.n	8005a7c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	73fb      	strb	r3, [r7, #15]
          break;
 8005a7a:	e005      	b.n	8005a88 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0ef      	beq.n	8005a68 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005a88:	7bfb      	ldrb	r3, [r7, #15]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d106      	bne.n	8005a9c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a8e:	4b06      	ldr	r3, [pc, #24]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a90:	695a      	ldr	r2, [r3, #20]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	4904      	ldr	r1, [pc, #16]	@ (8005aa8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	40021000 	.word	0x40021000

08005aac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e095      	b.n	8005bea <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d108      	bne.n	8005ad8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ace:	d009      	beq.n	8005ae4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	61da      	str	r2, [r3, #28]
 8005ad6:	e005      	b.n	8005ae4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fb ff6e 	bl	80019e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2202      	movs	r2, #2
 8005b08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b1a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b24:	d902      	bls.n	8005b2c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b26:	2300      	movs	r3, #0
 8005b28:	60fb      	str	r3, [r7, #12]
 8005b2a:	e002      	b.n	8005b32 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b30:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005b3a:	d007      	beq.n	8005b4c <HAL_SPI_Init+0xa0>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b44:	d002      	beq.n	8005b4c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005b5c:	431a      	orrs	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	431a      	orrs	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	695b      	ldr	r3, [r3, #20]
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	431a      	orrs	r2, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b7a:	431a      	orrs	r2, r3
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b84:	431a      	orrs	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b8e:	ea42 0103 	orr.w	r1, r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b96:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	0c1b      	lsrs	r3, r3, #16
 8005ba8:	f003 0204 	and.w	r2, r3, #4
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb0:	f003 0310 	and.w	r3, r3, #16
 8005bb4:	431a      	orrs	r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005bc8:	ea42 0103 	orr.w	r1, r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3710      	adds	r7, #16
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b082      	sub	sp, #8
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e01a      	b.n	8005c3a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2202      	movs	r2, #2
 8005c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c1a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7fb ff73 	bl	8001b08 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b088      	sub	sp, #32
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	60f8      	str	r0, [r7, #12]
 8005c4a:	60b9      	str	r1, [r7, #8]
 8005c4c:	603b      	str	r3, [r7, #0]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c52:	f7fd fd83 	bl	800375c <HAL_GetTick>
 8005c56:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005c58:	88fb      	ldrh	r3, [r7, #6]
 8005c5a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d001      	beq.n	8005c6c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e15c      	b.n	8005f26 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d002      	beq.n	8005c78 <HAL_SPI_Transmit+0x36>
 8005c72:	88fb      	ldrh	r3, [r7, #6]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e154      	b.n	8005f26 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d101      	bne.n	8005c8a <HAL_SPI_Transmit+0x48>
 8005c86:	2302      	movs	r3, #2
 8005c88:	e14d      	b.n	8005f26 <HAL_SPI_Transmit+0x2e4>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2203      	movs	r2, #3
 8005c96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	88fa      	ldrh	r2, [r7, #6]
 8005caa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	88fa      	ldrh	r2, [r7, #6]
 8005cb0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cdc:	d10f      	bne.n	8005cfe <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cfc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d08:	2b40      	cmp	r3, #64	@ 0x40
 8005d0a:	d007      	beq.n	8005d1c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d24:	d952      	bls.n	8005dcc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d002      	beq.n	8005d34 <HAL_SPI_Transmit+0xf2>
 8005d2e:	8b7b      	ldrh	r3, [r7, #26]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d145      	bne.n	8005dc0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d38:	881a      	ldrh	r2, [r3, #0]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d44:	1c9a      	adds	r2, r3, #2
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	3b01      	subs	r3, #1
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d58:	e032      	b.n	8005dc0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 0302 	and.w	r3, r3, #2
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d112      	bne.n	8005d8e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6c:	881a      	ldrh	r2, [r3, #0]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d78:	1c9a      	adds	r2, r3, #2
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	3b01      	subs	r3, #1
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d8c:	e018      	b.n	8005dc0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d8e:	f7fd fce5 	bl	800375c <HAL_GetTick>
 8005d92:	4602      	mov	r2, r0
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	683a      	ldr	r2, [r7, #0]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d803      	bhi.n	8005da6 <HAL_SPI_Transmit+0x164>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da4:	d102      	bne.n	8005dac <HAL_SPI_Transmit+0x16a>
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d109      	bne.n	8005dc0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e0b2      	b.n	8005f26 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1c7      	bne.n	8005d5a <HAL_SPI_Transmit+0x118>
 8005dca:	e083      	b.n	8005ed4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d002      	beq.n	8005dda <HAL_SPI_Transmit+0x198>
 8005dd4:	8b7b      	ldrh	r3, [r7, #26]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d177      	bne.n	8005eca <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d912      	bls.n	8005e0a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de8:	881a      	ldrh	r2, [r3, #0]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df4:	1c9a      	adds	r2, r3, #2
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	3b02      	subs	r3, #2
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e08:	e05f      	b.n	8005eca <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	330c      	adds	r3, #12
 8005e14:	7812      	ldrb	r2, [r2, #0]
 8005e16:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005e30:	e04b      	b.n	8005eca <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b02      	cmp	r3, #2
 8005e3e:	d12b      	bne.n	8005e98 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d912      	bls.n	8005e70 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4e:	881a      	ldrh	r2, [r3, #0]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5a:	1c9a      	adds	r2, r3, #2
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	3b02      	subs	r3, #2
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e6e:	e02c      	b.n	8005eca <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	330c      	adds	r3, #12
 8005e7a:	7812      	ldrb	r2, [r2, #0]
 8005e7c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e82:	1c5a      	adds	r2, r3, #1
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e96:	e018      	b.n	8005eca <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e98:	f7fd fc60 	bl	800375c <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	683a      	ldr	r2, [r7, #0]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d803      	bhi.n	8005eb0 <HAL_SPI_Transmit+0x26e>
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eae:	d102      	bne.n	8005eb6 <HAL_SPI_Transmit+0x274>
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d109      	bne.n	8005eca <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e02d      	b.n	8005f26 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1ae      	bne.n	8005e32 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ed4:	69fa      	ldr	r2, [r7, #28]
 8005ed6:	6839      	ldr	r1, [r7, #0]
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 fcf5 	bl	80068c8 <SPI_EndRxTxTransaction>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2220      	movs	r2, #32
 8005ee8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10a      	bne.n	8005f08 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	617b      	str	r3, [r7, #20]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	617b      	str	r3, [r7, #20]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	617b      	str	r3, [r7, #20]
 8005f06:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d001      	beq.n	8005f24 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e000      	b.n	8005f26 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005f24:	2300      	movs	r3, #0
  }
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3720      	adds	r7, #32
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b088      	sub	sp, #32
 8005f32:	af02      	add	r7, sp, #8
 8005f34:	60f8      	str	r0, [r7, #12]
 8005f36:	60b9      	str	r1, [r7, #8]
 8005f38:	603b      	str	r3, [r7, #0]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d001      	beq.n	8005f4e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005f4a:	2302      	movs	r3, #2
 8005f4c:	e123      	b.n	8006196 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f56:	d112      	bne.n	8005f7e <HAL_SPI_Receive+0x50>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10e      	bne.n	8005f7e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2204      	movs	r2, #4
 8005f64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005f68:	88fa      	ldrh	r2, [r7, #6]
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	4613      	mov	r3, r2
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	68b9      	ldr	r1, [r7, #8]
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f912 	bl	800619e <HAL_SPI_TransmitReceive>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	e10b      	b.n	8006196 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f7e:	f7fd fbed 	bl	800375c <HAL_GetTick>
 8005f82:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d002      	beq.n	8005f90 <HAL_SPI_Receive+0x62>
 8005f8a:	88fb      	ldrh	r3, [r7, #6]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e100      	b.n	8006196 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d101      	bne.n	8005fa2 <HAL_SPI_Receive+0x74>
 8005f9e:	2302      	movs	r3, #2
 8005fa0:	e0f9      	b.n	8006196 <HAL_SPI_Receive+0x268>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2204      	movs	r2, #4
 8005fae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	88fa      	ldrh	r2, [r7, #6]
 8005fc2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	88fa      	ldrh	r2, [r7, #6]
 8005fca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ff4:	d908      	bls.n	8006008 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006004:	605a      	str	r2, [r3, #4]
 8006006:	e007      	b.n	8006018 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006016:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006020:	d10f      	bne.n	8006042 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006030:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006040:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604c:	2b40      	cmp	r3, #64	@ 0x40
 800604e:	d007      	beq.n	8006060 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800605e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006068:	d875      	bhi.n	8006156 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800606a:	e037      	b.n	80060dc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b01      	cmp	r3, #1
 8006078:	d117      	bne.n	80060aa <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f103 020c 	add.w	r2, r3, #12
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006086:	7812      	ldrb	r2, [r2, #0]
 8006088:	b2d2      	uxtb	r2, r2
 800608a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800609c:	b29b      	uxth	r3, r3
 800609e:	3b01      	subs	r3, #1
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80060a8:	e018      	b.n	80060dc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060aa:	f7fd fb57 	bl	800375c <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d803      	bhi.n	80060c2 <HAL_SPI_Receive+0x194>
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c0:	d102      	bne.n	80060c8 <HAL_SPI_Receive+0x19a>
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d109      	bne.n	80060dc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e05c      	b.n	8006196 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1c1      	bne.n	800606c <HAL_SPI_Receive+0x13e>
 80060e8:	e03b      	b.n	8006162 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d115      	bne.n	8006124 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68da      	ldr	r2, [r3, #12]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006102:	b292      	uxth	r2, r2
 8006104:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800610a:	1c9a      	adds	r2, r3, #2
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006116:	b29b      	uxth	r3, r3
 8006118:	3b01      	subs	r3, #1
 800611a:	b29a      	uxth	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006122:	e018      	b.n	8006156 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006124:	f7fd fb1a 	bl	800375c <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	683a      	ldr	r2, [r7, #0]
 8006130:	429a      	cmp	r2, r3
 8006132:	d803      	bhi.n	800613c <HAL_SPI_Receive+0x20e>
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800613a:	d102      	bne.n	8006142 <HAL_SPI_Receive+0x214>
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d109      	bne.n	8006156 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e01f      	b.n	8006196 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800615c:	b29b      	uxth	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1c3      	bne.n	80060ea <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	6839      	ldr	r1, [r7, #0]
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f000 fb56 	bl	8006818 <SPI_EndRxTransaction>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d002      	beq.n	8006178 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2220      	movs	r2, #32
 8006176:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800618c:	2b00      	cmp	r3, #0
 800618e:	d001      	beq.n	8006194 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e000      	b.n	8006196 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006194:	2300      	movs	r3, #0
  }
}
 8006196:	4618      	mov	r0, r3
 8006198:	3718      	adds	r7, #24
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}

0800619e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800619e:	b580      	push	{r7, lr}
 80061a0:	b08a      	sub	sp, #40	@ 0x28
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	60f8      	str	r0, [r7, #12]
 80061a6:	60b9      	str	r1, [r7, #8]
 80061a8:	607a      	str	r2, [r7, #4]
 80061aa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80061ac:	2301      	movs	r3, #1
 80061ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061b0:	f7fd fad4 	bl	800375c <HAL_GetTick>
 80061b4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80061bc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80061c4:	887b      	ldrh	r3, [r7, #2]
 80061c6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80061c8:	887b      	ldrh	r3, [r7, #2]
 80061ca:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80061cc:	7ffb      	ldrb	r3, [r7, #31]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d00c      	beq.n	80061ec <HAL_SPI_TransmitReceive+0x4e>
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061d8:	d106      	bne.n	80061e8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d102      	bne.n	80061e8 <HAL_SPI_TransmitReceive+0x4a>
 80061e2:	7ffb      	ldrb	r3, [r7, #31]
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	d001      	beq.n	80061ec <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80061e8:	2302      	movs	r3, #2
 80061ea:	e1f3      	b.n	80065d4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d005      	beq.n	80061fe <HAL_SPI_TransmitReceive+0x60>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d002      	beq.n	80061fe <HAL_SPI_TransmitReceive+0x60>
 80061f8:	887b      	ldrh	r3, [r7, #2]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e1e8      	b.n	80065d4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006208:	2b01      	cmp	r3, #1
 800620a:	d101      	bne.n	8006210 <HAL_SPI_TransmitReceive+0x72>
 800620c:	2302      	movs	r3, #2
 800620e:	e1e1      	b.n	80065d4 <HAL_SPI_TransmitReceive+0x436>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800621e:	b2db      	uxtb	r3, r3
 8006220:	2b04      	cmp	r3, #4
 8006222:	d003      	beq.n	800622c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2205      	movs	r2, #5
 8006228:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	887a      	ldrh	r2, [r7, #2]
 800623c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	887a      	ldrh	r2, [r7, #2]
 8006244:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	887a      	ldrh	r2, [r7, #2]
 8006252:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	887a      	ldrh	r2, [r7, #2]
 8006258:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800626e:	d802      	bhi.n	8006276 <HAL_SPI_TransmitReceive+0xd8>
 8006270:	8abb      	ldrh	r3, [r7, #20]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d908      	bls.n	8006288 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	685a      	ldr	r2, [r3, #4]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006284:	605a      	str	r2, [r3, #4]
 8006286:	e007      	b.n	8006298 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006296:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a2:	2b40      	cmp	r3, #64	@ 0x40
 80062a4:	d007      	beq.n	80062b6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80062b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80062be:	f240 8083 	bls.w	80063c8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <HAL_SPI_TransmitReceive+0x132>
 80062ca:	8afb      	ldrh	r3, [r7, #22]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d16f      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d4:	881a      	ldrh	r2, [r3, #0]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e0:	1c9a      	adds	r2, r3, #2
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	3b01      	subs	r3, #1
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062f4:	e05c      	b.n	80063b0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b02      	cmp	r3, #2
 8006302:	d11b      	bne.n	800633c <HAL_SPI_TransmitReceive+0x19e>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006308:	b29b      	uxth	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d016      	beq.n	800633c <HAL_SPI_TransmitReceive+0x19e>
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	2b01      	cmp	r3, #1
 8006312:	d113      	bne.n	800633c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006318:	881a      	ldrh	r2, [r3, #0]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006324:	1c9a      	adds	r2, r3, #2
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800632e:	b29b      	uxth	r3, r3
 8006330:	3b01      	subs	r3, #1
 8006332:	b29a      	uxth	r2, r3
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006338:	2300      	movs	r3, #0
 800633a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 0301 	and.w	r3, r3, #1
 8006346:	2b01      	cmp	r3, #1
 8006348:	d11c      	bne.n	8006384 <HAL_SPI_TransmitReceive+0x1e6>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006350:	b29b      	uxth	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d016      	beq.n	8006384 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006360:	b292      	uxth	r2, r2
 8006362:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006368:	1c9a      	adds	r2, r3, #2
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006374:	b29b      	uxth	r3, r3
 8006376:	3b01      	subs	r3, #1
 8006378:	b29a      	uxth	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006380:	2301      	movs	r3, #1
 8006382:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006384:	f7fd f9ea 	bl	800375c <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006390:	429a      	cmp	r2, r3
 8006392:	d80d      	bhi.n	80063b0 <HAL_SPI_TransmitReceive+0x212>
 8006394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639a:	d009      	beq.n	80063b0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e111      	b.n	80065d4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d19d      	bne.n	80062f6 <HAL_SPI_TransmitReceive+0x158>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d197      	bne.n	80062f6 <HAL_SPI_TransmitReceive+0x158>
 80063c6:	e0e5      	b.n	8006594 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_SPI_TransmitReceive+0x23a>
 80063d0:	8afb      	ldrh	r3, [r7, #22]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	f040 80d1 	bne.w	800657a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063dc:	b29b      	uxth	r3, r3
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d912      	bls.n	8006408 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e6:	881a      	ldrh	r2, [r3, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f2:	1c9a      	adds	r2, r3, #2
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	3b02      	subs	r3, #2
 8006400:	b29a      	uxth	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006406:	e0b8      	b.n	800657a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	330c      	adds	r3, #12
 8006412:	7812      	ldrb	r2, [r2, #0]
 8006414:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006424:	b29b      	uxth	r3, r3
 8006426:	3b01      	subs	r3, #1
 8006428:	b29a      	uxth	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800642e:	e0a4      	b.n	800657a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f003 0302 	and.w	r3, r3, #2
 800643a:	2b02      	cmp	r3, #2
 800643c:	d134      	bne.n	80064a8 <HAL_SPI_TransmitReceive+0x30a>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006442:	b29b      	uxth	r3, r3
 8006444:	2b00      	cmp	r3, #0
 8006446:	d02f      	beq.n	80064a8 <HAL_SPI_TransmitReceive+0x30a>
 8006448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644a:	2b01      	cmp	r3, #1
 800644c:	d12c      	bne.n	80064a8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006452:	b29b      	uxth	r3, r3
 8006454:	2b01      	cmp	r3, #1
 8006456:	d912      	bls.n	800647e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800645c:	881a      	ldrh	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006468:	1c9a      	adds	r2, r3, #2
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006472:	b29b      	uxth	r3, r3
 8006474:	3b02      	subs	r3, #2
 8006476:	b29a      	uxth	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800647c:	e012      	b.n	80064a4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	330c      	adds	r3, #12
 8006488:	7812      	ldrb	r2, [r2, #0]
 800648a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800649a:	b29b      	uxth	r3, r3
 800649c:	3b01      	subs	r3, #1
 800649e:	b29a      	uxth	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064a4:	2300      	movs	r3, #0
 80064a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f003 0301 	and.w	r3, r3, #1
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d148      	bne.n	8006548 <HAL_SPI_TransmitReceive+0x3aa>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064bc:	b29b      	uxth	r3, r3
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d042      	beq.n	8006548 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d923      	bls.n	8006516 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68da      	ldr	r2, [r3, #12]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d8:	b292      	uxth	r2, r2
 80064da:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e0:	1c9a      	adds	r2, r3, #2
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3b02      	subs	r3, #2
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064fe:	b29b      	uxth	r3, r3
 8006500:	2b01      	cmp	r3, #1
 8006502:	d81f      	bhi.n	8006544 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006512:	605a      	str	r2, [r3, #4]
 8006514:	e016      	b.n	8006544 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f103 020c 	add.w	r2, r3, #12
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	7812      	ldrb	r2, [r2, #0]
 8006524:	b2d2      	uxtb	r2, r2
 8006526:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652c:	1c5a      	adds	r2, r3, #1
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006538:	b29b      	uxth	r3, r3
 800653a:	3b01      	subs	r3, #1
 800653c:	b29a      	uxth	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006544:	2301      	movs	r3, #1
 8006546:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006548:	f7fd f908 	bl	800375c <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006554:	429a      	cmp	r2, r3
 8006556:	d803      	bhi.n	8006560 <HAL_SPI_TransmitReceive+0x3c2>
 8006558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655e:	d102      	bne.n	8006566 <HAL_SPI_TransmitReceive+0x3c8>
 8006560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006562:	2b00      	cmp	r3, #0
 8006564:	d109      	bne.n	800657a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2201      	movs	r2, #1
 800656a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e02c      	b.n	80065d4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800657e:	b29b      	uxth	r3, r3
 8006580:	2b00      	cmp	r3, #0
 8006582:	f47f af55 	bne.w	8006430 <HAL_SPI_TransmitReceive+0x292>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	f47f af4e 	bne.w	8006430 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006594:	6a3a      	ldr	r2, [r7, #32]
 8006596:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 f995 	bl	80068c8 <SPI_EndRxTxTransaction>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d008      	beq.n	80065b6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2220      	movs	r2, #32
 80065a8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e00e      	b.n	80065d4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d001      	beq.n	80065d2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e000      	b.n	80065d4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80065d2:	2300      	movs	r3, #0
  }
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3728      	adds	r7, #40	@ 0x28
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b088      	sub	sp, #32
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	603b      	str	r3, [r7, #0]
 80065e8:	4613      	mov	r3, r2
 80065ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065ec:	f7fd f8b6 	bl	800375c <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f4:	1a9b      	subs	r3, r3, r2
 80065f6:	683a      	ldr	r2, [r7, #0]
 80065f8:	4413      	add	r3, r2
 80065fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065fc:	f7fd f8ae 	bl	800375c <HAL_GetTick>
 8006600:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006602:	4b39      	ldr	r3, [pc, #228]	@ (80066e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	015b      	lsls	r3, r3, #5
 8006608:	0d1b      	lsrs	r3, r3, #20
 800660a:	69fa      	ldr	r2, [r7, #28]
 800660c:	fb02 f303 	mul.w	r3, r2, r3
 8006610:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006612:	e054      	b.n	80066be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661a:	d050      	beq.n	80066be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800661c:	f7fd f89e 	bl	800375c <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	69fa      	ldr	r2, [r7, #28]
 8006628:	429a      	cmp	r2, r3
 800662a:	d902      	bls.n	8006632 <SPI_WaitFlagStateUntilTimeout+0x56>
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d13d      	bne.n	80066ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	685a      	ldr	r2, [r3, #4]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006640:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800664a:	d111      	bne.n	8006670 <SPI_WaitFlagStateUntilTimeout+0x94>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006654:	d004      	beq.n	8006660 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800665e:	d107      	bne.n	8006670 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800666e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006678:	d10f      	bne.n	800669a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006688:	601a      	str	r2, [r3, #0]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006698:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80066aa:	2303      	movs	r3, #3
 80066ac:	e017      	b.n	80066de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d101      	bne.n	80066b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80066b4:	2300      	movs	r3, #0
 80066b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	3b01      	subs	r3, #1
 80066bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	689a      	ldr	r2, [r3, #8]
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	4013      	ands	r3, r2
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	bf0c      	ite	eq
 80066ce:	2301      	moveq	r3, #1
 80066d0:	2300      	movne	r3, #0
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	461a      	mov	r2, r3
 80066d6:	79fb      	ldrb	r3, [r7, #7]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d19b      	bne.n	8006614 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3720      	adds	r7, #32
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	20000114 	.word	0x20000114

080066ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b08a      	sub	sp, #40	@ 0x28
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
 80066f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80066fa:	2300      	movs	r3, #0
 80066fc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80066fe:	f7fd f82d 	bl	800375c <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	1a9b      	subs	r3, r3, r2
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	4413      	add	r3, r2
 800670c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800670e:	f7fd f825 	bl	800375c <HAL_GetTick>
 8006712:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800671c:	4b3d      	ldr	r3, [pc, #244]	@ (8006814 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	4613      	mov	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	00da      	lsls	r2, r3, #3
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	0d1b      	lsrs	r3, r3, #20
 800672c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800672e:	fb02 f303 	mul.w	r3, r2, r3
 8006732:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006734:	e060      	b.n	80067f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800673c:	d107      	bne.n	800674e <SPI_WaitFifoStateUntilTimeout+0x62>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d104      	bne.n	800674e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	b2db      	uxtb	r3, r3
 800674a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800674c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006754:	d050      	beq.n	80067f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006756:	f7fd f801 	bl	800375c <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	6a3b      	ldr	r3, [r7, #32]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006762:	429a      	cmp	r2, r3
 8006764:	d902      	bls.n	800676c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006768:	2b00      	cmp	r3, #0
 800676a:	d13d      	bne.n	80067e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800677a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006784:	d111      	bne.n	80067aa <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800678e:	d004      	beq.n	800679a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006798:	d107      	bne.n	80067aa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067b2:	d10f      	bne.n	80067d4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067c2:	601a      	str	r2, [r3, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80067d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e010      	b.n	800680a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	3b01      	subs	r3, #1
 80067f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689a      	ldr	r2, [r3, #8]
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	4013      	ands	r3, r2
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	429a      	cmp	r2, r3
 8006806:	d196      	bne.n	8006736 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3728      	adds	r7, #40	@ 0x28
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	20000114 	.word	0x20000114

08006818 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b086      	sub	sp, #24
 800681c:	af02      	add	r7, sp, #8
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800682c:	d111      	bne.n	8006852 <SPI_EndRxTransaction+0x3a>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006836:	d004      	beq.n	8006842 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006840:	d107      	bne.n	8006852 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006850:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	2200      	movs	r2, #0
 800685a:	2180      	movs	r1, #128	@ 0x80
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f7ff febd 	bl	80065dc <SPI_WaitFlagStateUntilTimeout>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d007      	beq.n	8006878 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800686c:	f043 0220 	orr.w	r2, r3, #32
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e023      	b.n	80068c0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006880:	d11d      	bne.n	80068be <SPI_EndRxTransaction+0xa6>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800688a:	d004      	beq.n	8006896 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006894:	d113      	bne.n	80068be <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2200      	movs	r2, #0
 800689e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f7ff ff22 	bl	80066ec <SPI_WaitFifoStateUntilTimeout>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d007      	beq.n	80068be <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068b2:	f043 0220 	orr.w	r2, r3, #32
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e000      	b.n	80068c0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b086      	sub	sp, #24
 80068cc:	af02      	add	r7, sp, #8
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	2200      	movs	r2, #0
 80068dc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f7ff ff03 	bl	80066ec <SPI_WaitFifoStateUntilTimeout>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d007      	beq.n	80068fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068f0:	f043 0220 	orr.w	r2, r3, #32
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068f8:	2303      	movs	r3, #3
 80068fa:	e027      	b.n	800694c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	2200      	movs	r2, #0
 8006904:	2180      	movs	r1, #128	@ 0x80
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f7ff fe68 	bl	80065dc <SPI_WaitFlagStateUntilTimeout>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d007      	beq.n	8006922 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006916:	f043 0220 	orr.w	r2, r3, #32
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800691e:	2303      	movs	r3, #3
 8006920:	e014      	b.n	800694c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	2200      	movs	r2, #0
 800692a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f7ff fedc 	bl	80066ec <SPI_WaitFifoStateUntilTimeout>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d007      	beq.n	800694a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800693e:	f043 0220 	orr.w	r2, r3, #32
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006946:	2303      	movs	r3, #3
 8006948:	e000      	b.n	800694c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800694a:	2300      	movs	r3, #0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d101      	bne.n	8006966 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e049      	b.n	80069fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d106      	bne.n	8006980 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7fb faf8 	bl	8001f70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	3304      	adds	r3, #4
 8006990:	4619      	mov	r1, r3
 8006992:	4610      	mov	r0, r2
 8006994:	f000 fa3e 	bl	8006e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3708      	adds	r7, #8
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
	...

08006a04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d001      	beq.n	8006a1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e047      	b.n	8006aac <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a23      	ldr	r2, [pc, #140]	@ (8006ab8 <HAL_TIM_Base_Start+0xb4>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d01d      	beq.n	8006a6a <HAL_TIM_Base_Start+0x66>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a36:	d018      	beq.n	8006a6a <HAL_TIM_Base_Start+0x66>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8006abc <HAL_TIM_Base_Start+0xb8>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d013      	beq.n	8006a6a <HAL_TIM_Base_Start+0x66>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a1e      	ldr	r2, [pc, #120]	@ (8006ac0 <HAL_TIM_Base_Start+0xbc>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d00e      	beq.n	8006a6a <HAL_TIM_Base_Start+0x66>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac4 <HAL_TIM_Base_Start+0xc0>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d009      	beq.n	8006a6a <HAL_TIM_Base_Start+0x66>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ac8 <HAL_TIM_Base_Start+0xc4>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d004      	beq.n	8006a6a <HAL_TIM_Base_Start+0x66>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a19      	ldr	r2, [pc, #100]	@ (8006acc <HAL_TIM_Base_Start+0xc8>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d115      	bne.n	8006a96 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	4b17      	ldr	r3, [pc, #92]	@ (8006ad0 <HAL_TIM_Base_Start+0xcc>)
 8006a72:	4013      	ands	r3, r2
 8006a74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2b06      	cmp	r3, #6
 8006a7a:	d015      	beq.n	8006aa8 <HAL_TIM_Base_Start+0xa4>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a82:	d011      	beq.n	8006aa8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f042 0201 	orr.w	r2, r2, #1
 8006a92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a94:	e008      	b.n	8006aa8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f042 0201 	orr.w	r2, r2, #1
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	e000      	b.n	8006aaa <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aa8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3714      	adds	r7, #20
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr
 8006ab8:	40012c00 	.word	0x40012c00
 8006abc:	40000400 	.word	0x40000400
 8006ac0:	40000800 	.word	0x40000800
 8006ac4:	40000c00 	.word	0x40000c00
 8006ac8:	40013400 	.word	0x40013400
 8006acc:	40014000 	.word	0x40014000
 8006ad0:	00010007 	.word	0x00010007

08006ad4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d001      	beq.n	8006aec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e04f      	b.n	8006b8c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2202      	movs	r2, #2
 8006af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68da      	ldr	r2, [r3, #12]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f042 0201 	orr.w	r2, r2, #1
 8006b02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a23      	ldr	r2, [pc, #140]	@ (8006b98 <HAL_TIM_Base_Start_IT+0xc4>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d01d      	beq.n	8006b4a <HAL_TIM_Base_Start_IT+0x76>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b16:	d018      	beq.n	8006b4a <HAL_TIM_Base_Start_IT+0x76>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006b9c <HAL_TIM_Base_Start_IT+0xc8>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d013      	beq.n	8006b4a <HAL_TIM_Base_Start_IT+0x76>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a1e      	ldr	r2, [pc, #120]	@ (8006ba0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d00e      	beq.n	8006b4a <HAL_TIM_Base_Start_IT+0x76>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d009      	beq.n	8006b4a <HAL_TIM_Base_Start_IT+0x76>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ba8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d004      	beq.n	8006b4a <HAL_TIM_Base_Start_IT+0x76>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a19      	ldr	r2, [pc, #100]	@ (8006bac <HAL_TIM_Base_Start_IT+0xd8>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d115      	bne.n	8006b76 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	689a      	ldr	r2, [r3, #8]
 8006b50:	4b17      	ldr	r3, [pc, #92]	@ (8006bb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006b52:	4013      	ands	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2b06      	cmp	r3, #6
 8006b5a:	d015      	beq.n	8006b88 <HAL_TIM_Base_Start_IT+0xb4>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b62:	d011      	beq.n	8006b88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0201 	orr.w	r2, r2, #1
 8006b72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b74:	e008      	b.n	8006b88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f042 0201 	orr.w	r2, r2, #1
 8006b84:	601a      	str	r2, [r3, #0]
 8006b86:	e000      	b.n	8006b8a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr
 8006b98:	40012c00 	.word	0x40012c00
 8006b9c:	40000400 	.word	0x40000400
 8006ba0:	40000800 	.word	0x40000800
 8006ba4:	40000c00 	.word	0x40000c00
 8006ba8:	40013400 	.word	0x40013400
 8006bac:	40014000 	.word	0x40014000
 8006bb0:	00010007 	.word	0x00010007

08006bb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	f003 0302 	and.w	r3, r3, #2
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d020      	beq.n	8006c18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d01b      	beq.n	8006c18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f06f 0202 	mvn.w	r2, #2
 8006be8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	f003 0303 	and.w	r3, r3, #3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d003      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 f8e9 	bl	8006dd6 <HAL_TIM_IC_CaptureCallback>
 8006c04:	e005      	b.n	8006c12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f8db 	bl	8006dc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f8ec 	bl	8006dea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	f003 0304 	and.w	r3, r3, #4
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d020      	beq.n	8006c64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f003 0304 	and.w	r3, r3, #4
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d01b      	beq.n	8006c64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f06f 0204 	mvn.w	r2, #4
 8006c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2202      	movs	r2, #2
 8006c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d003      	beq.n	8006c52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f8c3 	bl	8006dd6 <HAL_TIM_IC_CaptureCallback>
 8006c50:	e005      	b.n	8006c5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f8b5 	bl	8006dc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 f8c6 	bl	8006dea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	f003 0308 	and.w	r3, r3, #8
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d020      	beq.n	8006cb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f003 0308 	and.w	r3, r3, #8
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d01b      	beq.n	8006cb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f06f 0208 	mvn.w	r2, #8
 8006c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2204      	movs	r2, #4
 8006c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	f003 0303 	and.w	r3, r3, #3
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d003      	beq.n	8006c9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f89d 	bl	8006dd6 <HAL_TIM_IC_CaptureCallback>
 8006c9c:	e005      	b.n	8006caa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 f88f 	bl	8006dc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f8a0 	bl	8006dea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	f003 0310 	and.w	r3, r3, #16
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d020      	beq.n	8006cfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f003 0310 	and.w	r3, r3, #16
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d01b      	beq.n	8006cfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f06f 0210 	mvn.w	r2, #16
 8006ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2208      	movs	r2, #8
 8006cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 f877 	bl	8006dd6 <HAL_TIM_IC_CaptureCallback>
 8006ce8:	e005      	b.n	8006cf6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 f869 	bl	8006dc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 f87a 	bl	8006dea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	f003 0301 	and.w	r3, r3, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00c      	beq.n	8006d20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f003 0301 	and.w	r3, r3, #1
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d007      	beq.n	8006d20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f06f 0201 	mvn.w	r2, #1
 8006d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f7fa fc94 	bl	8001648 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d104      	bne.n	8006d34 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00c      	beq.n	8006d4e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d007      	beq.n	8006d4e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f000 f99b 	bl	8007084 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00c      	beq.n	8006d72 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d007      	beq.n	8006d72 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 f993 	bl	8007098 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d00c      	beq.n	8006d96 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d007      	beq.n	8006d96 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 f834 	bl	8006dfe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	f003 0320 	and.w	r3, r3, #32
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d00c      	beq.n	8006dba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f003 0320 	and.w	r3, r3, #32
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d007      	beq.n	8006dba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f06f 0220 	mvn.w	r2, #32
 8006db2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 f95b 	bl	8007070 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006dba:	bf00      	nop
 8006dbc:	3710      	adds	r7, #16
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b083      	sub	sp, #12
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dca:	bf00      	nop
 8006dcc:	370c      	adds	r7, #12
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b083      	sub	sp, #12
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dde:	bf00      	nop
 8006de0:	370c      	adds	r7, #12
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006dea:	b480      	push	{r7}
 8006dec:	b083      	sub	sp, #12
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006df2:	bf00      	nop
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b083      	sub	sp, #12
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e06:	bf00      	nop
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
	...

08006e14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b085      	sub	sp, #20
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a46      	ldr	r2, [pc, #280]	@ (8006f40 <TIM_Base_SetConfig+0x12c>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d013      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e32:	d00f      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a43      	ldr	r2, [pc, #268]	@ (8006f44 <TIM_Base_SetConfig+0x130>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d00b      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a42      	ldr	r2, [pc, #264]	@ (8006f48 <TIM_Base_SetConfig+0x134>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d007      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a41      	ldr	r2, [pc, #260]	@ (8006f4c <TIM_Base_SetConfig+0x138>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d003      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a40      	ldr	r2, [pc, #256]	@ (8006f50 <TIM_Base_SetConfig+0x13c>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d108      	bne.n	8006e66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a35      	ldr	r2, [pc, #212]	@ (8006f40 <TIM_Base_SetConfig+0x12c>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d01f      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e74:	d01b      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a32      	ldr	r2, [pc, #200]	@ (8006f44 <TIM_Base_SetConfig+0x130>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d017      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a31      	ldr	r2, [pc, #196]	@ (8006f48 <TIM_Base_SetConfig+0x134>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d013      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a30      	ldr	r2, [pc, #192]	@ (8006f4c <TIM_Base_SetConfig+0x138>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d00f      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a2f      	ldr	r2, [pc, #188]	@ (8006f50 <TIM_Base_SetConfig+0x13c>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d00b      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a2e      	ldr	r2, [pc, #184]	@ (8006f54 <TIM_Base_SetConfig+0x140>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d007      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8006f58 <TIM_Base_SetConfig+0x144>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d003      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a2c      	ldr	r2, [pc, #176]	@ (8006f5c <TIM_Base_SetConfig+0x148>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d108      	bne.n	8006ec0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006eb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a16      	ldr	r2, [pc, #88]	@ (8006f40 <TIM_Base_SetConfig+0x12c>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d00f      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a18      	ldr	r2, [pc, #96]	@ (8006f50 <TIM_Base_SetConfig+0x13c>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d00b      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a17      	ldr	r2, [pc, #92]	@ (8006f54 <TIM_Base_SetConfig+0x140>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d007      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a16      	ldr	r2, [pc, #88]	@ (8006f58 <TIM_Base_SetConfig+0x144>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d003      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a15      	ldr	r2, [pc, #84]	@ (8006f5c <TIM_Base_SetConfig+0x148>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d103      	bne.n	8006f14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	691a      	ldr	r2, [r3, #16]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d105      	bne.n	8006f32 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	f023 0201 	bic.w	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	611a      	str	r2, [r3, #16]
  }
}
 8006f32:	bf00      	nop
 8006f34:	3714      	adds	r7, #20
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	40012c00 	.word	0x40012c00
 8006f44:	40000400 	.word	0x40000400
 8006f48:	40000800 	.word	0x40000800
 8006f4c:	40000c00 	.word	0x40000c00
 8006f50:	40013400 	.word	0x40013400
 8006f54:	40014000 	.word	0x40014000
 8006f58:	40014400 	.word	0x40014400
 8006f5c:	40014800 	.word	0x40014800

08006f60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d101      	bne.n	8006f78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f74:	2302      	movs	r3, #2
 8006f76:	e068      	b.n	800704a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2202      	movs	r2, #2
 8006f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a2e      	ldr	r2, [pc, #184]	@ (8007058 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d004      	beq.n	8006fac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a2d      	ldr	r2, [pc, #180]	@ (800705c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d108      	bne.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006fb2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68fa      	ldr	r2, [r7, #12]
 8006fd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a1e      	ldr	r2, [pc, #120]	@ (8007058 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d01d      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fea:	d018      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8007060 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d013      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a1a      	ldr	r2, [pc, #104]	@ (8007064 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d00e      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a18      	ldr	r2, [pc, #96]	@ (8007068 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d009      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a13      	ldr	r2, [pc, #76]	@ (800705c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d004      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a14      	ldr	r2, [pc, #80]	@ (800706c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d10c      	bne.n	8007038 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007024:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	68ba      	ldr	r2, [r7, #8]
 800702c:	4313      	orrs	r3, r2
 800702e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68ba      	ldr	r2, [r7, #8]
 8007036:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	40012c00 	.word	0x40012c00
 800705c:	40013400 	.word	0x40013400
 8007060:	40000400 	.word	0x40000400
 8007064:	40000800 	.word	0x40000800
 8007068:	40000c00 	.word	0x40000c00
 800706c:	40014000 	.word	0x40014000

08007070 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e040      	b.n	8007140 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d106      	bne.n	80070d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7fa ff9e 	bl	8002010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2224      	movs	r2, #36	@ 0x24
 80070d8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f022 0201 	bic.w	r2, r2, #1
 80070e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 fe8e 	bl	8007e14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 fbd3 	bl	80078a4 <UART_SetConfig>
 80070fe:	4603      	mov	r3, r0
 8007100:	2b01      	cmp	r3, #1
 8007102:	d101      	bne.n	8007108 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e01b      	b.n	8007140 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	685a      	ldr	r2, [r3, #4]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007116:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689a      	ldr	r2, [r3, #8]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007126:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f042 0201 	orr.w	r2, r2, #1
 8007136:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 ff0d 	bl	8007f58 <UART_CheckIdleState>
 800713e:	4603      	mov	r3, r0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3708      	adds	r7, #8
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b08a      	sub	sp, #40	@ 0x28
 800714c:	af02      	add	r7, sp, #8
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	603b      	str	r3, [r7, #0]
 8007154:	4613      	mov	r3, r2
 8007156:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800715c:	2b20      	cmp	r3, #32
 800715e:	d177      	bne.n	8007250 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d002      	beq.n	800716c <HAL_UART_Transmit+0x24>
 8007166:	88fb      	ldrh	r3, [r7, #6]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e070      	b.n	8007252 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2221      	movs	r2, #33	@ 0x21
 800717c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800717e:	f7fc faed 	bl	800375c <HAL_GetTick>
 8007182:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	88fa      	ldrh	r2, [r7, #6]
 8007188:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	88fa      	ldrh	r2, [r7, #6]
 8007190:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800719c:	d108      	bne.n	80071b0 <HAL_UART_Transmit+0x68>
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d104      	bne.n	80071b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80071a6:	2300      	movs	r3, #0
 80071a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	61bb      	str	r3, [r7, #24]
 80071ae:	e003      	b.n	80071b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071b4:	2300      	movs	r3, #0
 80071b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80071b8:	e02f      	b.n	800721a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	2200      	movs	r2, #0
 80071c2:	2180      	movs	r1, #128	@ 0x80
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f000 ff6f 	bl	80080a8 <UART_WaitOnFlagUntilTimeout>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d004      	beq.n	80071da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2220      	movs	r2, #32
 80071d4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80071d6:	2303      	movs	r3, #3
 80071d8:	e03b      	b.n	8007252 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d10b      	bne.n	80071f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	881a      	ldrh	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071ec:	b292      	uxth	r2, r2
 80071ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	3302      	adds	r3, #2
 80071f4:	61bb      	str	r3, [r7, #24]
 80071f6:	e007      	b.n	8007208 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80071f8:	69fb      	ldr	r3, [r7, #28]
 80071fa:	781a      	ldrb	r2, [r3, #0]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	3301      	adds	r3, #1
 8007206:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800720e:	b29b      	uxth	r3, r3
 8007210:	3b01      	subs	r3, #1
 8007212:	b29a      	uxth	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007220:	b29b      	uxth	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1c9      	bne.n	80071ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	9300      	str	r3, [sp, #0]
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	2200      	movs	r2, #0
 800722e:	2140      	movs	r1, #64	@ 0x40
 8007230:	68f8      	ldr	r0, [r7, #12]
 8007232:	f000 ff39 	bl	80080a8 <UART_WaitOnFlagUntilTimeout>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d004      	beq.n	8007246 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2220      	movs	r2, #32
 8007240:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e005      	b.n	8007252 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2220      	movs	r2, #32
 800724a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800724c:	2300      	movs	r3, #0
 800724e:	e000      	b.n	8007252 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007250:	2302      	movs	r3, #2
  }
}
 8007252:	4618      	mov	r0, r3
 8007254:	3720      	adds	r7, #32
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
	...

0800725c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b0ba      	sub	sp, #232	@ 0xe8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007282:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007286:	f640 030f 	movw	r3, #2063	@ 0x80f
 800728a:	4013      	ands	r3, r2
 800728c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007290:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007294:	2b00      	cmp	r3, #0
 8007296:	d115      	bne.n	80072c4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800729c:	f003 0320 	and.w	r3, r3, #32
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00f      	beq.n	80072c4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072a8:	f003 0320 	and.w	r3, r3, #32
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d009      	beq.n	80072c4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 82ca 	beq.w	800784e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	4798      	blx	r3
      }
      return;
 80072c2:	e2c4      	b.n	800784e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80072c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 8117 	beq.w	80074fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80072ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072d2:	f003 0301 	and.w	r3, r3, #1
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d106      	bne.n	80072e8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80072da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80072de:	4b85      	ldr	r3, [pc, #532]	@ (80074f4 <HAL_UART_IRQHandler+0x298>)
 80072e0:	4013      	ands	r3, r2
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 810a 	beq.w	80074fc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d011      	beq.n	8007318 <HAL_UART_IRQHandler+0xbc>
 80072f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00b      	beq.n	8007318 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2201      	movs	r2, #1
 8007306:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800730e:	f043 0201 	orr.w	r2, r3, #1
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800731c:	f003 0302 	and.w	r3, r3, #2
 8007320:	2b00      	cmp	r3, #0
 8007322:	d011      	beq.n	8007348 <HAL_UART_IRQHandler+0xec>
 8007324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007328:	f003 0301 	and.w	r3, r3, #1
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00b      	beq.n	8007348 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2202      	movs	r2, #2
 8007336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800733e:	f043 0204 	orr.w	r2, r3, #4
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800734c:	f003 0304 	and.w	r3, r3, #4
 8007350:	2b00      	cmp	r3, #0
 8007352:	d011      	beq.n	8007378 <HAL_UART_IRQHandler+0x11c>
 8007354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00b      	beq.n	8007378 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2204      	movs	r2, #4
 8007366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800736e:	f043 0202 	orr.w	r2, r3, #2
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800737c:	f003 0308 	and.w	r3, r3, #8
 8007380:	2b00      	cmp	r3, #0
 8007382:	d017      	beq.n	80073b4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007388:	f003 0320 	and.w	r3, r3, #32
 800738c:	2b00      	cmp	r3, #0
 800738e:	d105      	bne.n	800739c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007390:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007394:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00b      	beq.n	80073b4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2208      	movs	r2, #8
 80073a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073aa:	f043 0208 	orr.w	r2, r3, #8
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d012      	beq.n	80073e6 <HAL_UART_IRQHandler+0x18a>
 80073c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00c      	beq.n	80073e6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073dc:	f043 0220 	orr.w	r2, r3, #32
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 8230 	beq.w	8007852 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80073f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073f6:	f003 0320 	and.w	r3, r3, #32
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00d      	beq.n	800741a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007402:	f003 0320 	and.w	r3, r3, #32
 8007406:	2b00      	cmp	r3, #0
 8007408:	d007      	beq.n	800741a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800740e:	2b00      	cmp	r3, #0
 8007410:	d003      	beq.n	800741a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007420:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800742e:	2b40      	cmp	r3, #64	@ 0x40
 8007430:	d005      	beq.n	800743e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007432:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007436:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800743a:	2b00      	cmp	r3, #0
 800743c:	d04f      	beq.n	80074de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 ff66 	bl	8008310 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744e:	2b40      	cmp	r3, #64	@ 0x40
 8007450:	d141      	bne.n	80074d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3308      	adds	r3, #8
 8007458:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007460:	e853 3f00 	ldrex	r3, [r3]
 8007464:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007468:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800746c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007470:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	3308      	adds	r3, #8
 800747a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800747e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007482:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007486:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800748a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800748e:	e841 2300 	strex	r3, r2, [r1]
 8007492:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007496:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1d9      	bne.n	8007452 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d013      	beq.n	80074ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074aa:	4a13      	ldr	r2, [pc, #76]	@ (80074f8 <HAL_UART_IRQHandler+0x29c>)
 80074ac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7fc fbba 	bl	8003c2c <HAL_DMA_Abort_IT>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d017      	beq.n	80074ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80074c8:	4610      	mov	r0, r2
 80074ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074cc:	e00f      	b.n	80074ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f9de 	bl	8007890 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d4:	e00b      	b.n	80074ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f9da 	bl	8007890 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074dc:	e007      	b.n	80074ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f9d6 	bl	8007890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80074ec:	e1b1      	b.n	8007852 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ee:	bf00      	nop
    return;
 80074f0:	e1af      	b.n	8007852 <HAL_UART_IRQHandler+0x5f6>
 80074f2:	bf00      	nop
 80074f4:	04000120 	.word	0x04000120
 80074f8:	080085c1 	.word	0x080085c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007500:	2b01      	cmp	r3, #1
 8007502:	f040 816a 	bne.w	80077da <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800750a:	f003 0310 	and.w	r3, r3, #16
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 8163 	beq.w	80077da <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007518:	f003 0310 	and.w	r3, r3, #16
 800751c:	2b00      	cmp	r3, #0
 800751e:	f000 815c 	beq.w	80077da <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2210      	movs	r2, #16
 8007528:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007534:	2b40      	cmp	r3, #64	@ 0x40
 8007536:	f040 80d4 	bne.w	80076e2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007546:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800754a:	2b00      	cmp	r3, #0
 800754c:	f000 80ad 	beq.w	80076aa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007556:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800755a:	429a      	cmp	r2, r3
 800755c:	f080 80a5 	bcs.w	80076aa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007566:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0320 	and.w	r3, r3, #32
 8007576:	2b00      	cmp	r3, #0
 8007578:	f040 8086 	bne.w	8007688 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007588:	e853 3f00 	ldrex	r3, [r3]
 800758c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007590:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007594:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007598:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	461a      	mov	r2, r3
 80075a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80075a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80075aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80075b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80075b6:	e841 2300 	strex	r3, r2, [r1]
 80075ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80075be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1da      	bne.n	800757c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	3308      	adds	r3, #8
 80075cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075d0:	e853 3f00 	ldrex	r3, [r3]
 80075d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075d8:	f023 0301 	bic.w	r3, r3, #1
 80075dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	3308      	adds	r3, #8
 80075e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075f6:	e841 2300 	strex	r3, r2, [r1]
 80075fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1e1      	bne.n	80075c6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	3308      	adds	r3, #8
 8007608:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800760c:	e853 3f00 	ldrex	r3, [r3]
 8007610:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007612:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007618:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	3308      	adds	r3, #8
 8007622:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007626:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007628:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800762c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800762e:	e841 2300 	strex	r3, r2, [r1]
 8007632:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007634:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1e3      	bne.n	8007602 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2220      	movs	r2, #32
 800763e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007658:	f023 0310 	bic.w	r3, r3, #16
 800765c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	461a      	mov	r2, r3
 8007666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800766a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800766c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007670:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007672:	e841 2300 	strex	r3, r2, [r1]
 8007676:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1e4      	bne.n	8007648 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007682:	4618      	mov	r0, r3
 8007684:	f7fc fa94 	bl	8003bb0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2202      	movs	r2, #2
 800768c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800769a:	b29b      	uxth	r3, r3
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	b29b      	uxth	r3, r3
 80076a0:	4619      	mov	r1, r3
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f7f9 fe38 	bl	8001318 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80076a8:	e0d5      	b.n	8007856 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80076b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076b4:	429a      	cmp	r2, r3
 80076b6:	f040 80ce 	bne.w	8007856 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 0320 	and.w	r3, r3, #32
 80076c6:	2b20      	cmp	r3, #32
 80076c8:	f040 80c5 	bne.w	8007856 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2202      	movs	r2, #2
 80076d0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80076d8:	4619      	mov	r1, r3
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f7f9 fe1c 	bl	8001318 <HAL_UARTEx_RxEventCallback>
      return;
 80076e0:	e0b9      	b.n	8007856 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	f000 80ab 	beq.w	800785a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007704:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007708:	2b00      	cmp	r3, #0
 800770a:	f000 80a6 	beq.w	800785a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800771c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800771e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007722:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	461a      	mov	r2, r3
 800772c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007730:	647b      	str	r3, [r7, #68]	@ 0x44
 8007732:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007734:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007736:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007738:	e841 2300 	strex	r3, r2, [r1]
 800773c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800773e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1e4      	bne.n	800770e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3308      	adds	r3, #8
 800774a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774e:	e853 3f00 	ldrex	r3, [r3]
 8007752:	623b      	str	r3, [r7, #32]
   return(result);
 8007754:	6a3b      	ldr	r3, [r7, #32]
 8007756:	f023 0301 	bic.w	r3, r3, #1
 800775a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3308      	adds	r3, #8
 8007764:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007768:	633a      	str	r2, [r7, #48]	@ 0x30
 800776a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800776e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007770:	e841 2300 	strex	r3, r2, [r1]
 8007774:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1e3      	bne.n	8007744 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2220      	movs	r2, #32
 8007780:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	e853 3f00 	ldrex	r3, [r3]
 800779c:	60fb      	str	r3, [r7, #12]
   return(result);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f023 0310 	bic.w	r3, r3, #16
 80077a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	461a      	mov	r2, r3
 80077ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80077b2:	61fb      	str	r3, [r7, #28]
 80077b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b6:	69b9      	ldr	r1, [r7, #24]
 80077b8:	69fa      	ldr	r2, [r7, #28]
 80077ba:	e841 2300 	strex	r3, r2, [r1]
 80077be:	617b      	str	r3, [r7, #20]
   return(result);
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d1e4      	bne.n	8007790 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2202      	movs	r2, #2
 80077ca:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077d0:	4619      	mov	r1, r3
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7f9 fda0 	bl	8001318 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077d8:	e03f      	b.n	800785a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00e      	beq.n	8007804 <HAL_UART_IRQHandler+0x5a8>
 80077e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d008      	beq.n	8007804 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80077fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 ff1f 	bl	8008640 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007802:	e02d      	b.n	8007860 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800780c:	2b00      	cmp	r3, #0
 800780e:	d00e      	beq.n	800782e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007818:	2b00      	cmp	r3, #0
 800781a:	d008      	beq.n	800782e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007820:	2b00      	cmp	r3, #0
 8007822:	d01c      	beq.n	800785e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	4798      	blx	r3
    }
    return;
 800782c:	e017      	b.n	800785e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800782e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007836:	2b00      	cmp	r3, #0
 8007838:	d012      	beq.n	8007860 <HAL_UART_IRQHandler+0x604>
 800783a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800783e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007842:	2b00      	cmp	r3, #0
 8007844:	d00c      	beq.n	8007860 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 fed0 	bl	80085ec <UART_EndTransmit_IT>
    return;
 800784c:	e008      	b.n	8007860 <HAL_UART_IRQHandler+0x604>
      return;
 800784e:	bf00      	nop
 8007850:	e006      	b.n	8007860 <HAL_UART_IRQHandler+0x604>
    return;
 8007852:	bf00      	nop
 8007854:	e004      	b.n	8007860 <HAL_UART_IRQHandler+0x604>
      return;
 8007856:	bf00      	nop
 8007858:	e002      	b.n	8007860 <HAL_UART_IRQHandler+0x604>
      return;
 800785a:	bf00      	nop
 800785c:	e000      	b.n	8007860 <HAL_UART_IRQHandler+0x604>
    return;
 800785e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007860:	37e8      	adds	r7, #232	@ 0xe8
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop

08007868 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007898:	bf00      	nop
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078a8:	b08a      	sub	sp, #40	@ 0x28
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078ae:	2300      	movs	r3, #0
 80078b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	689a      	ldr	r2, [r3, #8]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	431a      	orrs	r2, r3
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	431a      	orrs	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	69db      	ldr	r3, [r3, #28]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	4ba4      	ldr	r3, [pc, #656]	@ (8007b64 <UART_SetConfig+0x2c0>)
 80078d4:	4013      	ands	r3, r2
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	6812      	ldr	r2, [r2, #0]
 80078da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078dc:	430b      	orrs	r3, r1
 80078de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	68da      	ldr	r2, [r3, #12]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	699b      	ldr	r3, [r3, #24]
 80078fa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a99      	ldr	r2, [pc, #612]	@ (8007b68 <UART_SetConfig+0x2c4>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d004      	beq.n	8007910 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6a1b      	ldr	r3, [r3, #32]
 800790a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800790c:	4313      	orrs	r3, r2
 800790e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007920:	430a      	orrs	r2, r1
 8007922:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a90      	ldr	r2, [pc, #576]	@ (8007b6c <UART_SetConfig+0x2c8>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d126      	bne.n	800797c <UART_SetConfig+0xd8>
 800792e:	4b90      	ldr	r3, [pc, #576]	@ (8007b70 <UART_SetConfig+0x2cc>)
 8007930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007934:	f003 0303 	and.w	r3, r3, #3
 8007938:	2b03      	cmp	r3, #3
 800793a:	d81b      	bhi.n	8007974 <UART_SetConfig+0xd0>
 800793c:	a201      	add	r2, pc, #4	@ (adr r2, 8007944 <UART_SetConfig+0xa0>)
 800793e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007942:	bf00      	nop
 8007944:	08007955 	.word	0x08007955
 8007948:	08007965 	.word	0x08007965
 800794c:	0800795d 	.word	0x0800795d
 8007950:	0800796d 	.word	0x0800796d
 8007954:	2301      	movs	r3, #1
 8007956:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800795a:	e116      	b.n	8007b8a <UART_SetConfig+0x2e6>
 800795c:	2302      	movs	r3, #2
 800795e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007962:	e112      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007964:	2304      	movs	r3, #4
 8007966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800796a:	e10e      	b.n	8007b8a <UART_SetConfig+0x2e6>
 800796c:	2308      	movs	r3, #8
 800796e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007972:	e10a      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007974:	2310      	movs	r3, #16
 8007976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800797a:	e106      	b.n	8007b8a <UART_SetConfig+0x2e6>
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a7c      	ldr	r2, [pc, #496]	@ (8007b74 <UART_SetConfig+0x2d0>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d138      	bne.n	80079f8 <UART_SetConfig+0x154>
 8007986:	4b7a      	ldr	r3, [pc, #488]	@ (8007b70 <UART_SetConfig+0x2cc>)
 8007988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800798c:	f003 030c 	and.w	r3, r3, #12
 8007990:	2b0c      	cmp	r3, #12
 8007992:	d82d      	bhi.n	80079f0 <UART_SetConfig+0x14c>
 8007994:	a201      	add	r2, pc, #4	@ (adr r2, 800799c <UART_SetConfig+0xf8>)
 8007996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799a:	bf00      	nop
 800799c:	080079d1 	.word	0x080079d1
 80079a0:	080079f1 	.word	0x080079f1
 80079a4:	080079f1 	.word	0x080079f1
 80079a8:	080079f1 	.word	0x080079f1
 80079ac:	080079e1 	.word	0x080079e1
 80079b0:	080079f1 	.word	0x080079f1
 80079b4:	080079f1 	.word	0x080079f1
 80079b8:	080079f1 	.word	0x080079f1
 80079bc:	080079d9 	.word	0x080079d9
 80079c0:	080079f1 	.word	0x080079f1
 80079c4:	080079f1 	.word	0x080079f1
 80079c8:	080079f1 	.word	0x080079f1
 80079cc:	080079e9 	.word	0x080079e9
 80079d0:	2300      	movs	r3, #0
 80079d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079d6:	e0d8      	b.n	8007b8a <UART_SetConfig+0x2e6>
 80079d8:	2302      	movs	r3, #2
 80079da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079de:	e0d4      	b.n	8007b8a <UART_SetConfig+0x2e6>
 80079e0:	2304      	movs	r3, #4
 80079e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079e6:	e0d0      	b.n	8007b8a <UART_SetConfig+0x2e6>
 80079e8:	2308      	movs	r3, #8
 80079ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ee:	e0cc      	b.n	8007b8a <UART_SetConfig+0x2e6>
 80079f0:	2310      	movs	r3, #16
 80079f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079f6:	e0c8      	b.n	8007b8a <UART_SetConfig+0x2e6>
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a5e      	ldr	r2, [pc, #376]	@ (8007b78 <UART_SetConfig+0x2d4>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d125      	bne.n	8007a4e <UART_SetConfig+0x1aa>
 8007a02:	4b5b      	ldr	r3, [pc, #364]	@ (8007b70 <UART_SetConfig+0x2cc>)
 8007a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a08:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a0c:	2b30      	cmp	r3, #48	@ 0x30
 8007a0e:	d016      	beq.n	8007a3e <UART_SetConfig+0x19a>
 8007a10:	2b30      	cmp	r3, #48	@ 0x30
 8007a12:	d818      	bhi.n	8007a46 <UART_SetConfig+0x1a2>
 8007a14:	2b20      	cmp	r3, #32
 8007a16:	d00a      	beq.n	8007a2e <UART_SetConfig+0x18a>
 8007a18:	2b20      	cmp	r3, #32
 8007a1a:	d814      	bhi.n	8007a46 <UART_SetConfig+0x1a2>
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d002      	beq.n	8007a26 <UART_SetConfig+0x182>
 8007a20:	2b10      	cmp	r3, #16
 8007a22:	d008      	beq.n	8007a36 <UART_SetConfig+0x192>
 8007a24:	e00f      	b.n	8007a46 <UART_SetConfig+0x1a2>
 8007a26:	2300      	movs	r3, #0
 8007a28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a2c:	e0ad      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a2e:	2302      	movs	r3, #2
 8007a30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a34:	e0a9      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a36:	2304      	movs	r3, #4
 8007a38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a3c:	e0a5      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a3e:	2308      	movs	r3, #8
 8007a40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a44:	e0a1      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a46:	2310      	movs	r3, #16
 8007a48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a4c:	e09d      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a4a      	ldr	r2, [pc, #296]	@ (8007b7c <UART_SetConfig+0x2d8>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d125      	bne.n	8007aa4 <UART_SetConfig+0x200>
 8007a58:	4b45      	ldr	r3, [pc, #276]	@ (8007b70 <UART_SetConfig+0x2cc>)
 8007a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a5e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a62:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a64:	d016      	beq.n	8007a94 <UART_SetConfig+0x1f0>
 8007a66:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a68:	d818      	bhi.n	8007a9c <UART_SetConfig+0x1f8>
 8007a6a:	2b80      	cmp	r3, #128	@ 0x80
 8007a6c:	d00a      	beq.n	8007a84 <UART_SetConfig+0x1e0>
 8007a6e:	2b80      	cmp	r3, #128	@ 0x80
 8007a70:	d814      	bhi.n	8007a9c <UART_SetConfig+0x1f8>
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d002      	beq.n	8007a7c <UART_SetConfig+0x1d8>
 8007a76:	2b40      	cmp	r3, #64	@ 0x40
 8007a78:	d008      	beq.n	8007a8c <UART_SetConfig+0x1e8>
 8007a7a:	e00f      	b.n	8007a9c <UART_SetConfig+0x1f8>
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a82:	e082      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a84:	2302      	movs	r3, #2
 8007a86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a8a:	e07e      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a8c:	2304      	movs	r3, #4
 8007a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a92:	e07a      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a94:	2308      	movs	r3, #8
 8007a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a9a:	e076      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007a9c:	2310      	movs	r3, #16
 8007a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aa2:	e072      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a35      	ldr	r2, [pc, #212]	@ (8007b80 <UART_SetConfig+0x2dc>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d12a      	bne.n	8007b04 <UART_SetConfig+0x260>
 8007aae:	4b30      	ldr	r3, [pc, #192]	@ (8007b70 <UART_SetConfig+0x2cc>)
 8007ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ab4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ab8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007abc:	d01a      	beq.n	8007af4 <UART_SetConfig+0x250>
 8007abe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ac2:	d81b      	bhi.n	8007afc <UART_SetConfig+0x258>
 8007ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ac8:	d00c      	beq.n	8007ae4 <UART_SetConfig+0x240>
 8007aca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ace:	d815      	bhi.n	8007afc <UART_SetConfig+0x258>
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d003      	beq.n	8007adc <UART_SetConfig+0x238>
 8007ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ad8:	d008      	beq.n	8007aec <UART_SetConfig+0x248>
 8007ada:	e00f      	b.n	8007afc <UART_SetConfig+0x258>
 8007adc:	2300      	movs	r3, #0
 8007ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ae2:	e052      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007ae4:	2302      	movs	r3, #2
 8007ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aea:	e04e      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007aec:	2304      	movs	r3, #4
 8007aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007af2:	e04a      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007af4:	2308      	movs	r3, #8
 8007af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007afa:	e046      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007afc:	2310      	movs	r3, #16
 8007afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b02:	e042      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a17      	ldr	r2, [pc, #92]	@ (8007b68 <UART_SetConfig+0x2c4>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d13a      	bne.n	8007b84 <UART_SetConfig+0x2e0>
 8007b0e:	4b18      	ldr	r3, [pc, #96]	@ (8007b70 <UART_SetConfig+0x2cc>)
 8007b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b1c:	d01a      	beq.n	8007b54 <UART_SetConfig+0x2b0>
 8007b1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b22:	d81b      	bhi.n	8007b5c <UART_SetConfig+0x2b8>
 8007b24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b28:	d00c      	beq.n	8007b44 <UART_SetConfig+0x2a0>
 8007b2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b2e:	d815      	bhi.n	8007b5c <UART_SetConfig+0x2b8>
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d003      	beq.n	8007b3c <UART_SetConfig+0x298>
 8007b34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b38:	d008      	beq.n	8007b4c <UART_SetConfig+0x2a8>
 8007b3a:	e00f      	b.n	8007b5c <UART_SetConfig+0x2b8>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b42:	e022      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007b44:	2302      	movs	r3, #2
 8007b46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b4a:	e01e      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007b4c:	2304      	movs	r3, #4
 8007b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b52:	e01a      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007b54:	2308      	movs	r3, #8
 8007b56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b5a:	e016      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007b5c:	2310      	movs	r3, #16
 8007b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b62:	e012      	b.n	8007b8a <UART_SetConfig+0x2e6>
 8007b64:	efff69f3 	.word	0xefff69f3
 8007b68:	40008000 	.word	0x40008000
 8007b6c:	40013800 	.word	0x40013800
 8007b70:	40021000 	.word	0x40021000
 8007b74:	40004400 	.word	0x40004400
 8007b78:	40004800 	.word	0x40004800
 8007b7c:	40004c00 	.word	0x40004c00
 8007b80:	40005000 	.word	0x40005000
 8007b84:	2310      	movs	r3, #16
 8007b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a9f      	ldr	r2, [pc, #636]	@ (8007e0c <UART_SetConfig+0x568>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d17a      	bne.n	8007c8a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b98:	2b08      	cmp	r3, #8
 8007b9a:	d824      	bhi.n	8007be6 <UART_SetConfig+0x342>
 8007b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007ba4 <UART_SetConfig+0x300>)
 8007b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba2:	bf00      	nop
 8007ba4:	08007bc9 	.word	0x08007bc9
 8007ba8:	08007be7 	.word	0x08007be7
 8007bac:	08007bd1 	.word	0x08007bd1
 8007bb0:	08007be7 	.word	0x08007be7
 8007bb4:	08007bd7 	.word	0x08007bd7
 8007bb8:	08007be7 	.word	0x08007be7
 8007bbc:	08007be7 	.word	0x08007be7
 8007bc0:	08007be7 	.word	0x08007be7
 8007bc4:	08007bdf 	.word	0x08007bdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bc8:	f7fd f9f6 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8007bcc:	61f8      	str	r0, [r7, #28]
        break;
 8007bce:	e010      	b.n	8007bf2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bd0:	4b8f      	ldr	r3, [pc, #572]	@ (8007e10 <UART_SetConfig+0x56c>)
 8007bd2:	61fb      	str	r3, [r7, #28]
        break;
 8007bd4:	e00d      	b.n	8007bf2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bd6:	f7fd f957 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8007bda:	61f8      	str	r0, [r7, #28]
        break;
 8007bdc:	e009      	b.n	8007bf2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007be2:	61fb      	str	r3, [r7, #28]
        break;
 8007be4:	e005      	b.n	8007bf2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007be6:	2300      	movs	r3, #0
 8007be8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007bf0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007bf2:	69fb      	ldr	r3, [r7, #28]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f000 80fb 	beq.w	8007df0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	685a      	ldr	r2, [r3, #4]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	4413      	add	r3, r2
 8007c04:	69fa      	ldr	r2, [r7, #28]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d305      	bcc.n	8007c16 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c10:	69fa      	ldr	r2, [r7, #28]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d903      	bls.n	8007c1e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007c1c:	e0e8      	b.n	8007df0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	2200      	movs	r2, #0
 8007c22:	461c      	mov	r4, r3
 8007c24:	4615      	mov	r5, r2
 8007c26:	f04f 0200 	mov.w	r2, #0
 8007c2a:	f04f 0300 	mov.w	r3, #0
 8007c2e:	022b      	lsls	r3, r5, #8
 8007c30:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007c34:	0222      	lsls	r2, r4, #8
 8007c36:	68f9      	ldr	r1, [r7, #12]
 8007c38:	6849      	ldr	r1, [r1, #4]
 8007c3a:	0849      	lsrs	r1, r1, #1
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	4688      	mov	r8, r1
 8007c40:	4681      	mov	r9, r0
 8007c42:	eb12 0a08 	adds.w	sl, r2, r8
 8007c46:	eb43 0b09 	adc.w	fp, r3, r9
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	603b      	str	r3, [r7, #0]
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c58:	4650      	mov	r0, sl
 8007c5a:	4659      	mov	r1, fp
 8007c5c:	f7f8 ffd4 	bl	8000c08 <__aeabi_uldivmod>
 8007c60:	4602      	mov	r2, r0
 8007c62:	460b      	mov	r3, r1
 8007c64:	4613      	mov	r3, r2
 8007c66:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c6e:	d308      	bcc.n	8007c82 <UART_SetConfig+0x3de>
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c76:	d204      	bcs.n	8007c82 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	69ba      	ldr	r2, [r7, #24]
 8007c7e:	60da      	str	r2, [r3, #12]
 8007c80:	e0b6      	b.n	8007df0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007c88:	e0b2      	b.n	8007df0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	69db      	ldr	r3, [r3, #28]
 8007c8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c92:	d15e      	bne.n	8007d52 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007c94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c98:	2b08      	cmp	r3, #8
 8007c9a:	d828      	bhi.n	8007cee <UART_SetConfig+0x44a>
 8007c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca4 <UART_SetConfig+0x400>)
 8007c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca2:	bf00      	nop
 8007ca4:	08007cc9 	.word	0x08007cc9
 8007ca8:	08007cd1 	.word	0x08007cd1
 8007cac:	08007cd9 	.word	0x08007cd9
 8007cb0:	08007cef 	.word	0x08007cef
 8007cb4:	08007cdf 	.word	0x08007cdf
 8007cb8:	08007cef 	.word	0x08007cef
 8007cbc:	08007cef 	.word	0x08007cef
 8007cc0:	08007cef 	.word	0x08007cef
 8007cc4:	08007ce7 	.word	0x08007ce7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cc8:	f7fd f976 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8007ccc:	61f8      	str	r0, [r7, #28]
        break;
 8007cce:	e014      	b.n	8007cfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cd0:	f7fd f988 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8007cd4:	61f8      	str	r0, [r7, #28]
        break;
 8007cd6:	e010      	b.n	8007cfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cd8:	4b4d      	ldr	r3, [pc, #308]	@ (8007e10 <UART_SetConfig+0x56c>)
 8007cda:	61fb      	str	r3, [r7, #28]
        break;
 8007cdc:	e00d      	b.n	8007cfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cde:	f7fd f8d3 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8007ce2:	61f8      	str	r0, [r7, #28]
        break;
 8007ce4:	e009      	b.n	8007cfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ce6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cea:	61fb      	str	r3, [r7, #28]
        break;
 8007cec:	e005      	b.n	8007cfa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007cf8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007cfa:	69fb      	ldr	r3, [r7, #28]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d077      	beq.n	8007df0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	005a      	lsls	r2, r3, #1
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	085b      	lsrs	r3, r3, #1
 8007d0a:	441a      	add	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d14:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	2b0f      	cmp	r3, #15
 8007d1a:	d916      	bls.n	8007d4a <UART_SetConfig+0x4a6>
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d22:	d212      	bcs.n	8007d4a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	f023 030f 	bic.w	r3, r3, #15
 8007d2c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	085b      	lsrs	r3, r3, #1
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	f003 0307 	and.w	r3, r3, #7
 8007d38:	b29a      	uxth	r2, r3
 8007d3a:	8afb      	ldrh	r3, [r7, #22]
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	8afa      	ldrh	r2, [r7, #22]
 8007d46:	60da      	str	r2, [r3, #12]
 8007d48:	e052      	b.n	8007df0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007d50:	e04e      	b.n	8007df0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d52:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007d56:	2b08      	cmp	r3, #8
 8007d58:	d827      	bhi.n	8007daa <UART_SetConfig+0x506>
 8007d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d60 <UART_SetConfig+0x4bc>)
 8007d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d60:	08007d85 	.word	0x08007d85
 8007d64:	08007d8d 	.word	0x08007d8d
 8007d68:	08007d95 	.word	0x08007d95
 8007d6c:	08007dab 	.word	0x08007dab
 8007d70:	08007d9b 	.word	0x08007d9b
 8007d74:	08007dab 	.word	0x08007dab
 8007d78:	08007dab 	.word	0x08007dab
 8007d7c:	08007dab 	.word	0x08007dab
 8007d80:	08007da3 	.word	0x08007da3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d84:	f7fd f918 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8007d88:	61f8      	str	r0, [r7, #28]
        break;
 8007d8a:	e014      	b.n	8007db6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d8c:	f7fd f92a 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8007d90:	61f8      	str	r0, [r7, #28]
        break;
 8007d92:	e010      	b.n	8007db6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d94:	4b1e      	ldr	r3, [pc, #120]	@ (8007e10 <UART_SetConfig+0x56c>)
 8007d96:	61fb      	str	r3, [r7, #28]
        break;
 8007d98:	e00d      	b.n	8007db6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d9a:	f7fd f875 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8007d9e:	61f8      	str	r0, [r7, #28]
        break;
 8007da0:	e009      	b.n	8007db6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007da6:	61fb      	str	r3, [r7, #28]
        break;
 8007da8:	e005      	b.n	8007db6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007daa:	2300      	movs	r3, #0
 8007dac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007db4:	bf00      	nop
    }

    if (pclk != 0U)
 8007db6:	69fb      	ldr	r3, [r7, #28]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d019      	beq.n	8007df0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	085a      	lsrs	r2, r3, #1
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	441a      	add	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	2b0f      	cmp	r3, #15
 8007dd4:	d909      	bls.n	8007dea <UART_SetConfig+0x546>
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ddc:	d205      	bcs.n	8007dea <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	60da      	str	r2, [r3, #12]
 8007de8:	e002      	b.n	8007df0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2200      	movs	r2, #0
 8007df4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007dfc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3728      	adds	r7, #40	@ 0x28
 8007e04:	46bd      	mov	sp, r7
 8007e06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e0a:	bf00      	nop
 8007e0c:	40008000 	.word	0x40008000
 8007e10:	00f42400 	.word	0x00f42400

08007e14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e20:	f003 0308 	and.w	r3, r3, #8
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00a      	beq.n	8007e3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	430a      	orrs	r2, r1
 8007e3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e42:	f003 0301 	and.w	r3, r3, #1
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d00a      	beq.n	8007e60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	430a      	orrs	r2, r1
 8007e5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e64:	f003 0302 	and.w	r3, r3, #2
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00a      	beq.n	8007e82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	430a      	orrs	r2, r1
 8007e80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e86:	f003 0304 	and.w	r3, r3, #4
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00a      	beq.n	8007ea4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	430a      	orrs	r2, r1
 8007ea2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea8:	f003 0310 	and.w	r3, r3, #16
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	430a      	orrs	r2, r1
 8007ec4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eca:	f003 0320 	and.w	r3, r3, #32
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d00a      	beq.n	8007ee8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	430a      	orrs	r2, r1
 8007ee6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d01a      	beq.n	8007f2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	430a      	orrs	r2, r1
 8007f08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f12:	d10a      	bne.n	8007f2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	430a      	orrs	r2, r1
 8007f28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d00a      	beq.n	8007f4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	430a      	orrs	r2, r1
 8007f4a:	605a      	str	r2, [r3, #4]
  }
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b098      	sub	sp, #96	@ 0x60
 8007f5c:	af02      	add	r7, sp, #8
 8007f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f68:	f7fb fbf8 	bl	800375c <HAL_GetTick>
 8007f6c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0308 	and.w	r3, r3, #8
 8007f78:	2b08      	cmp	r3, #8
 8007f7a:	d12e      	bne.n	8007fda <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f80:	9300      	str	r3, [sp, #0]
 8007f82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f84:	2200      	movs	r2, #0
 8007f86:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 f88c 	bl	80080a8 <UART_WaitOnFlagUntilTimeout>
 8007f90:	4603      	mov	r3, r0
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d021      	beq.n	8007fda <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f9e:	e853 3f00 	ldrex	r3, [r3]
 8007fa2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007faa:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fb6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fbc:	e841 2300 	strex	r3, r2, [r1]
 8007fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d1e6      	bne.n	8007f96 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2220      	movs	r2, #32
 8007fcc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e062      	b.n	80080a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0304 	and.w	r3, r3, #4
 8007fe4:	2b04      	cmp	r3, #4
 8007fe6:	d149      	bne.n	800807c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fe8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007fec:	9300      	str	r3, [sp, #0]
 8007fee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f856 	bl	80080a8 <UART_WaitOnFlagUntilTimeout>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d03c      	beq.n	800807c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800a:	e853 3f00 	ldrex	r3, [r3]
 800800e:	623b      	str	r3, [r7, #32]
   return(result);
 8008010:	6a3b      	ldr	r3, [r7, #32]
 8008012:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008016:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	461a      	mov	r2, r3
 800801e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008020:	633b      	str	r3, [r7, #48]	@ 0x30
 8008022:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008024:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008028:	e841 2300 	strex	r3, r2, [r1]
 800802c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800802e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008030:	2b00      	cmp	r3, #0
 8008032:	d1e6      	bne.n	8008002 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3308      	adds	r3, #8
 800803a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	e853 3f00 	ldrex	r3, [r3]
 8008042:	60fb      	str	r3, [r7, #12]
   return(result);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f023 0301 	bic.w	r3, r3, #1
 800804a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	3308      	adds	r3, #8
 8008052:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008054:	61fa      	str	r2, [r7, #28]
 8008056:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008058:	69b9      	ldr	r1, [r7, #24]
 800805a:	69fa      	ldr	r2, [r7, #28]
 800805c:	e841 2300 	strex	r3, r2, [r1]
 8008060:	617b      	str	r3, [r7, #20]
   return(result);
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1e5      	bne.n	8008034 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2220      	movs	r2, #32
 800806c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e011      	b.n	80080a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2220      	movs	r2, #32
 8008080:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2220      	movs	r2, #32
 8008086:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3758      	adds	r7, #88	@ 0x58
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	603b      	str	r3, [r7, #0]
 80080b4:	4613      	mov	r3, r2
 80080b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080b8:	e04f      	b.n	800815a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080c0:	d04b      	beq.n	800815a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080c2:	f7fb fb4b 	bl	800375c <HAL_GetTick>
 80080c6:	4602      	mov	r2, r0
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	1ad3      	subs	r3, r2, r3
 80080cc:	69ba      	ldr	r2, [r7, #24]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d302      	bcc.n	80080d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d101      	bne.n	80080dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e04e      	b.n	800817a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 0304 	and.w	r3, r3, #4
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d037      	beq.n	800815a <UART_WaitOnFlagUntilTimeout+0xb2>
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	2b80      	cmp	r3, #128	@ 0x80
 80080ee:	d034      	beq.n	800815a <UART_WaitOnFlagUntilTimeout+0xb2>
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	2b40      	cmp	r3, #64	@ 0x40
 80080f4:	d031      	beq.n	800815a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	69db      	ldr	r3, [r3, #28]
 80080fc:	f003 0308 	and.w	r3, r3, #8
 8008100:	2b08      	cmp	r3, #8
 8008102:	d110      	bne.n	8008126 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2208      	movs	r2, #8
 800810a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800810c:	68f8      	ldr	r0, [r7, #12]
 800810e:	f000 f8ff 	bl	8008310 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2208      	movs	r2, #8
 8008116:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008122:	2301      	movs	r3, #1
 8008124:	e029      	b.n	800817a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69db      	ldr	r3, [r3, #28]
 800812c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008130:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008134:	d111      	bne.n	800815a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800813e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f000 f8e5 	bl	8008310 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2220      	movs	r2, #32
 800814a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e00f      	b.n	800817a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	69da      	ldr	r2, [r3, #28]
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	4013      	ands	r3, r2
 8008164:	68ba      	ldr	r2, [r7, #8]
 8008166:	429a      	cmp	r2, r3
 8008168:	bf0c      	ite	eq
 800816a:	2301      	moveq	r3, #1
 800816c:	2300      	movne	r3, #0
 800816e:	b2db      	uxtb	r3, r3
 8008170:	461a      	mov	r2, r3
 8008172:	79fb      	ldrb	r3, [r7, #7]
 8008174:	429a      	cmp	r2, r3
 8008176:	d0a0      	beq.n	80080ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
	...

08008184 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b096      	sub	sp, #88	@ 0x58
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	4613      	mov	r3, r2
 8008190:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	88fa      	ldrh	r2, [r7, #6]
 800819c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2222      	movs	r2, #34	@ 0x22
 80081ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d028      	beq.n	800820a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081bc:	4a3e      	ldr	r2, [pc, #248]	@ (80082b8 <UART_Start_Receive_DMA+0x134>)
 80081be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081c4:	4a3d      	ldr	r2, [pc, #244]	@ (80082bc <UART_Start_Receive_DMA+0x138>)
 80081c6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081cc:	4a3c      	ldr	r2, [pc, #240]	@ (80082c0 <UART_Start_Receive_DMA+0x13c>)
 80081ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081d4:	2200      	movs	r2, #0
 80081d6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	3324      	adds	r3, #36	@ 0x24
 80081e2:	4619      	mov	r1, r3
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081e8:	461a      	mov	r2, r3
 80081ea:	88fb      	ldrh	r3, [r7, #6]
 80081ec:	f7fb fc80 	bl	8003af0 <HAL_DMA_Start_IT>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d009      	beq.n	800820a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2210      	movs	r2, #16
 80081fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2220      	movs	r2, #32
 8008202:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e051      	b.n	80082ae <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d018      	beq.n	8008244 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008218:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800821a:	e853 3f00 	ldrex	r3, [r3]
 800821e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008222:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008226:	657b      	str	r3, [r7, #84]	@ 0x54
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	461a      	mov	r2, r3
 800822e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008230:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008232:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008234:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008236:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008238:	e841 2300 	strex	r3, r2, [r1]
 800823c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800823e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008240:	2b00      	cmp	r3, #0
 8008242:	d1e6      	bne.n	8008212 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	3308      	adds	r3, #8
 800824a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824e:	e853 3f00 	ldrex	r3, [r3]
 8008252:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008256:	f043 0301 	orr.w	r3, r3, #1
 800825a:	653b      	str	r3, [r7, #80]	@ 0x50
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3308      	adds	r3, #8
 8008262:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008264:	637a      	str	r2, [r7, #52]	@ 0x34
 8008266:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008268:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800826a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800826c:	e841 2300 	strex	r3, r2, [r1]
 8008270:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e5      	bne.n	8008244 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	3308      	adds	r3, #8
 800827e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	e853 3f00 	ldrex	r3, [r3]
 8008286:	613b      	str	r3, [r7, #16]
   return(result);
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800828e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	3308      	adds	r3, #8
 8008296:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008298:	623a      	str	r2, [r7, #32]
 800829a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829c:	69f9      	ldr	r1, [r7, #28]
 800829e:	6a3a      	ldr	r2, [r7, #32]
 80082a0:	e841 2300 	strex	r3, r2, [r1]
 80082a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1e5      	bne.n	8008278 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80082ac:	2300      	movs	r3, #0
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3758      	adds	r7, #88	@ 0x58
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	080083d9 	.word	0x080083d9
 80082bc:	08008505 	.word	0x08008505
 80082c0:	08008543 	.word	0x08008543

080082c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b089      	sub	sp, #36	@ 0x24
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	e853 3f00 	ldrex	r3, [r3]
 80082d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80082e0:	61fb      	str	r3, [r7, #28]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	461a      	mov	r2, r3
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	61bb      	str	r3, [r7, #24]
 80082ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ee:	6979      	ldr	r1, [r7, #20]
 80082f0:	69ba      	ldr	r2, [r7, #24]
 80082f2:	e841 2300 	strex	r3, r2, [r1]
 80082f6:	613b      	str	r3, [r7, #16]
   return(result);
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1e6      	bne.n	80082cc <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2220      	movs	r2, #32
 8008302:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8008304:	bf00      	nop
 8008306:	3724      	adds	r7, #36	@ 0x24
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008310:	b480      	push	{r7}
 8008312:	b095      	sub	sp, #84	@ 0x54
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008328:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800832c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	461a      	mov	r2, r3
 8008334:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008336:	643b      	str	r3, [r7, #64]	@ 0x40
 8008338:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800833c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800833e:	e841 2300 	strex	r3, r2, [r1]
 8008342:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1e6      	bne.n	8008318 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3308      	adds	r3, #8
 8008350:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008352:	6a3b      	ldr	r3, [r7, #32]
 8008354:	e853 3f00 	ldrex	r3, [r3]
 8008358:	61fb      	str	r3, [r7, #28]
   return(result);
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	f023 0301 	bic.w	r3, r3, #1
 8008360:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3308      	adds	r3, #8
 8008368:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800836a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800836c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008370:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008372:	e841 2300 	strex	r3, r2, [r1]
 8008376:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1e5      	bne.n	800834a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008382:	2b01      	cmp	r3, #1
 8008384:	d118      	bne.n	80083b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	e853 3f00 	ldrex	r3, [r3]
 8008392:	60bb      	str	r3, [r7, #8]
   return(result);
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f023 0310 	bic.w	r3, r3, #16
 800839a:	647b      	str	r3, [r7, #68]	@ 0x44
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	461a      	mov	r2, r3
 80083a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083a4:	61bb      	str	r3, [r7, #24]
 80083a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a8:	6979      	ldr	r1, [r7, #20]
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	e841 2300 	strex	r3, r2, [r1]
 80083b0:	613b      	str	r3, [r7, #16]
   return(result);
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1e6      	bne.n	8008386 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2220      	movs	r2, #32
 80083bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80083cc:	bf00      	nop
 80083ce:	3754      	adds	r7, #84	@ 0x54
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr

080083d8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b09c      	sub	sp, #112	@ 0x70
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0320 	and.w	r3, r3, #32
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d171      	bne.n	80084d8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80083f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80083f6:	2200      	movs	r2, #0
 80083f8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800840a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800840c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008410:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	461a      	mov	r2, r3
 8008418:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800841a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800841c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008420:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008422:	e841 2300 	strex	r3, r2, [r1]
 8008426:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008428:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1e6      	bne.n	80083fc <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800842e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3308      	adds	r3, #8
 8008434:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008438:	e853 3f00 	ldrex	r3, [r3]
 800843c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800843e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008440:	f023 0301 	bic.w	r3, r3, #1
 8008444:	667b      	str	r3, [r7, #100]	@ 0x64
 8008446:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	3308      	adds	r3, #8
 800844c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800844e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008450:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008454:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008456:	e841 2300 	strex	r3, r2, [r1]
 800845a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800845c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1e5      	bne.n	800842e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008462:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	3308      	adds	r3, #8
 8008468:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	623b      	str	r3, [r7, #32]
   return(result);
 8008472:	6a3b      	ldr	r3, [r7, #32]
 8008474:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008478:	663b      	str	r3, [r7, #96]	@ 0x60
 800847a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	3308      	adds	r3, #8
 8008480:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008482:	633a      	str	r2, [r7, #48]	@ 0x30
 8008484:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008486:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800848a:	e841 2300 	strex	r3, r2, [r1]
 800848e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1e5      	bne.n	8008462 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008498:	2220      	movs	r2, #32
 800849a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800849e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d118      	bne.n	80084d8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	e853 3f00 	ldrex	r3, [r3]
 80084b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f023 0310 	bic.w	r3, r3, #16
 80084ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	461a      	mov	r2, r3
 80084c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084c4:	61fb      	str	r3, [r7, #28]
 80084c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c8:	69b9      	ldr	r1, [r7, #24]
 80084ca:	69fa      	ldr	r2, [r7, #28]
 80084cc:	e841 2300 	strex	r3, r2, [r1]
 80084d0:	617b      	str	r3, [r7, #20]
   return(result);
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d1e6      	bne.n	80084a6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084da:	2200      	movs	r2, #0
 80084dc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d107      	bne.n	80084f6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80084ec:	4619      	mov	r1, r3
 80084ee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80084f0:	f7f8 ff12 	bl	8001318 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80084f4:	e002      	b.n	80084fc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80084f6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80084f8:	f7ff f9b6 	bl	8007868 <HAL_UART_RxCpltCallback>
}
 80084fc:	bf00      	nop
 80084fe:	3770      	adds	r7, #112	@ 0x70
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008510:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2201      	movs	r2, #1
 8008516:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800851c:	2b01      	cmp	r3, #1
 800851e:	d109      	bne.n	8008534 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008526:	085b      	lsrs	r3, r3, #1
 8008528:	b29b      	uxth	r3, r3
 800852a:	4619      	mov	r1, r3
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f7f8 fef3 	bl	8001318 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008532:	e002      	b.n	800853a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f7ff f9a1 	bl	800787c <HAL_UART_RxHalfCpltCallback>
}
 800853a:	bf00      	nop
 800853c:	3710      	adds	r7, #16
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b086      	sub	sp, #24
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800854e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008554:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800855c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008568:	2b80      	cmp	r3, #128	@ 0x80
 800856a:	d109      	bne.n	8008580 <UART_DMAError+0x3e>
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	2b21      	cmp	r3, #33	@ 0x21
 8008570:	d106      	bne.n	8008580 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2200      	movs	r2, #0
 8008576:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800857a:	6978      	ldr	r0, [r7, #20]
 800857c:	f7ff fea2 	bl	80082c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800858a:	2b40      	cmp	r3, #64	@ 0x40
 800858c:	d109      	bne.n	80085a2 <UART_DMAError+0x60>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2b22      	cmp	r3, #34	@ 0x22
 8008592:	d106      	bne.n	80085a2 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	2200      	movs	r2, #0
 8008598:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800859c:	6978      	ldr	r0, [r7, #20]
 800859e:	f7ff feb7 	bl	8008310 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085a8:	f043 0210 	orr.w	r2, r3, #16
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085b2:	6978      	ldr	r0, [r7, #20]
 80085b4:	f7ff f96c 	bl	8007890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085b8:	bf00      	nop
 80085ba:	3718      	adds	r7, #24
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b084      	sub	sp, #16
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2200      	movs	r2, #0
 80085da:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f7ff f956 	bl	8007890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085e4:	bf00      	nop
 80085e6:	3710      	adds	r7, #16
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b088      	sub	sp, #32
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	e853 3f00 	ldrex	r3, [r3]
 8008600:	60bb      	str	r3, [r7, #8]
   return(result);
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008608:	61fb      	str	r3, [r7, #28]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	461a      	mov	r2, r3
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	61bb      	str	r3, [r7, #24]
 8008614:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008616:	6979      	ldr	r1, [r7, #20]
 8008618:	69ba      	ldr	r2, [r7, #24]
 800861a:	e841 2300 	strex	r3, r2, [r1]
 800861e:	613b      	str	r3, [r7, #16]
   return(result);
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1e6      	bne.n	80085f4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2220      	movs	r2, #32
 800862a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7f8 feb0 	bl	8001398 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008638:	bf00      	nop
 800863a:	3720      	adds	r7, #32
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}

08008640 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008648:	bf00      	nop
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b08c      	sub	sp, #48	@ 0x30
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	4613      	mov	r3, r2
 8008660:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008668:	2b20      	cmp	r3, #32
 800866a:	d142      	bne.n	80086f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d002      	beq.n	8008678 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008672:	88fb      	ldrh	r3, [r7, #6]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d101      	bne.n	800867c <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e03b      	b.n	80086f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2201      	movs	r2, #1
 8008680:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2200      	movs	r2, #0
 8008686:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008688:	88fb      	ldrh	r3, [r7, #6]
 800868a:	461a      	mov	r2, r3
 800868c:	68b9      	ldr	r1, [r7, #8]
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f7ff fd78 	bl	8008184 <UART_Start_Receive_DMA>
 8008694:	4603      	mov	r3, r0
 8008696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800869a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d124      	bne.n	80086ec <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d11d      	bne.n	80086e6 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2210      	movs	r2, #16
 80086b0:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	e853 3f00 	ldrex	r3, [r3]
 80086be:	617b      	str	r3, [r7, #20]
   return(result);
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	f043 0310 	orr.w	r3, r3, #16
 80086c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	461a      	mov	r2, r3
 80086ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80086d2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d4:	6a39      	ldr	r1, [r7, #32]
 80086d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086d8:	e841 2300 	strex	r3, r2, [r1]
 80086dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1e6      	bne.n	80086b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80086e4:	e002      	b.n	80086ec <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80086ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80086f0:	e000      	b.n	80086f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80086f2:	2302      	movs	r3, #2
  }
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3730      	adds	r7, #48	@ 0x30
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <__NVIC_SetPriority>:
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	4603      	mov	r3, r0
 8008704:	6039      	str	r1, [r7, #0]
 8008706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800870c:	2b00      	cmp	r3, #0
 800870e:	db0a      	blt.n	8008726 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	b2da      	uxtb	r2, r3
 8008714:	490c      	ldr	r1, [pc, #48]	@ (8008748 <__NVIC_SetPriority+0x4c>)
 8008716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800871a:	0112      	lsls	r2, r2, #4
 800871c:	b2d2      	uxtb	r2, r2
 800871e:	440b      	add	r3, r1
 8008720:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008724:	e00a      	b.n	800873c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	b2da      	uxtb	r2, r3
 800872a:	4908      	ldr	r1, [pc, #32]	@ (800874c <__NVIC_SetPriority+0x50>)
 800872c:	79fb      	ldrb	r3, [r7, #7]
 800872e:	f003 030f 	and.w	r3, r3, #15
 8008732:	3b04      	subs	r3, #4
 8008734:	0112      	lsls	r2, r2, #4
 8008736:	b2d2      	uxtb	r2, r2
 8008738:	440b      	add	r3, r1
 800873a:	761a      	strb	r2, [r3, #24]
}
 800873c:	bf00      	nop
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr
 8008748:	e000e100 	.word	0xe000e100
 800874c:	e000ed00 	.word	0xe000ed00

08008750 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008750:	b580      	push	{r7, lr}
 8008752:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008754:	4b05      	ldr	r3, [pc, #20]	@ (800876c <SysTick_Handler+0x1c>)
 8008756:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008758:	f001 fe62 	bl	800a420 <xTaskGetSchedulerState>
 800875c:	4603      	mov	r3, r0
 800875e:	2b01      	cmp	r3, #1
 8008760:	d001      	beq.n	8008766 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008762:	f002 fe61 	bl	800b428 <xPortSysTickHandler>
  }
}
 8008766:	bf00      	nop
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	e000e010 	.word	0xe000e010

08008770 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008770:	b580      	push	{r7, lr}
 8008772:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008774:	2100      	movs	r1, #0
 8008776:	f06f 0004 	mvn.w	r0, #4
 800877a:	f7ff ffbf 	bl	80086fc <__NVIC_SetPriority>
#endif
}
 800877e:	bf00      	nop
 8008780:	bd80      	pop	{r7, pc}
	...

08008784 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800878a:	f3ef 8305 	mrs	r3, IPSR
 800878e:	603b      	str	r3, [r7, #0]
  return(result);
 8008790:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008792:	2b00      	cmp	r3, #0
 8008794:	d003      	beq.n	800879e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008796:	f06f 0305 	mvn.w	r3, #5
 800879a:	607b      	str	r3, [r7, #4]
 800879c:	e00c      	b.n	80087b8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800879e:	4b0a      	ldr	r3, [pc, #40]	@ (80087c8 <osKernelInitialize+0x44>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d105      	bne.n	80087b2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80087a6:	4b08      	ldr	r3, [pc, #32]	@ (80087c8 <osKernelInitialize+0x44>)
 80087a8:	2201      	movs	r2, #1
 80087aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80087ac:	2300      	movs	r3, #0
 80087ae:	607b      	str	r3, [r7, #4]
 80087b0:	e002      	b.n	80087b8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80087b2:	f04f 33ff 	mov.w	r3, #4294967295
 80087b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80087b8:	687b      	ldr	r3, [r7, #4]
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	370c      	adds	r7, #12
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	2000064c 	.word	0x2000064c

080087cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b082      	sub	sp, #8
 80087d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087d2:	f3ef 8305 	mrs	r3, IPSR
 80087d6:	603b      	str	r3, [r7, #0]
  return(result);
 80087d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d003      	beq.n	80087e6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80087de:	f06f 0305 	mvn.w	r3, #5
 80087e2:	607b      	str	r3, [r7, #4]
 80087e4:	e010      	b.n	8008808 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80087e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008814 <osKernelStart+0x48>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d109      	bne.n	8008802 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80087ee:	f7ff ffbf 	bl	8008770 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80087f2:	4b08      	ldr	r3, [pc, #32]	@ (8008814 <osKernelStart+0x48>)
 80087f4:	2202      	movs	r2, #2
 80087f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80087f8:	f001 f99e 	bl	8009b38 <vTaskStartScheduler>
      stat = osOK;
 80087fc:	2300      	movs	r3, #0
 80087fe:	607b      	str	r3, [r7, #4]
 8008800:	e002      	b.n	8008808 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008802:	f04f 33ff 	mov.w	r3, #4294967295
 8008806:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008808:	687b      	ldr	r3, [r7, #4]
}
 800880a:	4618      	mov	r0, r3
 800880c:	3708      	adds	r7, #8
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	2000064c 	.word	0x2000064c

08008818 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008818:	b580      	push	{r7, lr}
 800881a:	b08e      	sub	sp, #56	@ 0x38
 800881c:	af04      	add	r7, sp, #16
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008824:	2300      	movs	r3, #0
 8008826:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008828:	f3ef 8305 	mrs	r3, IPSR
 800882c:	617b      	str	r3, [r7, #20]
  return(result);
 800882e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008830:	2b00      	cmp	r3, #0
 8008832:	d17e      	bne.n	8008932 <osThreadNew+0x11a>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d07b      	beq.n	8008932 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800883a:	2380      	movs	r3, #128	@ 0x80
 800883c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800883e:	2318      	movs	r3, #24
 8008840:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008842:	2300      	movs	r3, #0
 8008844:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008846:	f04f 33ff 	mov.w	r3, #4294967295
 800884a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d045      	beq.n	80088de <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d002      	beq.n	8008860 <osThreadNew+0x48>
        name = attr->name;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d002      	beq.n	800886e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d008      	beq.n	8008886 <osThreadNew+0x6e>
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	2b38      	cmp	r3, #56	@ 0x38
 8008878:	d805      	bhi.n	8008886 <osThreadNew+0x6e>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f003 0301 	and.w	r3, r3, #1
 8008882:	2b00      	cmp	r3, #0
 8008884:	d001      	beq.n	800888a <osThreadNew+0x72>
        return (NULL);
 8008886:	2300      	movs	r3, #0
 8008888:	e054      	b.n	8008934 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d003      	beq.n	800889a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	695b      	ldr	r3, [r3, #20]
 8008896:	089b      	lsrs	r3, r3, #2
 8008898:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00e      	beq.n	80088c0 <osThreadNew+0xa8>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	68db      	ldr	r3, [r3, #12]
 80088a6:	2ba7      	cmp	r3, #167	@ 0xa7
 80088a8:	d90a      	bls.n	80088c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d006      	beq.n	80088c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d002      	beq.n	80088c0 <osThreadNew+0xa8>
        mem = 1;
 80088ba:	2301      	movs	r3, #1
 80088bc:	61bb      	str	r3, [r7, #24]
 80088be:	e010      	b.n	80088e2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d10c      	bne.n	80088e2 <osThreadNew+0xca>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d108      	bne.n	80088e2 <osThreadNew+0xca>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	691b      	ldr	r3, [r3, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d104      	bne.n	80088e2 <osThreadNew+0xca>
          mem = 0;
 80088d8:	2300      	movs	r3, #0
 80088da:	61bb      	str	r3, [r7, #24]
 80088dc:	e001      	b.n	80088e2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80088de:	2300      	movs	r3, #0
 80088e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d110      	bne.n	800890a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80088f0:	9202      	str	r2, [sp, #8]
 80088f2:	9301      	str	r3, [sp, #4]
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	6a3a      	ldr	r2, [r7, #32]
 80088fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	f000 ff26 	bl	8009750 <xTaskCreateStatic>
 8008904:	4603      	mov	r3, r0
 8008906:	613b      	str	r3, [r7, #16]
 8008908:	e013      	b.n	8008932 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d110      	bne.n	8008932 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008910:	6a3b      	ldr	r3, [r7, #32]
 8008912:	b29a      	uxth	r2, r3
 8008914:	f107 0310 	add.w	r3, r7, #16
 8008918:	9301      	str	r3, [sp, #4]
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	9300      	str	r3, [sp, #0]
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008922:	68f8      	ldr	r0, [r7, #12]
 8008924:	f000 ff74 	bl	8009810 <xTaskCreate>
 8008928:	4603      	mov	r3, r0
 800892a:	2b01      	cmp	r3, #1
 800892c:	d001      	beq.n	8008932 <osThreadNew+0x11a>
            hTask = NULL;
 800892e:	2300      	movs	r3, #0
 8008930:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008932:	693b      	ldr	r3, [r7, #16]
}
 8008934:	4618      	mov	r0, r3
 8008936:	3728      	adds	r7, #40	@ 0x28
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800893c:	b580      	push	{r7, lr}
 800893e:	b088      	sub	sp, #32
 8008940:	af02      	add	r7, sp, #8
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d002      	beq.n	8008956 <osThreadFlagsSet+0x1a>
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	da03      	bge.n	800895e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8008956:	f06f 0303 	mvn.w	r3, #3
 800895a:	60fb      	str	r3, [r7, #12]
 800895c:	e035      	b.n	80089ca <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800895e:	f04f 33ff 	mov.w	r3, #4294967295
 8008962:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008964:	f3ef 8305 	mrs	r3, IPSR
 8008968:	613b      	str	r3, [r7, #16]
  return(result);
 800896a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800896c:	2b00      	cmp	r3, #0
 800896e:	d01f      	beq.n	80089b0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8008970:	2300      	movs	r3, #0
 8008972:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008974:	f107 0308 	add.w	r3, r7, #8
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	2300      	movs	r3, #0
 800897c:	2201      	movs	r2, #1
 800897e:	6839      	ldr	r1, [r7, #0]
 8008980:	6978      	ldr	r0, [r7, #20]
 8008982:	f001 fefd 	bl	800a780 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008986:	f107 030c 	add.w	r3, r7, #12
 800898a:	2200      	movs	r2, #0
 800898c:	9200      	str	r2, [sp, #0]
 800898e:	2200      	movs	r2, #0
 8008990:	2100      	movs	r1, #0
 8008992:	6978      	ldr	r0, [r7, #20]
 8008994:	f001 fef4 	bl	800a780 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d015      	beq.n	80089ca <osThreadFlagsSet+0x8e>
 800899e:	4b0d      	ldr	r3, [pc, #52]	@ (80089d4 <osThreadFlagsSet+0x98>)
 80089a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089a4:	601a      	str	r2, [r3, #0]
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	f3bf 8f6f 	isb	sy
 80089ae:	e00c      	b.n	80089ca <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80089b0:	2300      	movs	r3, #0
 80089b2:	2201      	movs	r2, #1
 80089b4:	6839      	ldr	r1, [r7, #0]
 80089b6:	6978      	ldr	r0, [r7, #20]
 80089b8:	f001 fe20 	bl	800a5fc <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80089bc:	f107 030c 	add.w	r3, r7, #12
 80089c0:	2200      	movs	r2, #0
 80089c2:	2100      	movs	r1, #0
 80089c4:	6978      	ldr	r0, [r7, #20]
 80089c6:	f001 fe19 	bl	800a5fc <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80089ca:	68fb      	ldr	r3, [r7, #12]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3718      	adds	r7, #24
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	e000ed04 	.word	0xe000ed04

080089d8 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 80089d8:	b580      	push	{r7, lr}
 80089da:	b086      	sub	sp, #24
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089e0:	f3ef 8305 	mrs	r3, IPSR
 80089e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80089e6:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d003      	beq.n	80089f4 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 80089ec:	f06f 0305 	mvn.w	r3, #5
 80089f0:	617b      	str	r3, [r7, #20]
 80089f2:	e02a      	b.n	8008a4a <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	da03      	bge.n	8008a02 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 80089fa:	f06f 0303 	mvn.w	r3, #3
 80089fe:	617b      	str	r3, [r7, #20]
 8008a00:	e023      	b.n	8008a4a <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 8008a02:	f001 fcfd 	bl	800a400 <xTaskGetCurrentTaskHandle>
 8008a06:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8008a08:	f107 0308 	add.w	r3, r7, #8
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	2100      	movs	r1, #0
 8008a10:	6938      	ldr	r0, [r7, #16]
 8008a12:	f001 fdf3 	bl	800a5fc <xTaskGenericNotify>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d113      	bne.n	8008a44 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	43da      	mvns	r2, r3
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	4013      	ands	r3, r2
 8008a28:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 8008a2a:	68b9      	ldr	r1, [r7, #8]
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	2203      	movs	r2, #3
 8008a30:	6938      	ldr	r0, [r7, #16]
 8008a32:	f001 fde3 	bl	800a5fc <xTaskGenericNotify>
 8008a36:	4603      	mov	r3, r0
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d006      	beq.n	8008a4a <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 8008a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a40:	617b      	str	r3, [r7, #20]
 8008a42:	e002      	b.n	8008a4a <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 8008a44:	f04f 33ff 	mov.w	r3, #4294967295
 8008a48:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 8008a4a:	697b      	ldr	r3, [r7, #20]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3718      	adds	r7, #24
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b08c      	sub	sp, #48	@ 0x30
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a60:	f3ef 8305 	mrs	r3, IPSR
 8008a64:	617b      	str	r3, [r7, #20]
  return(result);
 8008a66:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d003      	beq.n	8008a74 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8008a6c:	f06f 0305 	mvn.w	r3, #5
 8008a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a72:	e06b      	b.n	8008b4c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	da03      	bge.n	8008a82 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8008a7a:	f06f 0303 	mvn.w	r3, #3
 8008a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a80:	e064      	b.n	8008b4c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	f003 0302 	and.w	r3, r3, #2
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d002      	beq.n	8008a92 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a90:	e001      	b.n	8008a96 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8008a96:	2300      	movs	r3, #0
 8008a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8008a9e:	f001 f967 	bl	8009d70 <xTaskGetTickCount>
 8008aa2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8008aa4:	f107 0210 	add.w	r2, r7, #16
 8008aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008aac:	2000      	movs	r0, #0
 8008aae:	f001 fd45 	bl	800a53c <xTaskNotifyWait>
 8008ab2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8008ab4:	69fb      	ldr	r3, [r7, #28]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d137      	bne.n	8008b2a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8008aba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	4013      	ands	r3, r2
 8008ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	f003 0301 	and.w	r3, r3, #1
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d00c      	beq.n	8008aee <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8008ad4:	68fa      	ldr	r2, [r7, #12]
 8008ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad8:	4013      	ands	r3, r2
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d032      	beq.n	8008b46 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d10f      	bne.n	8008b06 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008ae6:	f06f 0302 	mvn.w	r3, #2
 8008aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008aec:	e02e      	b.n	8008b4c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8008aee:	68fa      	ldr	r2, [r7, #12]
 8008af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008af2:	4013      	ands	r3, r2
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d128      	bne.n	8008b4a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d103      	bne.n	8008b06 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008afe:	f06f 0302 	mvn.w	r3, #2
 8008b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008b04:	e022      	b.n	8008b4c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8008b06:	f001 f933 	bl	8009d70 <xTaskGetTickCount>
 8008b0a:	4602      	mov	r2, r0
 8008b0c:	6a3b      	ldr	r3, [r7, #32]
 8008b0e:	1ad3      	subs	r3, r2, r3
 8008b10:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8008b12:	69ba      	ldr	r2, [r7, #24]
 8008b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d902      	bls.n	8008b20 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b1e:	e00e      	b.n	8008b3e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8008b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b22:	69bb      	ldr	r3, [r7, #24]
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b28:	e009      	b.n	8008b3e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d103      	bne.n	8008b38 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8008b30:	f06f 0302 	mvn.w	r3, #2
 8008b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b36:	e002      	b.n	8008b3e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8008b38:	f06f 0301 	mvn.w	r3, #1
 8008b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1af      	bne.n	8008aa4 <osThreadFlagsWait+0x50>
 8008b44:	e002      	b.n	8008b4c <osThreadFlagsWait+0xf8>
            break;
 8008b46:	bf00      	nop
 8008b48:	e000      	b.n	8008b4c <osThreadFlagsWait+0xf8>
            break;
 8008b4a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8008b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3730      	adds	r7, #48	@ 0x30
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b084      	sub	sp, #16
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b5e:	f3ef 8305 	mrs	r3, IPSR
 8008b62:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b64:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d003      	beq.n	8008b72 <osDelay+0x1c>
    stat = osErrorISR;
 8008b6a:	f06f 0305 	mvn.w	r3, #5
 8008b6e:	60fb      	str	r3, [r7, #12]
 8008b70:	e007      	b.n	8008b82 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008b72:	2300      	movs	r3, #0
 8008b74:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d002      	beq.n	8008b82 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 ffa5 	bl	8009acc <vTaskDelay>
    }
  }

  return (stat);
 8008b82:	68fb      	ldr	r3, [r7, #12]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008b8c:	b480      	push	{r7}
 8008b8e:	b085      	sub	sp, #20
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	4a07      	ldr	r2, [pc, #28]	@ (8008bb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8008b9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	4a06      	ldr	r2, [pc, #24]	@ (8008bbc <vApplicationGetIdleTaskMemory+0x30>)
 8008ba2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2280      	movs	r2, #128	@ 0x80
 8008ba8:	601a      	str	r2, [r3, #0]
}
 8008baa:	bf00      	nop
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	20000650 	.word	0x20000650
 8008bbc:	200006f8 	.word	0x200006f8

08008bc0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008bc0:	b480      	push	{r7}
 8008bc2:	b085      	sub	sp, #20
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	60f8      	str	r0, [r7, #12]
 8008bc8:	60b9      	str	r1, [r7, #8]
 8008bca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	4a07      	ldr	r2, [pc, #28]	@ (8008bec <vApplicationGetTimerTaskMemory+0x2c>)
 8008bd0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	4a06      	ldr	r2, [pc, #24]	@ (8008bf0 <vApplicationGetTimerTaskMemory+0x30>)
 8008bd6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008bde:	601a      	str	r2, [r3, #0]
}
 8008be0:	bf00      	nop
 8008be2:	3714      	adds	r7, #20
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr
 8008bec:	200008f8 	.word	0x200008f8
 8008bf0:	200009a0 	.word	0x200009a0

08008bf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b083      	sub	sp, #12
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f103 0208 	add.w	r2, r3, #8
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f04f 32ff 	mov.w	r2, #4294967295
 8008c0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f103 0208 	add.w	r2, r3, #8
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f103 0208 	add.w	r2, r3, #8
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c28:	bf00      	nop
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c42:	bf00      	nop
 8008c44:	370c      	adds	r7, #12
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr

08008c4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c4e:	b480      	push	{r7}
 8008c50:	b085      	sub	sp, #20
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
 8008c56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	689a      	ldr	r2, [r3, #8]
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	683a      	ldr	r2, [r7, #0]
 8008c78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	1c5a      	adds	r2, r3, #1
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	601a      	str	r2, [r3, #0]
}
 8008c8a:	bf00      	nop
 8008c8c:	3714      	adds	r7, #20
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr

08008c96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c96:	b480      	push	{r7}
 8008c98:	b085      	sub	sp, #20
 8008c9a:	af00      	add	r7, sp, #0
 8008c9c:	6078      	str	r0, [r7, #4]
 8008c9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cac:	d103      	bne.n	8008cb6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	e00c      	b.n	8008cd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	3308      	adds	r3, #8
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	e002      	b.n	8008cc4 <vListInsert+0x2e>
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	60fb      	str	r3, [r7, #12]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d2f6      	bcs.n	8008cbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	685a      	ldr	r2, [r3, #4]
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	683a      	ldr	r2, [r7, #0]
 8008cde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	683a      	ldr	r2, [r7, #0]
 8008cea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	1c5a      	adds	r2, r3, #1
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	601a      	str	r2, [r3, #0]
}
 8008cfc:	bf00      	nop
 8008cfe:	3714      	adds	r7, #20
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	691b      	ldr	r3, [r3, #16]
 8008d14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	6892      	ldr	r2, [r2, #8]
 8008d1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	6852      	ldr	r2, [r2, #4]
 8008d28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d103      	bne.n	8008d3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	689a      	ldr	r2, [r3, #8]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	1e5a      	subs	r2, r3, #1
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3714      	adds	r7, #20
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d10b      	bne.n	8008d88 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d74:	f383 8811 	msr	BASEPRI, r3
 8008d78:	f3bf 8f6f 	isb	sy
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008d82:	bf00      	nop
 8008d84:	bf00      	nop
 8008d86:	e7fd      	b.n	8008d84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008d88:	f002 fabe 	bl	800b308 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d94:	68f9      	ldr	r1, [r7, #12]
 8008d96:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d98:	fb01 f303 	mul.w	r3, r1, r3
 8008d9c:	441a      	add	r2, r3
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db8:	3b01      	subs	r3, #1
 8008dba:	68f9      	ldr	r1, [r7, #12]
 8008dbc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008dbe:	fb01 f303 	mul.w	r3, r1, r3
 8008dc2:	441a      	add	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	22ff      	movs	r2, #255	@ 0xff
 8008dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	22ff      	movs	r2, #255	@ 0xff
 8008dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d114      	bne.n	8008e08 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d01a      	beq.n	8008e1c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	3310      	adds	r3, #16
 8008dea:	4618      	mov	r0, r3
 8008dec:	f001 f942 	bl	800a074 <xTaskRemoveFromEventList>
 8008df0:	4603      	mov	r3, r0
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d012      	beq.n	8008e1c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008df6:	4b0d      	ldr	r3, [pc, #52]	@ (8008e2c <xQueueGenericReset+0xd0>)
 8008df8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dfc:	601a      	str	r2, [r3, #0]
 8008dfe:	f3bf 8f4f 	dsb	sy
 8008e02:	f3bf 8f6f 	isb	sy
 8008e06:	e009      	b.n	8008e1c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	3310      	adds	r3, #16
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7ff fef1 	bl	8008bf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	3324      	adds	r3, #36	@ 0x24
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7ff feec 	bl	8008bf4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008e1c:	f002 faa6 	bl	800b36c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008e20:	2301      	movs	r3, #1
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3710      	adds	r7, #16
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}
 8008e2a:	bf00      	nop
 8008e2c:	e000ed04 	.word	0xe000ed04

08008e30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b08e      	sub	sp, #56	@ 0x38
 8008e34:	af02      	add	r7, sp, #8
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
 8008e3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d10b      	bne.n	8008e5c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e48:	f383 8811 	msr	BASEPRI, r3
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e56:	bf00      	nop
 8008e58:	bf00      	nop
 8008e5a:	e7fd      	b.n	8008e58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d10b      	bne.n	8008e7a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e66:	f383 8811 	msr	BASEPRI, r3
 8008e6a:	f3bf 8f6f 	isb	sy
 8008e6e:	f3bf 8f4f 	dsb	sy
 8008e72:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008e74:	bf00      	nop
 8008e76:	bf00      	nop
 8008e78:	e7fd      	b.n	8008e76 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d002      	beq.n	8008e86 <xQueueGenericCreateStatic+0x56>
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d001      	beq.n	8008e8a <xQueueGenericCreateStatic+0x5a>
 8008e86:	2301      	movs	r3, #1
 8008e88:	e000      	b.n	8008e8c <xQueueGenericCreateStatic+0x5c>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10b      	bne.n	8008ea8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e94:	f383 8811 	msr	BASEPRI, r3
 8008e98:	f3bf 8f6f 	isb	sy
 8008e9c:	f3bf 8f4f 	dsb	sy
 8008ea0:	623b      	str	r3, [r7, #32]
}
 8008ea2:	bf00      	nop
 8008ea4:	bf00      	nop
 8008ea6:	e7fd      	b.n	8008ea4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d102      	bne.n	8008eb4 <xQueueGenericCreateStatic+0x84>
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d101      	bne.n	8008eb8 <xQueueGenericCreateStatic+0x88>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e000      	b.n	8008eba <xQueueGenericCreateStatic+0x8a>
 8008eb8:	2300      	movs	r3, #0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d10b      	bne.n	8008ed6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec2:	f383 8811 	msr	BASEPRI, r3
 8008ec6:	f3bf 8f6f 	isb	sy
 8008eca:	f3bf 8f4f 	dsb	sy
 8008ece:	61fb      	str	r3, [r7, #28]
}
 8008ed0:	bf00      	nop
 8008ed2:	bf00      	nop
 8008ed4:	e7fd      	b.n	8008ed2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008ed6:	2350      	movs	r3, #80	@ 0x50
 8008ed8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	2b50      	cmp	r3, #80	@ 0x50
 8008ede:	d00b      	beq.n	8008ef8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee4:	f383 8811 	msr	BASEPRI, r3
 8008ee8:	f3bf 8f6f 	isb	sy
 8008eec:	f3bf 8f4f 	dsb	sy
 8008ef0:	61bb      	str	r3, [r7, #24]
}
 8008ef2:	bf00      	nop
 8008ef4:	bf00      	nop
 8008ef6:	e7fd      	b.n	8008ef4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ef8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d00d      	beq.n	8008f20 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f06:	2201      	movs	r2, #1
 8008f08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f0c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	4613      	mov	r3, r2
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	68b9      	ldr	r1, [r7, #8]
 8008f1a:	68f8      	ldr	r0, [r7, #12]
 8008f1c:	f000 f805 	bl	8008f2a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3730      	adds	r7, #48	@ 0x30
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b084      	sub	sp, #16
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	60f8      	str	r0, [r7, #12]
 8008f32:	60b9      	str	r1, [r7, #8]
 8008f34:	607a      	str	r2, [r7, #4]
 8008f36:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d103      	bne.n	8008f46 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	69ba      	ldr	r2, [r7, #24]
 8008f42:	601a      	str	r2, [r3, #0]
 8008f44:	e002      	b.n	8008f4c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	68ba      	ldr	r2, [r7, #8]
 8008f56:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008f58:	2101      	movs	r1, #1
 8008f5a:	69b8      	ldr	r0, [r7, #24]
 8008f5c:	f7ff fefe 	bl	8008d5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	78fa      	ldrb	r2, [r7, #3]
 8008f64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008f68:	bf00      	nop
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b08e      	sub	sp, #56	@ 0x38
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]
 8008f7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d10b      	bne.n	8008fa4 <xQueueGenericSend+0x34>
	__asm volatile
 8008f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f90:	f383 8811 	msr	BASEPRI, r3
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f9e:	bf00      	nop
 8008fa0:	bf00      	nop
 8008fa2:	e7fd      	b.n	8008fa0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d103      	bne.n	8008fb2 <xQueueGenericSend+0x42>
 8008faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d101      	bne.n	8008fb6 <xQueueGenericSend+0x46>
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	e000      	b.n	8008fb8 <xQueueGenericSend+0x48>
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d10b      	bne.n	8008fd4 <xQueueGenericSend+0x64>
	__asm volatile
 8008fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc0:	f383 8811 	msr	BASEPRI, r3
 8008fc4:	f3bf 8f6f 	isb	sy
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008fce:	bf00      	nop
 8008fd0:	bf00      	nop
 8008fd2:	e7fd      	b.n	8008fd0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	d103      	bne.n	8008fe2 <xQueueGenericSend+0x72>
 8008fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d101      	bne.n	8008fe6 <xQueueGenericSend+0x76>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e000      	b.n	8008fe8 <xQueueGenericSend+0x78>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d10b      	bne.n	8009004 <xQueueGenericSend+0x94>
	__asm volatile
 8008fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff0:	f383 8811 	msr	BASEPRI, r3
 8008ff4:	f3bf 8f6f 	isb	sy
 8008ff8:	f3bf 8f4f 	dsb	sy
 8008ffc:	623b      	str	r3, [r7, #32]
}
 8008ffe:	bf00      	nop
 8009000:	bf00      	nop
 8009002:	e7fd      	b.n	8009000 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009004:	f001 fa0c 	bl	800a420 <xTaskGetSchedulerState>
 8009008:	4603      	mov	r3, r0
 800900a:	2b00      	cmp	r3, #0
 800900c:	d102      	bne.n	8009014 <xQueueGenericSend+0xa4>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d101      	bne.n	8009018 <xQueueGenericSend+0xa8>
 8009014:	2301      	movs	r3, #1
 8009016:	e000      	b.n	800901a <xQueueGenericSend+0xaa>
 8009018:	2300      	movs	r3, #0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10b      	bne.n	8009036 <xQueueGenericSend+0xc6>
	__asm volatile
 800901e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	61fb      	str	r3, [r7, #28]
}
 8009030:	bf00      	nop
 8009032:	bf00      	nop
 8009034:	e7fd      	b.n	8009032 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009036:	f002 f967 	bl	800b308 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800903a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800903c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800903e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009042:	429a      	cmp	r2, r3
 8009044:	d302      	bcc.n	800904c <xQueueGenericSend+0xdc>
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	2b02      	cmp	r3, #2
 800904a:	d129      	bne.n	80090a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800904c:	683a      	ldr	r2, [r7, #0]
 800904e:	68b9      	ldr	r1, [r7, #8]
 8009050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009052:	f000 fa0f 	bl	8009474 <prvCopyDataToQueue>
 8009056:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800905c:	2b00      	cmp	r3, #0
 800905e:	d010      	beq.n	8009082 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009062:	3324      	adds	r3, #36	@ 0x24
 8009064:	4618      	mov	r0, r3
 8009066:	f001 f805 	bl	800a074 <xTaskRemoveFromEventList>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d013      	beq.n	8009098 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009070:	4b3f      	ldr	r3, [pc, #252]	@ (8009170 <xQueueGenericSend+0x200>)
 8009072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009076:	601a      	str	r2, [r3, #0]
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	e00a      	b.n	8009098 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009084:	2b00      	cmp	r3, #0
 8009086:	d007      	beq.n	8009098 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009088:	4b39      	ldr	r3, [pc, #228]	@ (8009170 <xQueueGenericSend+0x200>)
 800908a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800908e:	601a      	str	r2, [r3, #0]
 8009090:	f3bf 8f4f 	dsb	sy
 8009094:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009098:	f002 f968 	bl	800b36c <vPortExitCritical>
				return pdPASS;
 800909c:	2301      	movs	r3, #1
 800909e:	e063      	b.n	8009168 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d103      	bne.n	80090ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80090a6:	f002 f961 	bl	800b36c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80090aa:	2300      	movs	r3, #0
 80090ac:	e05c      	b.n	8009168 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80090ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d106      	bne.n	80090c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80090b4:	f107 0314 	add.w	r3, r7, #20
 80090b8:	4618      	mov	r0, r3
 80090ba:	f001 f83f 	bl	800a13c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80090be:	2301      	movs	r3, #1
 80090c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80090c2:	f002 f953 	bl	800b36c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80090c6:	f000 fda7 	bl	8009c18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80090ca:	f002 f91d 	bl	800b308 <vPortEnterCritical>
 80090ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090d4:	b25b      	sxtb	r3, r3
 80090d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090da:	d103      	bne.n	80090e4 <xQueueGenericSend+0x174>
 80090dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090de:	2200      	movs	r2, #0
 80090e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090ea:	b25b      	sxtb	r3, r3
 80090ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f0:	d103      	bne.n	80090fa <xQueueGenericSend+0x18a>
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	2200      	movs	r2, #0
 80090f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090fa:	f002 f937 	bl	800b36c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090fe:	1d3a      	adds	r2, r7, #4
 8009100:	f107 0314 	add.w	r3, r7, #20
 8009104:	4611      	mov	r1, r2
 8009106:	4618      	mov	r0, r3
 8009108:	f001 f82e 	bl	800a168 <xTaskCheckForTimeOut>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	d124      	bne.n	800915c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009112:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009114:	f000 faa6 	bl	8009664 <prvIsQueueFull>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d018      	beq.n	8009150 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800911e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009120:	3310      	adds	r3, #16
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	4611      	mov	r1, r2
 8009126:	4618      	mov	r0, r3
 8009128:	f000 ff52 	bl	8009fd0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800912c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800912e:	f000 fa31 	bl	8009594 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009132:	f000 fd7f 	bl	8009c34 <xTaskResumeAll>
 8009136:	4603      	mov	r3, r0
 8009138:	2b00      	cmp	r3, #0
 800913a:	f47f af7c 	bne.w	8009036 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800913e:	4b0c      	ldr	r3, [pc, #48]	@ (8009170 <xQueueGenericSend+0x200>)
 8009140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009144:	601a      	str	r2, [r3, #0]
 8009146:	f3bf 8f4f 	dsb	sy
 800914a:	f3bf 8f6f 	isb	sy
 800914e:	e772      	b.n	8009036 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009150:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009152:	f000 fa1f 	bl	8009594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009156:	f000 fd6d 	bl	8009c34 <xTaskResumeAll>
 800915a:	e76c      	b.n	8009036 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800915c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800915e:	f000 fa19 	bl	8009594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009162:	f000 fd67 	bl	8009c34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009166:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009168:	4618      	mov	r0, r3
 800916a:	3738      	adds	r7, #56	@ 0x38
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}
 8009170:	e000ed04 	.word	0xe000ed04

08009174 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b090      	sub	sp, #64	@ 0x40
 8009178:	af00      	add	r7, sp, #0
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	60b9      	str	r1, [r7, #8]
 800917e:	607a      	str	r2, [r7, #4]
 8009180:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009188:	2b00      	cmp	r3, #0
 800918a:	d10b      	bne.n	80091a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800918c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009190:	f383 8811 	msr	BASEPRI, r3
 8009194:	f3bf 8f6f 	isb	sy
 8009198:	f3bf 8f4f 	dsb	sy
 800919c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800919e:	bf00      	nop
 80091a0:	bf00      	nop
 80091a2:	e7fd      	b.n	80091a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d103      	bne.n	80091b2 <xQueueGenericSendFromISR+0x3e>
 80091aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d101      	bne.n	80091b6 <xQueueGenericSendFromISR+0x42>
 80091b2:	2301      	movs	r3, #1
 80091b4:	e000      	b.n	80091b8 <xQueueGenericSendFromISR+0x44>
 80091b6:	2300      	movs	r3, #0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d10b      	bne.n	80091d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80091bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c0:	f383 8811 	msr	BASEPRI, r3
 80091c4:	f3bf 8f6f 	isb	sy
 80091c8:	f3bf 8f4f 	dsb	sy
 80091cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80091ce:	bf00      	nop
 80091d0:	bf00      	nop
 80091d2:	e7fd      	b.n	80091d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	2b02      	cmp	r3, #2
 80091d8:	d103      	bne.n	80091e2 <xQueueGenericSendFromISR+0x6e>
 80091da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091de:	2b01      	cmp	r3, #1
 80091e0:	d101      	bne.n	80091e6 <xQueueGenericSendFromISR+0x72>
 80091e2:	2301      	movs	r3, #1
 80091e4:	e000      	b.n	80091e8 <xQueueGenericSendFromISR+0x74>
 80091e6:	2300      	movs	r3, #0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10b      	bne.n	8009204 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80091ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f0:	f383 8811 	msr	BASEPRI, r3
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	f3bf 8f4f 	dsb	sy
 80091fc:	623b      	str	r3, [r7, #32]
}
 80091fe:	bf00      	nop
 8009200:	bf00      	nop
 8009202:	e7fd      	b.n	8009200 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009204:	f002 f960 	bl	800b4c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009208:	f3ef 8211 	mrs	r2, BASEPRI
 800920c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009210:	f383 8811 	msr	BASEPRI, r3
 8009214:	f3bf 8f6f 	isb	sy
 8009218:	f3bf 8f4f 	dsb	sy
 800921c:	61fa      	str	r2, [r7, #28]
 800921e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009220:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009222:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009226:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800922a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800922c:	429a      	cmp	r2, r3
 800922e:	d302      	bcc.n	8009236 <xQueueGenericSendFromISR+0xc2>
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	2b02      	cmp	r3, #2
 8009234:	d12f      	bne.n	8009296 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009238:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800923c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009244:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009246:	683a      	ldr	r2, [r7, #0]
 8009248:	68b9      	ldr	r1, [r7, #8]
 800924a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800924c:	f000 f912 	bl	8009474 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009250:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009258:	d112      	bne.n	8009280 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800925a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800925c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800925e:	2b00      	cmp	r3, #0
 8009260:	d016      	beq.n	8009290 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009264:	3324      	adds	r3, #36	@ 0x24
 8009266:	4618      	mov	r0, r3
 8009268:	f000 ff04 	bl	800a074 <xTaskRemoveFromEventList>
 800926c:	4603      	mov	r3, r0
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00e      	beq.n	8009290 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00b      	beq.n	8009290 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	601a      	str	r2, [r3, #0]
 800927e:	e007      	b.n	8009290 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009280:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009284:	3301      	adds	r3, #1
 8009286:	b2db      	uxtb	r3, r3
 8009288:	b25a      	sxtb	r2, r3
 800928a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009290:	2301      	movs	r3, #1
 8009292:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009294:	e001      	b.n	800929a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009296:	2300      	movs	r3, #0
 8009298:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800929a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800929c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80092a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80092a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3740      	adds	r7, #64	@ 0x40
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b08c      	sub	sp, #48	@ 0x30
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80092bc:	2300      	movs	r3, #0
 80092be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80092c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d10b      	bne.n	80092e2 <xQueueReceive+0x32>
	__asm volatile
 80092ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ce:	f383 8811 	msr	BASEPRI, r3
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	f3bf 8f4f 	dsb	sy
 80092da:	623b      	str	r3, [r7, #32]
}
 80092dc:	bf00      	nop
 80092de:	bf00      	nop
 80092e0:	e7fd      	b.n	80092de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d103      	bne.n	80092f0 <xQueueReceive+0x40>
 80092e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d101      	bne.n	80092f4 <xQueueReceive+0x44>
 80092f0:	2301      	movs	r3, #1
 80092f2:	e000      	b.n	80092f6 <xQueueReceive+0x46>
 80092f4:	2300      	movs	r3, #0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10b      	bne.n	8009312 <xQueueReceive+0x62>
	__asm volatile
 80092fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	61fb      	str	r3, [r7, #28]
}
 800930c:	bf00      	nop
 800930e:	bf00      	nop
 8009310:	e7fd      	b.n	800930e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009312:	f001 f885 	bl	800a420 <xTaskGetSchedulerState>
 8009316:	4603      	mov	r3, r0
 8009318:	2b00      	cmp	r3, #0
 800931a:	d102      	bne.n	8009322 <xQueueReceive+0x72>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d101      	bne.n	8009326 <xQueueReceive+0x76>
 8009322:	2301      	movs	r3, #1
 8009324:	e000      	b.n	8009328 <xQueueReceive+0x78>
 8009326:	2300      	movs	r3, #0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d10b      	bne.n	8009344 <xQueueReceive+0x94>
	__asm volatile
 800932c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009330:	f383 8811 	msr	BASEPRI, r3
 8009334:	f3bf 8f6f 	isb	sy
 8009338:	f3bf 8f4f 	dsb	sy
 800933c:	61bb      	str	r3, [r7, #24]
}
 800933e:	bf00      	nop
 8009340:	bf00      	nop
 8009342:	e7fd      	b.n	8009340 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009344:	f001 ffe0 	bl	800b308 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800934c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800934e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009350:	2b00      	cmp	r3, #0
 8009352:	d01f      	beq.n	8009394 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009354:	68b9      	ldr	r1, [r7, #8]
 8009356:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009358:	f000 f8f6 	bl	8009548 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800935c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935e:	1e5a      	subs	r2, r3, #1
 8009360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009362:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00f      	beq.n	800938c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800936c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800936e:	3310      	adds	r3, #16
 8009370:	4618      	mov	r0, r3
 8009372:	f000 fe7f 	bl	800a074 <xTaskRemoveFromEventList>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d007      	beq.n	800938c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800937c:	4b3c      	ldr	r3, [pc, #240]	@ (8009470 <xQueueReceive+0x1c0>)
 800937e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	f3bf 8f4f 	dsb	sy
 8009388:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800938c:	f001 ffee 	bl	800b36c <vPortExitCritical>
				return pdPASS;
 8009390:	2301      	movs	r3, #1
 8009392:	e069      	b.n	8009468 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d103      	bne.n	80093a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800939a:	f001 ffe7 	bl	800b36c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800939e:	2300      	movs	r3, #0
 80093a0:	e062      	b.n	8009468 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d106      	bne.n	80093b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093a8:	f107 0310 	add.w	r3, r7, #16
 80093ac:	4618      	mov	r0, r3
 80093ae:	f000 fec5 	bl	800a13c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093b2:	2301      	movs	r3, #1
 80093b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093b6:	f001 ffd9 	bl	800b36c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093ba:	f000 fc2d 	bl	8009c18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093be:	f001 ffa3 	bl	800b308 <vPortEnterCritical>
 80093c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093c8:	b25b      	sxtb	r3, r3
 80093ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ce:	d103      	bne.n	80093d8 <xQueueReceive+0x128>
 80093d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d2:	2200      	movs	r2, #0
 80093d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093de:	b25b      	sxtb	r3, r3
 80093e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e4:	d103      	bne.n	80093ee <xQueueReceive+0x13e>
 80093e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e8:	2200      	movs	r2, #0
 80093ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093ee:	f001 ffbd 	bl	800b36c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093f2:	1d3a      	adds	r2, r7, #4
 80093f4:	f107 0310 	add.w	r3, r7, #16
 80093f8:	4611      	mov	r1, r2
 80093fa:	4618      	mov	r0, r3
 80093fc:	f000 feb4 	bl	800a168 <xTaskCheckForTimeOut>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d123      	bne.n	800944e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009408:	f000 f916 	bl	8009638 <prvIsQueueEmpty>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d017      	beq.n	8009442 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009414:	3324      	adds	r3, #36	@ 0x24
 8009416:	687a      	ldr	r2, [r7, #4]
 8009418:	4611      	mov	r1, r2
 800941a:	4618      	mov	r0, r3
 800941c:	f000 fdd8 	bl	8009fd0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009420:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009422:	f000 f8b7 	bl	8009594 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009426:	f000 fc05 	bl	8009c34 <xTaskResumeAll>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d189      	bne.n	8009344 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009430:	4b0f      	ldr	r3, [pc, #60]	@ (8009470 <xQueueReceive+0x1c0>)
 8009432:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009436:	601a      	str	r2, [r3, #0]
 8009438:	f3bf 8f4f 	dsb	sy
 800943c:	f3bf 8f6f 	isb	sy
 8009440:	e780      	b.n	8009344 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009442:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009444:	f000 f8a6 	bl	8009594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009448:	f000 fbf4 	bl	8009c34 <xTaskResumeAll>
 800944c:	e77a      	b.n	8009344 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800944e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009450:	f000 f8a0 	bl	8009594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009454:	f000 fbee 	bl	8009c34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009458:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800945a:	f000 f8ed 	bl	8009638 <prvIsQueueEmpty>
 800945e:	4603      	mov	r3, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	f43f af6f 	beq.w	8009344 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009466:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009468:	4618      	mov	r0, r3
 800946a:	3730      	adds	r7, #48	@ 0x30
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}
 8009470:	e000ed04 	.word	0xe000ed04

08009474 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b086      	sub	sp, #24
 8009478:	af00      	add	r7, sp, #0
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	60b9      	str	r1, [r7, #8]
 800947e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009480:	2300      	movs	r3, #0
 8009482:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009488:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800948e:	2b00      	cmp	r3, #0
 8009490:	d10d      	bne.n	80094ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d14d      	bne.n	8009536 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	4618      	mov	r0, r3
 80094a0:	f000 ffdc 	bl	800a45c <xTaskPriorityDisinherit>
 80094a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2200      	movs	r2, #0
 80094aa:	609a      	str	r2, [r3, #8]
 80094ac:	e043      	b.n	8009536 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d119      	bne.n	80094e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	6858      	ldr	r0, [r3, #4]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094bc:	461a      	mov	r2, r3
 80094be:	68b9      	ldr	r1, [r7, #8]
 80094c0:	f003 fa47 	bl	800c952 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	685a      	ldr	r2, [r3, #4]
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094cc:	441a      	add	r2, r3
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	685a      	ldr	r2, [r3, #4]
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	429a      	cmp	r2, r3
 80094dc:	d32b      	bcc.n	8009536 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	605a      	str	r2, [r3, #4]
 80094e6:	e026      	b.n	8009536 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	68d8      	ldr	r0, [r3, #12]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094f0:	461a      	mov	r2, r3
 80094f2:	68b9      	ldr	r1, [r7, #8]
 80094f4:	f003 fa2d 	bl	800c952 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	68da      	ldr	r2, [r3, #12]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009500:	425b      	negs	r3, r3
 8009502:	441a      	add	r2, r3
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	68da      	ldr	r2, [r3, #12]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	429a      	cmp	r2, r3
 8009512:	d207      	bcs.n	8009524 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	689a      	ldr	r2, [r3, #8]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800951c:	425b      	negs	r3, r3
 800951e:	441a      	add	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2b02      	cmp	r3, #2
 8009528:	d105      	bne.n	8009536 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d002      	beq.n	8009536 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	3b01      	subs	r3, #1
 8009534:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	1c5a      	adds	r2, r3, #1
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800953e:	697b      	ldr	r3, [r7, #20]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3718      	adds	r7, #24
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b082      	sub	sp, #8
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009556:	2b00      	cmp	r3, #0
 8009558:	d018      	beq.n	800958c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	68da      	ldr	r2, [r3, #12]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009562:	441a      	add	r2, r3
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	68da      	ldr	r2, [r3, #12]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	429a      	cmp	r2, r3
 8009572:	d303      	bcc.n	800957c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681a      	ldr	r2, [r3, #0]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68d9      	ldr	r1, [r3, #12]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009584:	461a      	mov	r2, r3
 8009586:	6838      	ldr	r0, [r7, #0]
 8009588:	f003 f9e3 	bl	800c952 <memcpy>
	}
}
 800958c:	bf00      	nop
 800958e:	3708      	adds	r7, #8
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800959c:	f001 feb4 	bl	800b308 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095a8:	e011      	b.n	80095ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d012      	beq.n	80095d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	3324      	adds	r3, #36	@ 0x24
 80095b6:	4618      	mov	r0, r3
 80095b8:	f000 fd5c 	bl	800a074 <xTaskRemoveFromEventList>
 80095bc:	4603      	mov	r3, r0
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d001      	beq.n	80095c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80095c2:	f000 fe35 	bl	800a230 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80095c6:	7bfb      	ldrb	r3, [r7, #15]
 80095c8:	3b01      	subs	r3, #1
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	dce9      	bgt.n	80095aa <prvUnlockQueue+0x16>
 80095d6:	e000      	b.n	80095da <prvUnlockQueue+0x46>
					break;
 80095d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	22ff      	movs	r2, #255	@ 0xff
 80095de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80095e2:	f001 fec3 	bl	800b36c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80095e6:	f001 fe8f 	bl	800b308 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80095f2:	e011      	b.n	8009618 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	691b      	ldr	r3, [r3, #16]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d012      	beq.n	8009622 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	3310      	adds	r3, #16
 8009600:	4618      	mov	r0, r3
 8009602:	f000 fd37 	bl	800a074 <xTaskRemoveFromEventList>
 8009606:	4603      	mov	r3, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	d001      	beq.n	8009610 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800960c:	f000 fe10 	bl	800a230 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009610:	7bbb      	ldrb	r3, [r7, #14]
 8009612:	3b01      	subs	r3, #1
 8009614:	b2db      	uxtb	r3, r3
 8009616:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009618:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800961c:	2b00      	cmp	r3, #0
 800961e:	dce9      	bgt.n	80095f4 <prvUnlockQueue+0x60>
 8009620:	e000      	b.n	8009624 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009622:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	22ff      	movs	r2, #255	@ 0xff
 8009628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800962c:	f001 fe9e 	bl	800b36c <vPortExitCritical>
}
 8009630:	bf00      	nop
 8009632:	3710      	adds	r7, #16
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b084      	sub	sp, #16
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009640:	f001 fe62 	bl	800b308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009648:	2b00      	cmp	r3, #0
 800964a:	d102      	bne.n	8009652 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800964c:	2301      	movs	r3, #1
 800964e:	60fb      	str	r3, [r7, #12]
 8009650:	e001      	b.n	8009656 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009652:	2300      	movs	r3, #0
 8009654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009656:	f001 fe89 	bl	800b36c <vPortExitCritical>

	return xReturn;
 800965a:	68fb      	ldr	r3, [r7, #12]
}
 800965c:	4618      	mov	r0, r3
 800965e:	3710      	adds	r7, #16
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800966c:	f001 fe4c 	bl	800b308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009678:	429a      	cmp	r2, r3
 800967a:	d102      	bne.n	8009682 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800967c:	2301      	movs	r3, #1
 800967e:	60fb      	str	r3, [r7, #12]
 8009680:	e001      	b.n	8009686 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009682:	2300      	movs	r3, #0
 8009684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009686:	f001 fe71 	bl	800b36c <vPortExitCritical>

	return xReturn;
 800968a:	68fb      	ldr	r3, [r7, #12]
}
 800968c:	4618      	mov	r0, r3
 800968e:	3710      	adds	r7, #16
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009694:	b480      	push	{r7}
 8009696:	b085      	sub	sp, #20
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
 800969c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800969e:	2300      	movs	r3, #0
 80096a0:	60fb      	str	r3, [r7, #12]
 80096a2:	e014      	b.n	80096ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80096a4:	4a0f      	ldr	r2, [pc, #60]	@ (80096e4 <vQueueAddToRegistry+0x50>)
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d10b      	bne.n	80096c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80096b0:	490c      	ldr	r1, [pc, #48]	@ (80096e4 <vQueueAddToRegistry+0x50>)
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	683a      	ldr	r2, [r7, #0]
 80096b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80096ba:	4a0a      	ldr	r2, [pc, #40]	@ (80096e4 <vQueueAddToRegistry+0x50>)
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	00db      	lsls	r3, r3, #3
 80096c0:	4413      	add	r3, r2
 80096c2:	687a      	ldr	r2, [r7, #4]
 80096c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80096c6:	e006      	b.n	80096d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	3301      	adds	r3, #1
 80096cc:	60fb      	str	r3, [r7, #12]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2b07      	cmp	r3, #7
 80096d2:	d9e7      	bls.n	80096a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80096d4:	bf00      	nop
 80096d6:	bf00      	nop
 80096d8:	3714      	adds	r7, #20
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	20000da0 	.word	0x20000da0

080096e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b086      	sub	sp, #24
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80096f8:	f001 fe06 	bl	800b308 <vPortEnterCritical>
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009702:	b25b      	sxtb	r3, r3
 8009704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009708:	d103      	bne.n	8009712 <vQueueWaitForMessageRestricted+0x2a>
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	2200      	movs	r2, #0
 800970e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009718:	b25b      	sxtb	r3, r3
 800971a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971e:	d103      	bne.n	8009728 <vQueueWaitForMessageRestricted+0x40>
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	2200      	movs	r2, #0
 8009724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009728:	f001 fe20 	bl	800b36c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009730:	2b00      	cmp	r3, #0
 8009732:	d106      	bne.n	8009742 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	3324      	adds	r3, #36	@ 0x24
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	68b9      	ldr	r1, [r7, #8]
 800973c:	4618      	mov	r0, r3
 800973e:	f000 fc6d 	bl	800a01c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009742:	6978      	ldr	r0, [r7, #20]
 8009744:	f7ff ff26 	bl	8009594 <prvUnlockQueue>
	}
 8009748:	bf00      	nop
 800974a:	3718      	adds	r7, #24
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009750:	b580      	push	{r7, lr}
 8009752:	b08e      	sub	sp, #56	@ 0x38
 8009754:	af04      	add	r7, sp, #16
 8009756:	60f8      	str	r0, [r7, #12]
 8009758:	60b9      	str	r1, [r7, #8]
 800975a:	607a      	str	r2, [r7, #4]
 800975c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800975e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009760:	2b00      	cmp	r3, #0
 8009762:	d10b      	bne.n	800977c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009768:	f383 8811 	msr	BASEPRI, r3
 800976c:	f3bf 8f6f 	isb	sy
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	623b      	str	r3, [r7, #32]
}
 8009776:	bf00      	nop
 8009778:	bf00      	nop
 800977a:	e7fd      	b.n	8009778 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800977c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977e:	2b00      	cmp	r3, #0
 8009780:	d10b      	bne.n	800979a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009786:	f383 8811 	msr	BASEPRI, r3
 800978a:	f3bf 8f6f 	isb	sy
 800978e:	f3bf 8f4f 	dsb	sy
 8009792:	61fb      	str	r3, [r7, #28]
}
 8009794:	bf00      	nop
 8009796:	bf00      	nop
 8009798:	e7fd      	b.n	8009796 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800979a:	23a8      	movs	r3, #168	@ 0xa8
 800979c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	2ba8      	cmp	r3, #168	@ 0xa8
 80097a2:	d00b      	beq.n	80097bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80097a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a8:	f383 8811 	msr	BASEPRI, r3
 80097ac:	f3bf 8f6f 	isb	sy
 80097b0:	f3bf 8f4f 	dsb	sy
 80097b4:	61bb      	str	r3, [r7, #24]
}
 80097b6:	bf00      	nop
 80097b8:	bf00      	nop
 80097ba:	e7fd      	b.n	80097b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80097bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80097be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d01e      	beq.n	8009802 <xTaskCreateStatic+0xb2>
 80097c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d01b      	beq.n	8009802 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80097ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80097ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80097d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80097d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d6:	2202      	movs	r2, #2
 80097d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097dc:	2300      	movs	r3, #0
 80097de:	9303      	str	r3, [sp, #12]
 80097e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e2:	9302      	str	r3, [sp, #8]
 80097e4:	f107 0314 	add.w	r3, r7, #20
 80097e8:	9301      	str	r3, [sp, #4]
 80097ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ec:	9300      	str	r3, [sp, #0]
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	687a      	ldr	r2, [r7, #4]
 80097f2:	68b9      	ldr	r1, [r7, #8]
 80097f4:	68f8      	ldr	r0, [r7, #12]
 80097f6:	f000 f851 	bl	800989c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80097fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097fc:	f000 f8f6 	bl	80099ec <prvAddNewTaskToReadyList>
 8009800:	e001      	b.n	8009806 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009802:	2300      	movs	r3, #0
 8009804:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009806:	697b      	ldr	r3, [r7, #20]
	}
 8009808:	4618      	mov	r0, r3
 800980a:	3728      	adds	r7, #40	@ 0x28
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009810:	b580      	push	{r7, lr}
 8009812:	b08c      	sub	sp, #48	@ 0x30
 8009814:	af04      	add	r7, sp, #16
 8009816:	60f8      	str	r0, [r7, #12]
 8009818:	60b9      	str	r1, [r7, #8]
 800981a:	603b      	str	r3, [r7, #0]
 800981c:	4613      	mov	r3, r2
 800981e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009820:	88fb      	ldrh	r3, [r7, #6]
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	4618      	mov	r0, r3
 8009826:	f001 fe91 	bl	800b54c <pvPortMalloc>
 800982a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d00e      	beq.n	8009850 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009832:	20a8      	movs	r0, #168	@ 0xa8
 8009834:	f001 fe8a 	bl	800b54c <pvPortMalloc>
 8009838:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800983a:	69fb      	ldr	r3, [r7, #28]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d003      	beq.n	8009848 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	697a      	ldr	r2, [r7, #20]
 8009844:	631a      	str	r2, [r3, #48]	@ 0x30
 8009846:	e005      	b.n	8009854 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009848:	6978      	ldr	r0, [r7, #20]
 800984a:	f001 ff4d 	bl	800b6e8 <vPortFree>
 800984e:	e001      	b.n	8009854 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009850:	2300      	movs	r3, #0
 8009852:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d017      	beq.n	800988a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	2200      	movs	r2, #0
 800985e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009862:	88fa      	ldrh	r2, [r7, #6]
 8009864:	2300      	movs	r3, #0
 8009866:	9303      	str	r3, [sp, #12]
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	9302      	str	r3, [sp, #8]
 800986c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986e:	9301      	str	r3, [sp, #4]
 8009870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	68b9      	ldr	r1, [r7, #8]
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f000 f80f 	bl	800989c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800987e:	69f8      	ldr	r0, [r7, #28]
 8009880:	f000 f8b4 	bl	80099ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009884:	2301      	movs	r3, #1
 8009886:	61bb      	str	r3, [r7, #24]
 8009888:	e002      	b.n	8009890 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800988a:	f04f 33ff 	mov.w	r3, #4294967295
 800988e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009890:	69bb      	ldr	r3, [r7, #24]
	}
 8009892:	4618      	mov	r0, r3
 8009894:	3720      	adds	r7, #32
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
	...

0800989c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b088      	sub	sp, #32
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	60f8      	str	r0, [r7, #12]
 80098a4:	60b9      	str	r1, [r7, #8]
 80098a6:	607a      	str	r2, [r7, #4]
 80098a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80098aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	009b      	lsls	r3, r3, #2
 80098b2:	461a      	mov	r2, r3
 80098b4:	21a5      	movs	r1, #165	@ 0xa5
 80098b6:	f002 ff0a 	bl	800c6ce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80098ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80098c4:	3b01      	subs	r3, #1
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	4413      	add	r3, r2
 80098ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	f023 0307 	bic.w	r3, r3, #7
 80098d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80098d4:	69bb      	ldr	r3, [r7, #24]
 80098d6:	f003 0307 	and.w	r3, r3, #7
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d00b      	beq.n	80098f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80098de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e2:	f383 8811 	msr	BASEPRI, r3
 80098e6:	f3bf 8f6f 	isb	sy
 80098ea:	f3bf 8f4f 	dsb	sy
 80098ee:	617b      	str	r3, [r7, #20]
}
 80098f0:	bf00      	nop
 80098f2:	bf00      	nop
 80098f4:	e7fd      	b.n	80098f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d01f      	beq.n	800993c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098fc:	2300      	movs	r3, #0
 80098fe:	61fb      	str	r3, [r7, #28]
 8009900:	e012      	b.n	8009928 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009902:	68ba      	ldr	r2, [r7, #8]
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	4413      	add	r3, r2
 8009908:	7819      	ldrb	r1, [r3, #0]
 800990a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800990c:	69fb      	ldr	r3, [r7, #28]
 800990e:	4413      	add	r3, r2
 8009910:	3334      	adds	r3, #52	@ 0x34
 8009912:	460a      	mov	r2, r1
 8009914:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	4413      	add	r3, r2
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d006      	beq.n	8009930 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	3301      	adds	r3, #1
 8009926:	61fb      	str	r3, [r7, #28]
 8009928:	69fb      	ldr	r3, [r7, #28]
 800992a:	2b0f      	cmp	r3, #15
 800992c:	d9e9      	bls.n	8009902 <prvInitialiseNewTask+0x66>
 800992e:	e000      	b.n	8009932 <prvInitialiseNewTask+0x96>
			{
				break;
 8009930:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800993a:	e003      	b.n	8009944 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800993c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993e:	2200      	movs	r2, #0
 8009940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009946:	2b37      	cmp	r3, #55	@ 0x37
 8009948:	d901      	bls.n	800994e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800994a:	2337      	movs	r3, #55	@ 0x37
 800994c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800994e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009950:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009952:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009956:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009958:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800995a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800995c:	2200      	movs	r2, #0
 800995e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009962:	3304      	adds	r3, #4
 8009964:	4618      	mov	r0, r3
 8009966:	f7ff f965 	bl	8008c34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800996a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800996c:	3318      	adds	r3, #24
 800996e:	4618      	mov	r0, r3
 8009970:	f7ff f960 	bl	8008c34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009978:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800997a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800997c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009982:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009986:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009988:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800998a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998c:	2200      	movs	r2, #0
 800998e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009994:	2200      	movs	r2, #0
 8009996:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800999a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800999c:	3354      	adds	r3, #84	@ 0x54
 800999e:	224c      	movs	r2, #76	@ 0x4c
 80099a0:	2100      	movs	r1, #0
 80099a2:	4618      	mov	r0, r3
 80099a4:	f002 fe93 	bl	800c6ce <memset>
 80099a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099aa:	4a0d      	ldr	r2, [pc, #52]	@ (80099e0 <prvInitialiseNewTask+0x144>)
 80099ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80099ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b0:	4a0c      	ldr	r2, [pc, #48]	@ (80099e4 <prvInitialiseNewTask+0x148>)
 80099b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80099b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b6:	4a0c      	ldr	r2, [pc, #48]	@ (80099e8 <prvInitialiseNewTask+0x14c>)
 80099b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80099ba:	683a      	ldr	r2, [r7, #0]
 80099bc:	68f9      	ldr	r1, [r7, #12]
 80099be:	69b8      	ldr	r0, [r7, #24]
 80099c0:	f001 fb72 	bl	800b0a8 <pxPortInitialiseStack>
 80099c4:	4602      	mov	r2, r0
 80099c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80099ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d002      	beq.n	80099d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80099d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099d6:	bf00      	nop
 80099d8:	3720      	adds	r7, #32
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	2000337c 	.word	0x2000337c
 80099e4:	200033e4 	.word	0x200033e4
 80099e8:	2000344c 	.word	0x2000344c

080099ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80099f4:	f001 fc88 	bl	800b308 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80099f8:	4b2d      	ldr	r3, [pc, #180]	@ (8009ab0 <prvAddNewTaskToReadyList+0xc4>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	3301      	adds	r3, #1
 80099fe:	4a2c      	ldr	r2, [pc, #176]	@ (8009ab0 <prvAddNewTaskToReadyList+0xc4>)
 8009a00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009a02:	4b2c      	ldr	r3, [pc, #176]	@ (8009ab4 <prvAddNewTaskToReadyList+0xc8>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d109      	bne.n	8009a1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8009ab4 <prvAddNewTaskToReadyList+0xc8>)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009a10:	4b27      	ldr	r3, [pc, #156]	@ (8009ab0 <prvAddNewTaskToReadyList+0xc4>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d110      	bne.n	8009a3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009a18:	f000 fc2e 	bl	800a278 <prvInitialiseTaskLists>
 8009a1c:	e00d      	b.n	8009a3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009a1e:	4b26      	ldr	r3, [pc, #152]	@ (8009ab8 <prvAddNewTaskToReadyList+0xcc>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d109      	bne.n	8009a3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009a26:	4b23      	ldr	r3, [pc, #140]	@ (8009ab4 <prvAddNewTaskToReadyList+0xc8>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d802      	bhi.n	8009a3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009a34:	4a1f      	ldr	r2, [pc, #124]	@ (8009ab4 <prvAddNewTaskToReadyList+0xc8>)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009a3a:	4b20      	ldr	r3, [pc, #128]	@ (8009abc <prvAddNewTaskToReadyList+0xd0>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	4a1e      	ldr	r2, [pc, #120]	@ (8009abc <prvAddNewTaskToReadyList+0xd0>)
 8009a42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009a44:	4b1d      	ldr	r3, [pc, #116]	@ (8009abc <prvAddNewTaskToReadyList+0xd0>)
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a50:	4b1b      	ldr	r3, [pc, #108]	@ (8009ac0 <prvAddNewTaskToReadyList+0xd4>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d903      	bls.n	8009a60 <prvAddNewTaskToReadyList+0x74>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a5c:	4a18      	ldr	r2, [pc, #96]	@ (8009ac0 <prvAddNewTaskToReadyList+0xd4>)
 8009a5e:	6013      	str	r3, [r2, #0]
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a64:	4613      	mov	r3, r2
 8009a66:	009b      	lsls	r3, r3, #2
 8009a68:	4413      	add	r3, r2
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	4a15      	ldr	r2, [pc, #84]	@ (8009ac4 <prvAddNewTaskToReadyList+0xd8>)
 8009a6e:	441a      	add	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	3304      	adds	r3, #4
 8009a74:	4619      	mov	r1, r3
 8009a76:	4610      	mov	r0, r2
 8009a78:	f7ff f8e9 	bl	8008c4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009a7c:	f001 fc76 	bl	800b36c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009a80:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab8 <prvAddNewTaskToReadyList+0xcc>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d00e      	beq.n	8009aa6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009a88:	4b0a      	ldr	r3, [pc, #40]	@ (8009ab4 <prvAddNewTaskToReadyList+0xc8>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d207      	bcs.n	8009aa6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009a96:	4b0c      	ldr	r3, [pc, #48]	@ (8009ac8 <prvAddNewTaskToReadyList+0xdc>)
 8009a98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a9c:	601a      	str	r2, [r3, #0]
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009aa6:	bf00      	nop
 8009aa8:	3708      	adds	r7, #8
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	200012b4 	.word	0x200012b4
 8009ab4:	20000de0 	.word	0x20000de0
 8009ab8:	200012c0 	.word	0x200012c0
 8009abc:	200012d0 	.word	0x200012d0
 8009ac0:	200012bc 	.word	0x200012bc
 8009ac4:	20000de4 	.word	0x20000de4
 8009ac8:	e000ed04 	.word	0xe000ed04

08009acc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b084      	sub	sp, #16
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d018      	beq.n	8009b10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009ade:	4b14      	ldr	r3, [pc, #80]	@ (8009b30 <vTaskDelay+0x64>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d00b      	beq.n	8009afe <vTaskDelay+0x32>
	__asm volatile
 8009ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aea:	f383 8811 	msr	BASEPRI, r3
 8009aee:	f3bf 8f6f 	isb	sy
 8009af2:	f3bf 8f4f 	dsb	sy
 8009af6:	60bb      	str	r3, [r7, #8]
}
 8009af8:	bf00      	nop
 8009afa:	bf00      	nop
 8009afc:	e7fd      	b.n	8009afa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009afe:	f000 f88b 	bl	8009c18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b02:	2100      	movs	r1, #0
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 ff21 	bl	800a94c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009b0a:	f000 f893 	bl	8009c34 <xTaskResumeAll>
 8009b0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d107      	bne.n	8009b26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009b16:	4b07      	ldr	r3, [pc, #28]	@ (8009b34 <vTaskDelay+0x68>)
 8009b18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b1c:	601a      	str	r2, [r3, #0]
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b26:	bf00      	nop
 8009b28:	3710      	adds	r7, #16
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	200012dc 	.word	0x200012dc
 8009b34:	e000ed04 	.word	0xe000ed04

08009b38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b08a      	sub	sp, #40	@ 0x28
 8009b3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009b42:	2300      	movs	r3, #0
 8009b44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009b46:	463a      	mov	r2, r7
 8009b48:	1d39      	adds	r1, r7, #4
 8009b4a:	f107 0308 	add.w	r3, r7, #8
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f7ff f81c 	bl	8008b8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009b54:	6839      	ldr	r1, [r7, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	68ba      	ldr	r2, [r7, #8]
 8009b5a:	9202      	str	r2, [sp, #8]
 8009b5c:	9301      	str	r3, [sp, #4]
 8009b5e:	2300      	movs	r3, #0
 8009b60:	9300      	str	r3, [sp, #0]
 8009b62:	2300      	movs	r3, #0
 8009b64:	460a      	mov	r2, r1
 8009b66:	4924      	ldr	r1, [pc, #144]	@ (8009bf8 <vTaskStartScheduler+0xc0>)
 8009b68:	4824      	ldr	r0, [pc, #144]	@ (8009bfc <vTaskStartScheduler+0xc4>)
 8009b6a:	f7ff fdf1 	bl	8009750 <xTaskCreateStatic>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	4a23      	ldr	r2, [pc, #140]	@ (8009c00 <vTaskStartScheduler+0xc8>)
 8009b72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009b74:	4b22      	ldr	r3, [pc, #136]	@ (8009c00 <vTaskStartScheduler+0xc8>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d002      	beq.n	8009b82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	617b      	str	r3, [r7, #20]
 8009b80:	e001      	b.n	8009b86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009b82:	2300      	movs	r3, #0
 8009b84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	2b01      	cmp	r3, #1
 8009b8a:	d102      	bne.n	8009b92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009b8c:	f000 ff32 	bl	800a9f4 <xTimerCreateTimerTask>
 8009b90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d11b      	bne.n	8009bd0 <vTaskStartScheduler+0x98>
	__asm volatile
 8009b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b9c:	f383 8811 	msr	BASEPRI, r3
 8009ba0:	f3bf 8f6f 	isb	sy
 8009ba4:	f3bf 8f4f 	dsb	sy
 8009ba8:	613b      	str	r3, [r7, #16]
}
 8009baa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009bac:	4b15      	ldr	r3, [pc, #84]	@ (8009c04 <vTaskStartScheduler+0xcc>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	3354      	adds	r3, #84	@ 0x54
 8009bb2:	4a15      	ldr	r2, [pc, #84]	@ (8009c08 <vTaskStartScheduler+0xd0>)
 8009bb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009bb6:	4b15      	ldr	r3, [pc, #84]	@ (8009c0c <vTaskStartScheduler+0xd4>)
 8009bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8009bbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009bbe:	4b14      	ldr	r3, [pc, #80]	@ (8009c10 <vTaskStartScheduler+0xd8>)
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009bc4:	4b13      	ldr	r3, [pc, #76]	@ (8009c14 <vTaskStartScheduler+0xdc>)
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009bca:	f001 faf9 	bl	800b1c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009bce:	e00f      	b.n	8009bf0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd6:	d10b      	bne.n	8009bf0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bdc:	f383 8811 	msr	BASEPRI, r3
 8009be0:	f3bf 8f6f 	isb	sy
 8009be4:	f3bf 8f4f 	dsb	sy
 8009be8:	60fb      	str	r3, [r7, #12]
}
 8009bea:	bf00      	nop
 8009bec:	bf00      	nop
 8009bee:	e7fd      	b.n	8009bec <vTaskStartScheduler+0xb4>
}
 8009bf0:	bf00      	nop
 8009bf2:	3718      	adds	r7, #24
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	0800eba0 	.word	0x0800eba0
 8009bfc:	0800a249 	.word	0x0800a249
 8009c00:	200012d8 	.word	0x200012d8
 8009c04:	20000de0 	.word	0x20000de0
 8009c08:	20000140 	.word	0x20000140
 8009c0c:	200012d4 	.word	0x200012d4
 8009c10:	200012c0 	.word	0x200012c0
 8009c14:	200012b8 	.word	0x200012b8

08009c18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c18:	b480      	push	{r7}
 8009c1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009c1c:	4b04      	ldr	r3, [pc, #16]	@ (8009c30 <vTaskSuspendAll+0x18>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	3301      	adds	r3, #1
 8009c22:	4a03      	ldr	r2, [pc, #12]	@ (8009c30 <vTaskSuspendAll+0x18>)
 8009c24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009c26:	bf00      	nop
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr
 8009c30:	200012dc 	.word	0x200012dc

08009c34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009c42:	4b42      	ldr	r3, [pc, #264]	@ (8009d4c <xTaskResumeAll+0x118>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d10b      	bne.n	8009c62 <xTaskResumeAll+0x2e>
	__asm volatile
 8009c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c4e:	f383 8811 	msr	BASEPRI, r3
 8009c52:	f3bf 8f6f 	isb	sy
 8009c56:	f3bf 8f4f 	dsb	sy
 8009c5a:	603b      	str	r3, [r7, #0]
}
 8009c5c:	bf00      	nop
 8009c5e:	bf00      	nop
 8009c60:	e7fd      	b.n	8009c5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009c62:	f001 fb51 	bl	800b308 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009c66:	4b39      	ldr	r3, [pc, #228]	@ (8009d4c <xTaskResumeAll+0x118>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	4a37      	ldr	r2, [pc, #220]	@ (8009d4c <xTaskResumeAll+0x118>)
 8009c6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c70:	4b36      	ldr	r3, [pc, #216]	@ (8009d4c <xTaskResumeAll+0x118>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d162      	bne.n	8009d3e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009c78:	4b35      	ldr	r3, [pc, #212]	@ (8009d50 <xTaskResumeAll+0x11c>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d05e      	beq.n	8009d3e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c80:	e02f      	b.n	8009ce2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c82:	4b34      	ldr	r3, [pc, #208]	@ (8009d54 <xTaskResumeAll+0x120>)
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	3318      	adds	r3, #24
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f7ff f83a 	bl	8008d08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	3304      	adds	r3, #4
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7ff f835 	bl	8008d08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8009d58 <xTaskResumeAll+0x124>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d903      	bls.n	8009cb2 <xTaskResumeAll+0x7e>
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cae:	4a2a      	ldr	r2, [pc, #168]	@ (8009d58 <xTaskResumeAll+0x124>)
 8009cb0:	6013      	str	r3, [r2, #0]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	4413      	add	r3, r2
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	4a27      	ldr	r2, [pc, #156]	@ (8009d5c <xTaskResumeAll+0x128>)
 8009cc0:	441a      	add	r2, r3
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	3304      	adds	r3, #4
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	4610      	mov	r0, r2
 8009cca:	f7fe ffc0 	bl	8008c4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cd2:	4b23      	ldr	r3, [pc, #140]	@ (8009d60 <xTaskResumeAll+0x12c>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d302      	bcc.n	8009ce2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009cdc:	4b21      	ldr	r3, [pc, #132]	@ (8009d64 <xTaskResumeAll+0x130>)
 8009cde:	2201      	movs	r2, #1
 8009ce0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8009d54 <xTaskResumeAll+0x120>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d1cb      	bne.n	8009c82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d001      	beq.n	8009cf4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009cf0:	f000 fb66 	bl	800a3c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009cf4:	4b1c      	ldr	r3, [pc, #112]	@ (8009d68 <xTaskResumeAll+0x134>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d010      	beq.n	8009d22 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d00:	f000 f846 	bl	8009d90 <xTaskIncrementTick>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d002      	beq.n	8009d10 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009d0a:	4b16      	ldr	r3, [pc, #88]	@ (8009d64 <xTaskResumeAll+0x130>)
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	3b01      	subs	r3, #1
 8009d14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d1f1      	bne.n	8009d00 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009d1c:	4b12      	ldr	r3, [pc, #72]	@ (8009d68 <xTaskResumeAll+0x134>)
 8009d1e:	2200      	movs	r2, #0
 8009d20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d22:	4b10      	ldr	r3, [pc, #64]	@ (8009d64 <xTaskResumeAll+0x130>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d009      	beq.n	8009d3e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8009d6c <xTaskResumeAll+0x138>)
 8009d30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d34:	601a      	str	r2, [r3, #0]
 8009d36:	f3bf 8f4f 	dsb	sy
 8009d3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d3e:	f001 fb15 	bl	800b36c <vPortExitCritical>

	return xAlreadyYielded;
 8009d42:	68bb      	ldr	r3, [r7, #8]
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3710      	adds	r7, #16
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	200012dc 	.word	0x200012dc
 8009d50:	200012b4 	.word	0x200012b4
 8009d54:	20001274 	.word	0x20001274
 8009d58:	200012bc 	.word	0x200012bc
 8009d5c:	20000de4 	.word	0x20000de4
 8009d60:	20000de0 	.word	0x20000de0
 8009d64:	200012c8 	.word	0x200012c8
 8009d68:	200012c4 	.word	0x200012c4
 8009d6c:	e000ed04 	.word	0xe000ed04

08009d70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009d70:	b480      	push	{r7}
 8009d72:	b083      	sub	sp, #12
 8009d74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009d76:	4b05      	ldr	r3, [pc, #20]	@ (8009d8c <xTaskGetTickCount+0x1c>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009d7c:	687b      	ldr	r3, [r7, #4]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	370c      	adds	r7, #12
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr
 8009d8a:	bf00      	nop
 8009d8c:	200012b8 	.word	0x200012b8

08009d90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009d96:	2300      	movs	r3, #0
 8009d98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d9a:	4b4f      	ldr	r3, [pc, #316]	@ (8009ed8 <xTaskIncrementTick+0x148>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	f040 8090 	bne.w	8009ec4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009da4:	4b4d      	ldr	r3, [pc, #308]	@ (8009edc <xTaskIncrementTick+0x14c>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	3301      	adds	r3, #1
 8009daa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009dac:	4a4b      	ldr	r2, [pc, #300]	@ (8009edc <xTaskIncrementTick+0x14c>)
 8009dae:	693b      	ldr	r3, [r7, #16]
 8009db0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d121      	bne.n	8009dfc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009db8:	4b49      	ldr	r3, [pc, #292]	@ (8009ee0 <xTaskIncrementTick+0x150>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00b      	beq.n	8009dda <xTaskIncrementTick+0x4a>
	__asm volatile
 8009dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc6:	f383 8811 	msr	BASEPRI, r3
 8009dca:	f3bf 8f6f 	isb	sy
 8009dce:	f3bf 8f4f 	dsb	sy
 8009dd2:	603b      	str	r3, [r7, #0]
}
 8009dd4:	bf00      	nop
 8009dd6:	bf00      	nop
 8009dd8:	e7fd      	b.n	8009dd6 <xTaskIncrementTick+0x46>
 8009dda:	4b41      	ldr	r3, [pc, #260]	@ (8009ee0 <xTaskIncrementTick+0x150>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	60fb      	str	r3, [r7, #12]
 8009de0:	4b40      	ldr	r3, [pc, #256]	@ (8009ee4 <xTaskIncrementTick+0x154>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4a3e      	ldr	r2, [pc, #248]	@ (8009ee0 <xTaskIncrementTick+0x150>)
 8009de6:	6013      	str	r3, [r2, #0]
 8009de8:	4a3e      	ldr	r2, [pc, #248]	@ (8009ee4 <xTaskIncrementTick+0x154>)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6013      	str	r3, [r2, #0]
 8009dee:	4b3e      	ldr	r3, [pc, #248]	@ (8009ee8 <xTaskIncrementTick+0x158>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3301      	adds	r3, #1
 8009df4:	4a3c      	ldr	r2, [pc, #240]	@ (8009ee8 <xTaskIncrementTick+0x158>)
 8009df6:	6013      	str	r3, [r2, #0]
 8009df8:	f000 fae2 	bl	800a3c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8009eec <xTaskIncrementTick+0x15c>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	693a      	ldr	r2, [r7, #16]
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d349      	bcc.n	8009e9a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e06:	4b36      	ldr	r3, [pc, #216]	@ (8009ee0 <xTaskIncrementTick+0x150>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d104      	bne.n	8009e1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e10:	4b36      	ldr	r3, [pc, #216]	@ (8009eec <xTaskIncrementTick+0x15c>)
 8009e12:	f04f 32ff 	mov.w	r2, #4294967295
 8009e16:	601a      	str	r2, [r3, #0]
					break;
 8009e18:	e03f      	b.n	8009e9a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e1a:	4b31      	ldr	r3, [pc, #196]	@ (8009ee0 <xTaskIncrementTick+0x150>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	68db      	ldr	r3, [r3, #12]
 8009e22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009e2a:	693a      	ldr	r2, [r7, #16]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d203      	bcs.n	8009e3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009e32:	4a2e      	ldr	r2, [pc, #184]	@ (8009eec <xTaskIncrementTick+0x15c>)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009e38:	e02f      	b.n	8009e9a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	3304      	adds	r3, #4
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f7fe ff62 	bl	8008d08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d004      	beq.n	8009e56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	3318      	adds	r3, #24
 8009e50:	4618      	mov	r0, r3
 8009e52:	f7fe ff59 	bl	8008d08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e5a:	4b25      	ldr	r3, [pc, #148]	@ (8009ef0 <xTaskIncrementTick+0x160>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d903      	bls.n	8009e6a <xTaskIncrementTick+0xda>
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e66:	4a22      	ldr	r2, [pc, #136]	@ (8009ef0 <xTaskIncrementTick+0x160>)
 8009e68:	6013      	str	r3, [r2, #0]
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e6e:	4613      	mov	r3, r2
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	4413      	add	r3, r2
 8009e74:	009b      	lsls	r3, r3, #2
 8009e76:	4a1f      	ldr	r2, [pc, #124]	@ (8009ef4 <xTaskIncrementTick+0x164>)
 8009e78:	441a      	add	r2, r3
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	3304      	adds	r3, #4
 8009e7e:	4619      	mov	r1, r3
 8009e80:	4610      	mov	r0, r2
 8009e82:	f7fe fee4 	bl	8008c4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8009ef8 <xTaskIncrementTick+0x168>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d3b8      	bcc.n	8009e06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009e94:	2301      	movs	r3, #1
 8009e96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e98:	e7b5      	b.n	8009e06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009e9a:	4b17      	ldr	r3, [pc, #92]	@ (8009ef8 <xTaskIncrementTick+0x168>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ea0:	4914      	ldr	r1, [pc, #80]	@ (8009ef4 <xTaskIncrementTick+0x164>)
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	4413      	add	r3, r2
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	440b      	add	r3, r1
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d901      	bls.n	8009eb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009eb6:	4b11      	ldr	r3, [pc, #68]	@ (8009efc <xTaskIncrementTick+0x16c>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d007      	beq.n	8009ece <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	617b      	str	r3, [r7, #20]
 8009ec2:	e004      	b.n	8009ece <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8009f00 <xTaskIncrementTick+0x170>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	3301      	adds	r3, #1
 8009eca:	4a0d      	ldr	r2, [pc, #52]	@ (8009f00 <xTaskIncrementTick+0x170>)
 8009ecc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009ece:	697b      	ldr	r3, [r7, #20]
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3718      	adds	r7, #24
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	200012dc 	.word	0x200012dc
 8009edc:	200012b8 	.word	0x200012b8
 8009ee0:	2000126c 	.word	0x2000126c
 8009ee4:	20001270 	.word	0x20001270
 8009ee8:	200012cc 	.word	0x200012cc
 8009eec:	200012d4 	.word	0x200012d4
 8009ef0:	200012bc 	.word	0x200012bc
 8009ef4:	20000de4 	.word	0x20000de4
 8009ef8:	20000de0 	.word	0x20000de0
 8009efc:	200012c8 	.word	0x200012c8
 8009f00:	200012c4 	.word	0x200012c4

08009f04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f0a:	4b2b      	ldr	r3, [pc, #172]	@ (8009fb8 <vTaskSwitchContext+0xb4>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d003      	beq.n	8009f1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f12:	4b2a      	ldr	r3, [pc, #168]	@ (8009fbc <vTaskSwitchContext+0xb8>)
 8009f14:	2201      	movs	r2, #1
 8009f16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f18:	e047      	b.n	8009faa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009f1a:	4b28      	ldr	r3, [pc, #160]	@ (8009fbc <vTaskSwitchContext+0xb8>)
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f20:	4b27      	ldr	r3, [pc, #156]	@ (8009fc0 <vTaskSwitchContext+0xbc>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	60fb      	str	r3, [r7, #12]
 8009f26:	e011      	b.n	8009f4c <vTaskSwitchContext+0x48>
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d10b      	bne.n	8009f46 <vTaskSwitchContext+0x42>
	__asm volatile
 8009f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f32:	f383 8811 	msr	BASEPRI, r3
 8009f36:	f3bf 8f6f 	isb	sy
 8009f3a:	f3bf 8f4f 	dsb	sy
 8009f3e:	607b      	str	r3, [r7, #4]
}
 8009f40:	bf00      	nop
 8009f42:	bf00      	nop
 8009f44:	e7fd      	b.n	8009f42 <vTaskSwitchContext+0x3e>
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	3b01      	subs	r3, #1
 8009f4a:	60fb      	str	r3, [r7, #12]
 8009f4c:	491d      	ldr	r1, [pc, #116]	@ (8009fc4 <vTaskSwitchContext+0xc0>)
 8009f4e:	68fa      	ldr	r2, [r7, #12]
 8009f50:	4613      	mov	r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	4413      	add	r3, r2
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	440b      	add	r3, r1
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d0e3      	beq.n	8009f28 <vTaskSwitchContext+0x24>
 8009f60:	68fa      	ldr	r2, [r7, #12]
 8009f62:	4613      	mov	r3, r2
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	4413      	add	r3, r2
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	4a16      	ldr	r2, [pc, #88]	@ (8009fc4 <vTaskSwitchContext+0xc0>)
 8009f6c:	4413      	add	r3, r2
 8009f6e:	60bb      	str	r3, [r7, #8]
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	685b      	ldr	r3, [r3, #4]
 8009f74:	685a      	ldr	r2, [r3, #4]
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	605a      	str	r2, [r3, #4]
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	685a      	ldr	r2, [r3, #4]
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	3308      	adds	r3, #8
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d104      	bne.n	8009f90 <vTaskSwitchContext+0x8c>
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	685b      	ldr	r3, [r3, #4]
 8009f8a:	685a      	ldr	r2, [r3, #4]
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	605a      	str	r2, [r3, #4]
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	68db      	ldr	r3, [r3, #12]
 8009f96:	4a0c      	ldr	r2, [pc, #48]	@ (8009fc8 <vTaskSwitchContext+0xc4>)
 8009f98:	6013      	str	r3, [r2, #0]
 8009f9a:	4a09      	ldr	r2, [pc, #36]	@ (8009fc0 <vTaskSwitchContext+0xbc>)
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009fa0:	4b09      	ldr	r3, [pc, #36]	@ (8009fc8 <vTaskSwitchContext+0xc4>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	3354      	adds	r3, #84	@ 0x54
 8009fa6:	4a09      	ldr	r2, [pc, #36]	@ (8009fcc <vTaskSwitchContext+0xc8>)
 8009fa8:	6013      	str	r3, [r2, #0]
}
 8009faa:	bf00      	nop
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	200012dc 	.word	0x200012dc
 8009fbc:	200012c8 	.word	0x200012c8
 8009fc0:	200012bc 	.word	0x200012bc
 8009fc4:	20000de4 	.word	0x20000de4
 8009fc8:	20000de0 	.word	0x20000de0
 8009fcc:	20000140 	.word	0x20000140

08009fd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b084      	sub	sp, #16
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d10b      	bne.n	8009ff8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe4:	f383 8811 	msr	BASEPRI, r3
 8009fe8:	f3bf 8f6f 	isb	sy
 8009fec:	f3bf 8f4f 	dsb	sy
 8009ff0:	60fb      	str	r3, [r7, #12]
}
 8009ff2:	bf00      	nop
 8009ff4:	bf00      	nop
 8009ff6:	e7fd      	b.n	8009ff4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ff8:	4b07      	ldr	r3, [pc, #28]	@ (800a018 <vTaskPlaceOnEventList+0x48>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	3318      	adds	r3, #24
 8009ffe:	4619      	mov	r1, r3
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f7fe fe48 	bl	8008c96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a006:	2101      	movs	r1, #1
 800a008:	6838      	ldr	r0, [r7, #0]
 800a00a:	f000 fc9f 	bl	800a94c <prvAddCurrentTaskToDelayedList>
}
 800a00e:	bf00      	nop
 800a010:	3710      	adds	r7, #16
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
 800a016:	bf00      	nop
 800a018:	20000de0 	.word	0x20000de0

0800a01c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b086      	sub	sp, #24
 800a020:	af00      	add	r7, sp, #0
 800a022:	60f8      	str	r0, [r7, #12]
 800a024:	60b9      	str	r1, [r7, #8]
 800a026:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d10b      	bne.n	800a046 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a032:	f383 8811 	msr	BASEPRI, r3
 800a036:	f3bf 8f6f 	isb	sy
 800a03a:	f3bf 8f4f 	dsb	sy
 800a03e:	617b      	str	r3, [r7, #20]
}
 800a040:	bf00      	nop
 800a042:	bf00      	nop
 800a044:	e7fd      	b.n	800a042 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a046:	4b0a      	ldr	r3, [pc, #40]	@ (800a070 <vTaskPlaceOnEventListRestricted+0x54>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	3318      	adds	r3, #24
 800a04c:	4619      	mov	r1, r3
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f7fe fdfd 	bl	8008c4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d002      	beq.n	800a060 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a05a:	f04f 33ff 	mov.w	r3, #4294967295
 800a05e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a060:	6879      	ldr	r1, [r7, #4]
 800a062:	68b8      	ldr	r0, [r7, #8]
 800a064:	f000 fc72 	bl	800a94c <prvAddCurrentTaskToDelayedList>
	}
 800a068:	bf00      	nop
 800a06a:	3718      	adds	r7, #24
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	20000de0 	.word	0x20000de0

0800a074 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b086      	sub	sp, #24
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	68db      	ldr	r3, [r3, #12]
 800a080:	68db      	ldr	r3, [r3, #12]
 800a082:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d10b      	bne.n	800a0a2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08e:	f383 8811 	msr	BASEPRI, r3
 800a092:	f3bf 8f6f 	isb	sy
 800a096:	f3bf 8f4f 	dsb	sy
 800a09a:	60fb      	str	r3, [r7, #12]
}
 800a09c:	bf00      	nop
 800a09e:	bf00      	nop
 800a0a0:	e7fd      	b.n	800a09e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	3318      	adds	r3, #24
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7fe fe2e 	bl	8008d08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0ac:	4b1d      	ldr	r3, [pc, #116]	@ (800a124 <xTaskRemoveFromEventList+0xb0>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d11d      	bne.n	800a0f0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	3304      	adds	r3, #4
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7fe fe25 	bl	8008d08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0c2:	4b19      	ldr	r3, [pc, #100]	@ (800a128 <xTaskRemoveFromEventList+0xb4>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	d903      	bls.n	800a0d2 <xTaskRemoveFromEventList+0x5e>
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ce:	4a16      	ldr	r2, [pc, #88]	@ (800a128 <xTaskRemoveFromEventList+0xb4>)
 800a0d0:	6013      	str	r3, [r2, #0]
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	4413      	add	r3, r2
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	4a13      	ldr	r2, [pc, #76]	@ (800a12c <xTaskRemoveFromEventList+0xb8>)
 800a0e0:	441a      	add	r2, r3
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	3304      	adds	r3, #4
 800a0e6:	4619      	mov	r1, r3
 800a0e8:	4610      	mov	r0, r2
 800a0ea:	f7fe fdb0 	bl	8008c4e <vListInsertEnd>
 800a0ee:	e005      	b.n	800a0fc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	3318      	adds	r3, #24
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	480e      	ldr	r0, [pc, #56]	@ (800a130 <xTaskRemoveFromEventList+0xbc>)
 800a0f8:	f7fe fda9 	bl	8008c4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a100:	4b0c      	ldr	r3, [pc, #48]	@ (800a134 <xTaskRemoveFromEventList+0xc0>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a106:	429a      	cmp	r2, r3
 800a108:	d905      	bls.n	800a116 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a10a:	2301      	movs	r3, #1
 800a10c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a10e:	4b0a      	ldr	r3, [pc, #40]	@ (800a138 <xTaskRemoveFromEventList+0xc4>)
 800a110:	2201      	movs	r2, #1
 800a112:	601a      	str	r2, [r3, #0]
 800a114:	e001      	b.n	800a11a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a116:	2300      	movs	r3, #0
 800a118:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a11a:	697b      	ldr	r3, [r7, #20]
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3718      	adds	r7, #24
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	200012dc 	.word	0x200012dc
 800a128:	200012bc 	.word	0x200012bc
 800a12c:	20000de4 	.word	0x20000de4
 800a130:	20001274 	.word	0x20001274
 800a134:	20000de0 	.word	0x20000de0
 800a138:	200012c8 	.word	0x200012c8

0800a13c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a144:	4b06      	ldr	r3, [pc, #24]	@ (800a160 <vTaskInternalSetTimeOutState+0x24>)
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a14c:	4b05      	ldr	r3, [pc, #20]	@ (800a164 <vTaskInternalSetTimeOutState+0x28>)
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	605a      	str	r2, [r3, #4]
}
 800a154:	bf00      	nop
 800a156:	370c      	adds	r7, #12
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr
 800a160:	200012cc 	.word	0x200012cc
 800a164:	200012b8 	.word	0x200012b8

0800a168 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b088      	sub	sp, #32
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d10b      	bne.n	800a190 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17c:	f383 8811 	msr	BASEPRI, r3
 800a180:	f3bf 8f6f 	isb	sy
 800a184:	f3bf 8f4f 	dsb	sy
 800a188:	613b      	str	r3, [r7, #16]
}
 800a18a:	bf00      	nop
 800a18c:	bf00      	nop
 800a18e:	e7fd      	b.n	800a18c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d10b      	bne.n	800a1ae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a19a:	f383 8811 	msr	BASEPRI, r3
 800a19e:	f3bf 8f6f 	isb	sy
 800a1a2:	f3bf 8f4f 	dsb	sy
 800a1a6:	60fb      	str	r3, [r7, #12]
}
 800a1a8:	bf00      	nop
 800a1aa:	bf00      	nop
 800a1ac:	e7fd      	b.n	800a1aa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a1ae:	f001 f8ab 	bl	800b308 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a1b2:	4b1d      	ldr	r3, [pc, #116]	@ (800a228 <xTaskCheckForTimeOut+0xc0>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	69ba      	ldr	r2, [r7, #24]
 800a1be:	1ad3      	subs	r3, r2, r3
 800a1c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1ca:	d102      	bne.n	800a1d2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	61fb      	str	r3, [r7, #28]
 800a1d0:	e023      	b.n	800a21a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	4b15      	ldr	r3, [pc, #84]	@ (800a22c <xTaskCheckForTimeOut+0xc4>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d007      	beq.n	800a1ee <xTaskCheckForTimeOut+0x86>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	69ba      	ldr	r2, [r7, #24]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d302      	bcc.n	800a1ee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	61fb      	str	r3, [r7, #28]
 800a1ec:	e015      	b.n	800a21a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	697a      	ldr	r2, [r7, #20]
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d20b      	bcs.n	800a210 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	1ad2      	subs	r2, r2, r3
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7ff ff99 	bl	800a13c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a20a:	2300      	movs	r3, #0
 800a20c:	61fb      	str	r3, [r7, #28]
 800a20e:	e004      	b.n	800a21a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	2200      	movs	r2, #0
 800a214:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a216:	2301      	movs	r3, #1
 800a218:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a21a:	f001 f8a7 	bl	800b36c <vPortExitCritical>

	return xReturn;
 800a21e:	69fb      	ldr	r3, [r7, #28]
}
 800a220:	4618      	mov	r0, r3
 800a222:	3720      	adds	r7, #32
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}
 800a228:	200012b8 	.word	0x200012b8
 800a22c:	200012cc 	.word	0x200012cc

0800a230 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a230:	b480      	push	{r7}
 800a232:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a234:	4b03      	ldr	r3, [pc, #12]	@ (800a244 <vTaskMissedYield+0x14>)
 800a236:	2201      	movs	r2, #1
 800a238:	601a      	str	r2, [r3, #0]
}
 800a23a:	bf00      	nop
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr
 800a244:	200012c8 	.word	0x200012c8

0800a248 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a250:	f000 f852 	bl	800a2f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a254:	4b06      	ldr	r3, [pc, #24]	@ (800a270 <prvIdleTask+0x28>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d9f9      	bls.n	800a250 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a25c:	4b05      	ldr	r3, [pc, #20]	@ (800a274 <prvIdleTask+0x2c>)
 800a25e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	f3bf 8f4f 	dsb	sy
 800a268:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a26c:	e7f0      	b.n	800a250 <prvIdleTask+0x8>
 800a26e:	bf00      	nop
 800a270:	20000de4 	.word	0x20000de4
 800a274:	e000ed04 	.word	0xe000ed04

0800a278 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a27e:	2300      	movs	r3, #0
 800a280:	607b      	str	r3, [r7, #4]
 800a282:	e00c      	b.n	800a29e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	4613      	mov	r3, r2
 800a288:	009b      	lsls	r3, r3, #2
 800a28a:	4413      	add	r3, r2
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	4a12      	ldr	r2, [pc, #72]	@ (800a2d8 <prvInitialiseTaskLists+0x60>)
 800a290:	4413      	add	r3, r2
 800a292:	4618      	mov	r0, r3
 800a294:	f7fe fcae 	bl	8008bf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	3301      	adds	r3, #1
 800a29c:	607b      	str	r3, [r7, #4]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2b37      	cmp	r3, #55	@ 0x37
 800a2a2:	d9ef      	bls.n	800a284 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a2a4:	480d      	ldr	r0, [pc, #52]	@ (800a2dc <prvInitialiseTaskLists+0x64>)
 800a2a6:	f7fe fca5 	bl	8008bf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a2aa:	480d      	ldr	r0, [pc, #52]	@ (800a2e0 <prvInitialiseTaskLists+0x68>)
 800a2ac:	f7fe fca2 	bl	8008bf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a2b0:	480c      	ldr	r0, [pc, #48]	@ (800a2e4 <prvInitialiseTaskLists+0x6c>)
 800a2b2:	f7fe fc9f 	bl	8008bf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a2b6:	480c      	ldr	r0, [pc, #48]	@ (800a2e8 <prvInitialiseTaskLists+0x70>)
 800a2b8:	f7fe fc9c 	bl	8008bf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a2bc:	480b      	ldr	r0, [pc, #44]	@ (800a2ec <prvInitialiseTaskLists+0x74>)
 800a2be:	f7fe fc99 	bl	8008bf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a2c2:	4b0b      	ldr	r3, [pc, #44]	@ (800a2f0 <prvInitialiseTaskLists+0x78>)
 800a2c4:	4a05      	ldr	r2, [pc, #20]	@ (800a2dc <prvInitialiseTaskLists+0x64>)
 800a2c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a2c8:	4b0a      	ldr	r3, [pc, #40]	@ (800a2f4 <prvInitialiseTaskLists+0x7c>)
 800a2ca:	4a05      	ldr	r2, [pc, #20]	@ (800a2e0 <prvInitialiseTaskLists+0x68>)
 800a2cc:	601a      	str	r2, [r3, #0]
}
 800a2ce:	bf00      	nop
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	20000de4 	.word	0x20000de4
 800a2dc:	20001244 	.word	0x20001244
 800a2e0:	20001258 	.word	0x20001258
 800a2e4:	20001274 	.word	0x20001274
 800a2e8:	20001288 	.word	0x20001288
 800a2ec:	200012a0 	.word	0x200012a0
 800a2f0:	2000126c 	.word	0x2000126c
 800a2f4:	20001270 	.word	0x20001270

0800a2f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2fe:	e019      	b.n	800a334 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a300:	f001 f802 	bl	800b308 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a304:	4b10      	ldr	r3, [pc, #64]	@ (800a348 <prvCheckTasksWaitingTermination+0x50>)
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	3304      	adds	r3, #4
 800a310:	4618      	mov	r0, r3
 800a312:	f7fe fcf9 	bl	8008d08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a316:	4b0d      	ldr	r3, [pc, #52]	@ (800a34c <prvCheckTasksWaitingTermination+0x54>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	3b01      	subs	r3, #1
 800a31c:	4a0b      	ldr	r2, [pc, #44]	@ (800a34c <prvCheckTasksWaitingTermination+0x54>)
 800a31e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a320:	4b0b      	ldr	r3, [pc, #44]	@ (800a350 <prvCheckTasksWaitingTermination+0x58>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	3b01      	subs	r3, #1
 800a326:	4a0a      	ldr	r2, [pc, #40]	@ (800a350 <prvCheckTasksWaitingTermination+0x58>)
 800a328:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a32a:	f001 f81f 	bl	800b36c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 f810 	bl	800a354 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a334:	4b06      	ldr	r3, [pc, #24]	@ (800a350 <prvCheckTasksWaitingTermination+0x58>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1e1      	bne.n	800a300 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a33c:	bf00      	nop
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	20001288 	.word	0x20001288
 800a34c:	200012b4 	.word	0x200012b4
 800a350:	2000129c 	.word	0x2000129c

0800a354 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	3354      	adds	r3, #84	@ 0x54
 800a360:	4618      	mov	r0, r3
 800a362:	f002 fa2d 	bl	800c7c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d108      	bne.n	800a382 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a374:	4618      	mov	r0, r3
 800a376:	f001 f9b7 	bl	800b6e8 <vPortFree>
				vPortFree( pxTCB );
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f001 f9b4 	bl	800b6e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a380:	e019      	b.n	800a3b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d103      	bne.n	800a394 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f001 f9ab 	bl	800b6e8 <vPortFree>
	}
 800a392:	e010      	b.n	800a3b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a39a:	2b02      	cmp	r3, #2
 800a39c:	d00b      	beq.n	800a3b6 <prvDeleteTCB+0x62>
	__asm volatile
 800a39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a2:	f383 8811 	msr	BASEPRI, r3
 800a3a6:	f3bf 8f6f 	isb	sy
 800a3aa:	f3bf 8f4f 	dsb	sy
 800a3ae:	60fb      	str	r3, [r7, #12]
}
 800a3b0:	bf00      	nop
 800a3b2:	bf00      	nop
 800a3b4:	e7fd      	b.n	800a3b2 <prvDeleteTCB+0x5e>
	}
 800a3b6:	bf00      	nop
 800a3b8:	3710      	adds	r7, #16
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}
	...

0800a3c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a3f8 <prvResetNextTaskUnblockTime+0x38>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d104      	bne.n	800a3da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a3d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a3fc <prvResetNextTaskUnblockTime+0x3c>)
 800a3d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a3d8:	e008      	b.n	800a3ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3da:	4b07      	ldr	r3, [pc, #28]	@ (800a3f8 <prvResetNextTaskUnblockTime+0x38>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	68db      	ldr	r3, [r3, #12]
 800a3e0:	68db      	ldr	r3, [r3, #12]
 800a3e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	4a04      	ldr	r2, [pc, #16]	@ (800a3fc <prvResetNextTaskUnblockTime+0x3c>)
 800a3ea:	6013      	str	r3, [r2, #0]
}
 800a3ec:	bf00      	nop
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f6:	4770      	bx	lr
 800a3f8:	2000126c 	.word	0x2000126c
 800a3fc:	200012d4 	.word	0x200012d4

0800a400 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a406:	4b05      	ldr	r3, [pc, #20]	@ (800a41c <xTaskGetCurrentTaskHandle+0x1c>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a40c:	687b      	ldr	r3, [r7, #4]
	}
 800a40e:	4618      	mov	r0, r3
 800a410:	370c      	adds	r7, #12
 800a412:	46bd      	mov	sp, r7
 800a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a418:	4770      	bx	lr
 800a41a:	bf00      	nop
 800a41c:	20000de0 	.word	0x20000de0

0800a420 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a426:	4b0b      	ldr	r3, [pc, #44]	@ (800a454 <xTaskGetSchedulerState+0x34>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d102      	bne.n	800a434 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a42e:	2301      	movs	r3, #1
 800a430:	607b      	str	r3, [r7, #4]
 800a432:	e008      	b.n	800a446 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a434:	4b08      	ldr	r3, [pc, #32]	@ (800a458 <xTaskGetSchedulerState+0x38>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d102      	bne.n	800a442 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a43c:	2302      	movs	r3, #2
 800a43e:	607b      	str	r3, [r7, #4]
 800a440:	e001      	b.n	800a446 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a442:	2300      	movs	r3, #0
 800a444:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a446:	687b      	ldr	r3, [r7, #4]
	}
 800a448:	4618      	mov	r0, r3
 800a44a:	370c      	adds	r7, #12
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr
 800a454:	200012c0 	.word	0x200012c0
 800a458:	200012dc 	.word	0x200012dc

0800a45c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b086      	sub	sp, #24
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a468:	2300      	movs	r3, #0
 800a46a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d058      	beq.n	800a524 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a472:	4b2f      	ldr	r3, [pc, #188]	@ (800a530 <xTaskPriorityDisinherit+0xd4>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	693a      	ldr	r2, [r7, #16]
 800a478:	429a      	cmp	r2, r3
 800a47a:	d00b      	beq.n	800a494 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a47c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a480:	f383 8811 	msr	BASEPRI, r3
 800a484:	f3bf 8f6f 	isb	sy
 800a488:	f3bf 8f4f 	dsb	sy
 800a48c:	60fb      	str	r3, [r7, #12]
}
 800a48e:	bf00      	nop
 800a490:	bf00      	nop
 800a492:	e7fd      	b.n	800a490 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d10b      	bne.n	800a4b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a49c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a0:	f383 8811 	msr	BASEPRI, r3
 800a4a4:	f3bf 8f6f 	isb	sy
 800a4a8:	f3bf 8f4f 	dsb	sy
 800a4ac:	60bb      	str	r3, [r7, #8]
}
 800a4ae:	bf00      	nop
 800a4b0:	bf00      	nop
 800a4b2:	e7fd      	b.n	800a4b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4b8:	1e5a      	subs	r2, r3, #1
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4c6:	429a      	cmp	r2, r3
 800a4c8:	d02c      	beq.n	800a524 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d128      	bne.n	800a524 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	3304      	adds	r3, #4
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fe fc16 	bl	8008d08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4f4:	4b0f      	ldr	r3, [pc, #60]	@ (800a534 <xTaskPriorityDisinherit+0xd8>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d903      	bls.n	800a504 <xTaskPriorityDisinherit+0xa8>
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a500:	4a0c      	ldr	r2, [pc, #48]	@ (800a534 <xTaskPriorityDisinherit+0xd8>)
 800a502:	6013      	str	r3, [r2, #0]
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a508:	4613      	mov	r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	4413      	add	r3, r2
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	4a09      	ldr	r2, [pc, #36]	@ (800a538 <xTaskPriorityDisinherit+0xdc>)
 800a512:	441a      	add	r2, r3
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	3304      	adds	r3, #4
 800a518:	4619      	mov	r1, r3
 800a51a:	4610      	mov	r0, r2
 800a51c:	f7fe fb97 	bl	8008c4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a520:	2301      	movs	r3, #1
 800a522:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a524:	697b      	ldr	r3, [r7, #20]
	}
 800a526:	4618      	mov	r0, r3
 800a528:	3718      	adds	r7, #24
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	20000de0 	.word	0x20000de0
 800a534:	200012bc 	.word	0x200012bc
 800a538:	20000de4 	.word	0x20000de4

0800a53c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b086      	sub	sp, #24
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
 800a548:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a54a:	f000 fedd 	bl	800b308 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a54e:	4b29      	ldr	r3, [pc, #164]	@ (800a5f4 <xTaskNotifyWait+0xb8>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a556:	b2db      	uxtb	r3, r3
 800a558:	2b02      	cmp	r3, #2
 800a55a:	d01c      	beq.n	800a596 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a55c:	4b25      	ldr	r3, [pc, #148]	@ (800a5f4 <xTaskNotifyWait+0xb8>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800a564:	68fa      	ldr	r2, [r7, #12]
 800a566:	43d2      	mvns	r2, r2
 800a568:	400a      	ands	r2, r1
 800a56a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a56e:	4b21      	ldr	r3, [pc, #132]	@ (800a5f4 <xTaskNotifyWait+0xb8>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	2201      	movs	r2, #1
 800a574:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00b      	beq.n	800a596 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a57e:	2101      	movs	r1, #1
 800a580:	6838      	ldr	r0, [r7, #0]
 800a582:	f000 f9e3 	bl	800a94c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a586:	4b1c      	ldr	r3, [pc, #112]	@ (800a5f8 <xTaskNotifyWait+0xbc>)
 800a588:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a58c:	601a      	str	r2, [r3, #0]
 800a58e:	f3bf 8f4f 	dsb	sy
 800a592:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a596:	f000 fee9 	bl	800b36c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a59a:	f000 feb5 	bl	800b308 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d005      	beq.n	800a5b0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a5a4:	4b13      	ldr	r3, [pc, #76]	@ (800a5f4 <xTaskNotifyWait+0xb8>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a5b0:	4b10      	ldr	r3, [pc, #64]	@ (800a5f4 <xTaskNotifyWait+0xb8>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a5b8:	b2db      	uxtb	r3, r3
 800a5ba:	2b02      	cmp	r3, #2
 800a5bc:	d002      	beq.n	800a5c4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	617b      	str	r3, [r7, #20]
 800a5c2:	e00a      	b.n	800a5da <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a5c4:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f4 <xTaskNotifyWait+0xb8>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800a5cc:	68ba      	ldr	r2, [r7, #8]
 800a5ce:	43d2      	mvns	r2, r2
 800a5d0:	400a      	ands	r2, r1
 800a5d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a5da:	4b06      	ldr	r3, [pc, #24]	@ (800a5f4 <xTaskNotifyWait+0xb8>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800a5e4:	f000 fec2 	bl	800b36c <vPortExitCritical>

		return xReturn;
 800a5e8:	697b      	ldr	r3, [r7, #20]
	}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3718      	adds	r7, #24
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	20000de0 	.word	0x20000de0
 800a5f8:	e000ed04 	.word	0xe000ed04

0800a5fc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b08a      	sub	sp, #40	@ 0x28
 800a600:	af00      	add	r7, sp, #0
 800a602:	60f8      	str	r0, [r7, #12]
 800a604:	60b9      	str	r1, [r7, #8]
 800a606:	603b      	str	r3, [r7, #0]
 800a608:	4613      	mov	r3, r2
 800a60a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a60c:	2301      	movs	r3, #1
 800a60e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d10b      	bne.n	800a62e <xTaskGenericNotify+0x32>
	__asm volatile
 800a616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a61a:	f383 8811 	msr	BASEPRI, r3
 800a61e:	f3bf 8f6f 	isb	sy
 800a622:	f3bf 8f4f 	dsb	sy
 800a626:	61bb      	str	r3, [r7, #24]
}
 800a628:	bf00      	nop
 800a62a:	bf00      	nop
 800a62c:	e7fd      	b.n	800a62a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a632:	f000 fe69 	bl	800b308 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d004      	beq.n	800a646 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a63c:	6a3b      	ldr	r3, [r7, #32]
 800a63e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a646:	6a3b      	ldr	r3, [r7, #32]
 800a648:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a64c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a64e:	6a3b      	ldr	r3, [r7, #32]
 800a650:	2202      	movs	r2, #2
 800a652:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800a656:	79fb      	ldrb	r3, [r7, #7]
 800a658:	2b04      	cmp	r3, #4
 800a65a:	d82e      	bhi.n	800a6ba <xTaskGenericNotify+0xbe>
 800a65c:	a201      	add	r2, pc, #4	@ (adr r2, 800a664 <xTaskGenericNotify+0x68>)
 800a65e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a662:	bf00      	nop
 800a664:	0800a6df 	.word	0x0800a6df
 800a668:	0800a679 	.word	0x0800a679
 800a66c:	0800a68b 	.word	0x0800a68b
 800a670:	0800a69b 	.word	0x0800a69b
 800a674:	0800a6a5 	.word	0x0800a6a5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a678:	6a3b      	ldr	r3, [r7, #32]
 800a67a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	431a      	orrs	r2, r3
 800a682:	6a3b      	ldr	r3, [r7, #32]
 800a684:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a688:	e02c      	b.n	800a6e4 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a68a:	6a3b      	ldr	r3, [r7, #32]
 800a68c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a690:	1c5a      	adds	r2, r3, #1
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a698:	e024      	b.n	800a6e4 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a69a:	6a3b      	ldr	r3, [r7, #32]
 800a69c:	68ba      	ldr	r2, [r7, #8]
 800a69e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a6a2:	e01f      	b.n	800a6e4 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a6a4:	7ffb      	ldrb	r3, [r7, #31]
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d004      	beq.n	800a6b4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a6aa:	6a3b      	ldr	r3, [r7, #32]
 800a6ac:	68ba      	ldr	r2, [r7, #8]
 800a6ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a6b2:	e017      	b.n	800a6e4 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800a6b8:	e014      	b.n	800a6e4 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a6ba:	6a3b      	ldr	r3, [r7, #32]
 800a6bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6c4:	d00d      	beq.n	800a6e2 <xTaskGenericNotify+0xe6>
	__asm volatile
 800a6c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ca:	f383 8811 	msr	BASEPRI, r3
 800a6ce:	f3bf 8f6f 	isb	sy
 800a6d2:	f3bf 8f4f 	dsb	sy
 800a6d6:	617b      	str	r3, [r7, #20]
}
 800a6d8:	bf00      	nop
 800a6da:	bf00      	nop
 800a6dc:	e7fd      	b.n	800a6da <xTaskGenericNotify+0xde>
					break;
 800a6de:	bf00      	nop
 800a6e0:	e000      	b.n	800a6e4 <xTaskGenericNotify+0xe8>

					break;
 800a6e2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a6e4:	7ffb      	ldrb	r3, [r7, #31]
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d13b      	bne.n	800a762 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6ea:	6a3b      	ldr	r3, [r7, #32]
 800a6ec:	3304      	adds	r3, #4
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f7fe fb0a 	bl	8008d08 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a6f4:	6a3b      	ldr	r3, [r7, #32]
 800a6f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6f8:	4b1d      	ldr	r3, [pc, #116]	@ (800a770 <xTaskGenericNotify+0x174>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d903      	bls.n	800a708 <xTaskGenericNotify+0x10c>
 800a700:	6a3b      	ldr	r3, [r7, #32]
 800a702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a704:	4a1a      	ldr	r2, [pc, #104]	@ (800a770 <xTaskGenericNotify+0x174>)
 800a706:	6013      	str	r3, [r2, #0]
 800a708:	6a3b      	ldr	r3, [r7, #32]
 800a70a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a70c:	4613      	mov	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4413      	add	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4a17      	ldr	r2, [pc, #92]	@ (800a774 <xTaskGenericNotify+0x178>)
 800a716:	441a      	add	r2, r3
 800a718:	6a3b      	ldr	r3, [r7, #32]
 800a71a:	3304      	adds	r3, #4
 800a71c:	4619      	mov	r1, r3
 800a71e:	4610      	mov	r0, r2
 800a720:	f7fe fa95 	bl	8008c4e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a724:	6a3b      	ldr	r3, [r7, #32]
 800a726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d00b      	beq.n	800a744 <xTaskGenericNotify+0x148>
	__asm volatile
 800a72c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a730:	f383 8811 	msr	BASEPRI, r3
 800a734:	f3bf 8f6f 	isb	sy
 800a738:	f3bf 8f4f 	dsb	sy
 800a73c:	613b      	str	r3, [r7, #16]
}
 800a73e:	bf00      	nop
 800a740:	bf00      	nop
 800a742:	e7fd      	b.n	800a740 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a744:	6a3b      	ldr	r3, [r7, #32]
 800a746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a748:	4b0b      	ldr	r3, [pc, #44]	@ (800a778 <xTaskGenericNotify+0x17c>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a74e:	429a      	cmp	r2, r3
 800a750:	d907      	bls.n	800a762 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800a752:	4b0a      	ldr	r3, [pc, #40]	@ (800a77c <xTaskGenericNotify+0x180>)
 800a754:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a758:	601a      	str	r2, [r3, #0]
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a762:	f000 fe03 	bl	800b36c <vPortExitCritical>

		return xReturn;
 800a766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a768:	4618      	mov	r0, r3
 800a76a:	3728      	adds	r7, #40	@ 0x28
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}
 800a770:	200012bc 	.word	0x200012bc
 800a774:	20000de4 	.word	0x20000de4
 800a778:	20000de0 	.word	0x20000de0
 800a77c:	e000ed04 	.word	0xe000ed04

0800a780 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a780:	b580      	push	{r7, lr}
 800a782:	b08e      	sub	sp, #56	@ 0x38
 800a784:	af00      	add	r7, sp, #0
 800a786:	60f8      	str	r0, [r7, #12]
 800a788:	60b9      	str	r1, [r7, #8]
 800a78a:	603b      	str	r3, [r7, #0]
 800a78c:	4613      	mov	r3, r2
 800a78e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a790:	2301      	movs	r3, #1
 800a792:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d10b      	bne.n	800a7b2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800a79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a79e:	f383 8811 	msr	BASEPRI, r3
 800a7a2:	f3bf 8f6f 	isb	sy
 800a7a6:	f3bf 8f4f 	dsb	sy
 800a7aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a7ac:	bf00      	nop
 800a7ae:	bf00      	nop
 800a7b0:	e7fd      	b.n	800a7ae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a7b2:	f000 fe89 	bl	800b4c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800a7ba:	f3ef 8211 	mrs	r2, BASEPRI
 800a7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c2:	f383 8811 	msr	BASEPRI, r3
 800a7c6:	f3bf 8f6f 	isb	sy
 800a7ca:	f3bf 8f4f 	dsb	sy
 800a7ce:	623a      	str	r2, [r7, #32]
 800a7d0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800a7d2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a7d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d004      	beq.n	800a7e6 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7de:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a7ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f2:	2202      	movs	r2, #2
 800a7f4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800a7f8:	79fb      	ldrb	r3, [r7, #7]
 800a7fa:	2b04      	cmp	r3, #4
 800a7fc:	d82e      	bhi.n	800a85c <xTaskGenericNotifyFromISR+0xdc>
 800a7fe:	a201      	add	r2, pc, #4	@ (adr r2, 800a804 <xTaskGenericNotifyFromISR+0x84>)
 800a800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a804:	0800a881 	.word	0x0800a881
 800a808:	0800a819 	.word	0x0800a819
 800a80c:	0800a82b 	.word	0x0800a82b
 800a810:	0800a83b 	.word	0x0800a83b
 800a814:	0800a845 	.word	0x0800a845
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a81a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	431a      	orrs	r2, r3
 800a822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a824:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a828:	e02d      	b.n	800a886 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a82c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a830:	1c5a      	adds	r2, r3, #1
 800a832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a834:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a838:	e025      	b.n	800a886 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a83c:	68ba      	ldr	r2, [r7, #8]
 800a83e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a842:	e020      	b.n	800a886 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a844:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a848:	2b02      	cmp	r3, #2
 800a84a:	d004      	beq.n	800a856 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a854:	e017      	b.n	800a886 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800a856:	2300      	movs	r3, #0
 800a858:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800a85a:	e014      	b.n	800a886 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a85e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a862:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a866:	d00d      	beq.n	800a884 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800a868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a86c:	f383 8811 	msr	BASEPRI, r3
 800a870:	f3bf 8f6f 	isb	sy
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	61bb      	str	r3, [r7, #24]
}
 800a87a:	bf00      	nop
 800a87c:	bf00      	nop
 800a87e:	e7fd      	b.n	800a87c <xTaskGenericNotifyFromISR+0xfc>
					break;
 800a880:	bf00      	nop
 800a882:	e000      	b.n	800a886 <xTaskGenericNotifyFromISR+0x106>
					break;
 800a884:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a886:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a88a:	2b01      	cmp	r3, #1
 800a88c:	d147      	bne.n	800a91e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a88e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a892:	2b00      	cmp	r3, #0
 800a894:	d00b      	beq.n	800a8ae <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800a896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	617b      	str	r3, [r7, #20]
}
 800a8a8:	bf00      	nop
 800a8aa:	bf00      	nop
 800a8ac:	e7fd      	b.n	800a8aa <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8ae:	4b21      	ldr	r3, [pc, #132]	@ (800a934 <xTaskGenericNotifyFromISR+0x1b4>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d11d      	bne.n	800a8f2 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b8:	3304      	adds	r3, #4
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7fe fa24 	bl	8008d08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a8c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8c4:	4b1c      	ldr	r3, [pc, #112]	@ (800a938 <xTaskGenericNotifyFromISR+0x1b8>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d903      	bls.n	800a8d4 <xTaskGenericNotifyFromISR+0x154>
 800a8cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8d0:	4a19      	ldr	r2, [pc, #100]	@ (800a938 <xTaskGenericNotifyFromISR+0x1b8>)
 800a8d2:	6013      	str	r3, [r2, #0]
 800a8d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8d8:	4613      	mov	r3, r2
 800a8da:	009b      	lsls	r3, r3, #2
 800a8dc:	4413      	add	r3, r2
 800a8de:	009b      	lsls	r3, r3, #2
 800a8e0:	4a16      	ldr	r2, [pc, #88]	@ (800a93c <xTaskGenericNotifyFromISR+0x1bc>)
 800a8e2:	441a      	add	r2, r3
 800a8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	f7fe f9af 	bl	8008c4e <vListInsertEnd>
 800a8f0:	e005      	b.n	800a8fe <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f4:	3318      	adds	r3, #24
 800a8f6:	4619      	mov	r1, r3
 800a8f8:	4811      	ldr	r0, [pc, #68]	@ (800a940 <xTaskGenericNotifyFromISR+0x1c0>)
 800a8fa:	f7fe f9a8 	bl	8008c4e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a8fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a902:	4b10      	ldr	r3, [pc, #64]	@ (800a944 <xTaskGenericNotifyFromISR+0x1c4>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a908:	429a      	cmp	r2, r3
 800a90a:	d908      	bls.n	800a91e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a90c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d002      	beq.n	800a918 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a914:	2201      	movs	r2, #1
 800a916:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a918:	4b0b      	ldr	r3, [pc, #44]	@ (800a948 <xTaskGenericNotifyFromISR+0x1c8>)
 800a91a:	2201      	movs	r2, #1
 800a91c:	601a      	str	r2, [r3, #0]
 800a91e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a920:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	f383 8811 	msr	BASEPRI, r3
}
 800a928:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800a92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3738      	adds	r7, #56	@ 0x38
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}
 800a934:	200012dc 	.word	0x200012dc
 800a938:	200012bc 	.word	0x200012bc
 800a93c:	20000de4 	.word	0x20000de4
 800a940:	20001274 	.word	0x20001274
 800a944:	20000de0 	.word	0x20000de0
 800a948:	200012c8 	.word	0x200012c8

0800a94c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b084      	sub	sp, #16
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a956:	4b21      	ldr	r3, [pc, #132]	@ (800a9dc <prvAddCurrentTaskToDelayedList+0x90>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a95c:	4b20      	ldr	r3, [pc, #128]	@ (800a9e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3304      	adds	r3, #4
 800a962:	4618      	mov	r0, r3
 800a964:	f7fe f9d0 	bl	8008d08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96e:	d10a      	bne.n	800a986 <prvAddCurrentTaskToDelayedList+0x3a>
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d007      	beq.n	800a986 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a976:	4b1a      	ldr	r3, [pc, #104]	@ (800a9e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	3304      	adds	r3, #4
 800a97c:	4619      	mov	r1, r3
 800a97e:	4819      	ldr	r0, [pc, #100]	@ (800a9e4 <prvAddCurrentTaskToDelayedList+0x98>)
 800a980:	f7fe f965 	bl	8008c4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a984:	e026      	b.n	800a9d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a986:	68fa      	ldr	r2, [r7, #12]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	4413      	add	r3, r2
 800a98c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a98e:	4b14      	ldr	r3, [pc, #80]	@ (800a9e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	68ba      	ldr	r2, [r7, #8]
 800a994:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a996:	68ba      	ldr	r2, [r7, #8]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d209      	bcs.n	800a9b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a99e:	4b12      	ldr	r3, [pc, #72]	@ (800a9e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a9e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	3304      	adds	r3, #4
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	4610      	mov	r0, r2
 800a9ac:	f7fe f973 	bl	8008c96 <vListInsert>
}
 800a9b0:	e010      	b.n	800a9d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9b2:	4b0e      	ldr	r3, [pc, #56]	@ (800a9ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800a9b4:	681a      	ldr	r2, [r3, #0]
 800a9b6:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	3304      	adds	r3, #4
 800a9bc:	4619      	mov	r1, r3
 800a9be:	4610      	mov	r0, r2
 800a9c0:	f7fe f969 	bl	8008c96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a9c4:	4b0a      	ldr	r3, [pc, #40]	@ (800a9f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	68ba      	ldr	r2, [r7, #8]
 800a9ca:	429a      	cmp	r2, r3
 800a9cc:	d202      	bcs.n	800a9d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a9ce:	4a08      	ldr	r2, [pc, #32]	@ (800a9f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	6013      	str	r3, [r2, #0]
}
 800a9d4:	bf00      	nop
 800a9d6:	3710      	adds	r7, #16
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	200012b8 	.word	0x200012b8
 800a9e0:	20000de0 	.word	0x20000de0
 800a9e4:	200012a0 	.word	0x200012a0
 800a9e8:	20001270 	.word	0x20001270
 800a9ec:	2000126c 	.word	0x2000126c
 800a9f0:	200012d4 	.word	0x200012d4

0800a9f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b08a      	sub	sp, #40	@ 0x28
 800a9f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a9fe:	f000 fb13 	bl	800b028 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aa02:	4b1d      	ldr	r3, [pc, #116]	@ (800aa78 <xTimerCreateTimerTask+0x84>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d021      	beq.n	800aa4e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aa12:	1d3a      	adds	r2, r7, #4
 800aa14:	f107 0108 	add.w	r1, r7, #8
 800aa18:	f107 030c 	add.w	r3, r7, #12
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f7fe f8cf 	bl	8008bc0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aa22:	6879      	ldr	r1, [r7, #4]
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	68fa      	ldr	r2, [r7, #12]
 800aa28:	9202      	str	r2, [sp, #8]
 800aa2a:	9301      	str	r3, [sp, #4]
 800aa2c:	2302      	movs	r3, #2
 800aa2e:	9300      	str	r3, [sp, #0]
 800aa30:	2300      	movs	r3, #0
 800aa32:	460a      	mov	r2, r1
 800aa34:	4911      	ldr	r1, [pc, #68]	@ (800aa7c <xTimerCreateTimerTask+0x88>)
 800aa36:	4812      	ldr	r0, [pc, #72]	@ (800aa80 <xTimerCreateTimerTask+0x8c>)
 800aa38:	f7fe fe8a 	bl	8009750 <xTaskCreateStatic>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	4a11      	ldr	r2, [pc, #68]	@ (800aa84 <xTimerCreateTimerTask+0x90>)
 800aa40:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aa42:	4b10      	ldr	r3, [pc, #64]	@ (800aa84 <xTimerCreateTimerTask+0x90>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d001      	beq.n	800aa4e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d10b      	bne.n	800aa6c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800aa54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa58:	f383 8811 	msr	BASEPRI, r3
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	613b      	str	r3, [r7, #16]
}
 800aa66:	bf00      	nop
 800aa68:	bf00      	nop
 800aa6a:	e7fd      	b.n	800aa68 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aa6c:	697b      	ldr	r3, [r7, #20]
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3718      	adds	r7, #24
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	20001310 	.word	0x20001310
 800aa7c:	0800eba8 	.word	0x0800eba8
 800aa80:	0800abc1 	.word	0x0800abc1
 800aa84:	20001314 	.word	0x20001314

0800aa88 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b08a      	sub	sp, #40	@ 0x28
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	60f8      	str	r0, [r7, #12]
 800aa90:	60b9      	str	r1, [r7, #8]
 800aa92:	607a      	str	r2, [r7, #4]
 800aa94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aa96:	2300      	movs	r3, #0
 800aa98:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d10b      	bne.n	800aab8 <xTimerGenericCommand+0x30>
	__asm volatile
 800aaa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa4:	f383 8811 	msr	BASEPRI, r3
 800aaa8:	f3bf 8f6f 	isb	sy
 800aaac:	f3bf 8f4f 	dsb	sy
 800aab0:	623b      	str	r3, [r7, #32]
}
 800aab2:	bf00      	nop
 800aab4:	bf00      	nop
 800aab6:	e7fd      	b.n	800aab4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800aab8:	4b19      	ldr	r3, [pc, #100]	@ (800ab20 <xTimerGenericCommand+0x98>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d02a      	beq.n	800ab16 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	2b05      	cmp	r3, #5
 800aad0:	dc18      	bgt.n	800ab04 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aad2:	f7ff fca5 	bl	800a420 <xTaskGetSchedulerState>
 800aad6:	4603      	mov	r3, r0
 800aad8:	2b02      	cmp	r3, #2
 800aada:	d109      	bne.n	800aaf0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aadc:	4b10      	ldr	r3, [pc, #64]	@ (800ab20 <xTimerGenericCommand+0x98>)
 800aade:	6818      	ldr	r0, [r3, #0]
 800aae0:	f107 0110 	add.w	r1, r7, #16
 800aae4:	2300      	movs	r3, #0
 800aae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aae8:	f7fe fa42 	bl	8008f70 <xQueueGenericSend>
 800aaec:	6278      	str	r0, [r7, #36]	@ 0x24
 800aaee:	e012      	b.n	800ab16 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aaf0:	4b0b      	ldr	r3, [pc, #44]	@ (800ab20 <xTimerGenericCommand+0x98>)
 800aaf2:	6818      	ldr	r0, [r3, #0]
 800aaf4:	f107 0110 	add.w	r1, r7, #16
 800aaf8:	2300      	movs	r3, #0
 800aafa:	2200      	movs	r2, #0
 800aafc:	f7fe fa38 	bl	8008f70 <xQueueGenericSend>
 800ab00:	6278      	str	r0, [r7, #36]	@ 0x24
 800ab02:	e008      	b.n	800ab16 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ab04:	4b06      	ldr	r3, [pc, #24]	@ (800ab20 <xTimerGenericCommand+0x98>)
 800ab06:	6818      	ldr	r0, [r3, #0]
 800ab08:	f107 0110 	add.w	r1, r7, #16
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	683a      	ldr	r2, [r7, #0]
 800ab10:	f7fe fb30 	bl	8009174 <xQueueGenericSendFromISR>
 800ab14:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ab16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	3728      	adds	r7, #40	@ 0x28
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}
 800ab20:	20001310 	.word	0x20001310

0800ab24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b088      	sub	sp, #32
 800ab28:	af02      	add	r7, sp, #8
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab2e:	4b23      	ldr	r3, [pc, #140]	@ (800abbc <prvProcessExpiredTimer+0x98>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	68db      	ldr	r3, [r3, #12]
 800ab34:	68db      	ldr	r3, [r3, #12]
 800ab36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	3304      	adds	r3, #4
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	f7fe f8e3 	bl	8008d08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab48:	f003 0304 	and.w	r3, r3, #4
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d023      	beq.n	800ab98 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	699a      	ldr	r2, [r3, #24]
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	18d1      	adds	r1, r2, r3
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	683a      	ldr	r2, [r7, #0]
 800ab5c:	6978      	ldr	r0, [r7, #20]
 800ab5e:	f000 f8d5 	bl	800ad0c <prvInsertTimerInActiveList>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d020      	beq.n	800abaa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab68:	2300      	movs	r3, #0
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	2100      	movs	r1, #0
 800ab72:	6978      	ldr	r0, [r7, #20]
 800ab74:	f7ff ff88 	bl	800aa88 <xTimerGenericCommand>
 800ab78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ab7a:	693b      	ldr	r3, [r7, #16]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d114      	bne.n	800abaa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ab80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab84:	f383 8811 	msr	BASEPRI, r3
 800ab88:	f3bf 8f6f 	isb	sy
 800ab8c:	f3bf 8f4f 	dsb	sy
 800ab90:	60fb      	str	r3, [r7, #12]
}
 800ab92:	bf00      	nop
 800ab94:	bf00      	nop
 800ab96:	e7fd      	b.n	800ab94 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab9e:	f023 0301 	bic.w	r3, r3, #1
 800aba2:	b2da      	uxtb	r2, r3
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	6a1b      	ldr	r3, [r3, #32]
 800abae:	6978      	ldr	r0, [r7, #20]
 800abb0:	4798      	blx	r3
}
 800abb2:	bf00      	nop
 800abb4:	3718      	adds	r7, #24
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}
 800abba:	bf00      	nop
 800abbc:	20001308 	.word	0x20001308

0800abc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b084      	sub	sp, #16
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800abc8:	f107 0308 	add.w	r3, r7, #8
 800abcc:	4618      	mov	r0, r3
 800abce:	f000 f859 	bl	800ac84 <prvGetNextExpireTime>
 800abd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	4619      	mov	r1, r3
 800abd8:	68f8      	ldr	r0, [r7, #12]
 800abda:	f000 f805 	bl	800abe8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800abde:	f000 f8d7 	bl	800ad90 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800abe2:	bf00      	nop
 800abe4:	e7f0      	b.n	800abc8 <prvTimerTask+0x8>
	...

0800abe8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b084      	sub	sp, #16
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800abf2:	f7ff f811 	bl	8009c18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800abf6:	f107 0308 	add.w	r3, r7, #8
 800abfa:	4618      	mov	r0, r3
 800abfc:	f000 f866 	bl	800accc <prvSampleTimeNow>
 800ac00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d130      	bne.n	800ac6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d10a      	bne.n	800ac24 <prvProcessTimerOrBlockTask+0x3c>
 800ac0e:	687a      	ldr	r2, [r7, #4]
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d806      	bhi.n	800ac24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ac16:	f7ff f80d 	bl	8009c34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ac1a:	68f9      	ldr	r1, [r7, #12]
 800ac1c:	6878      	ldr	r0, [r7, #4]
 800ac1e:	f7ff ff81 	bl	800ab24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ac22:	e024      	b.n	800ac6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d008      	beq.n	800ac3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ac2a:	4b13      	ldr	r3, [pc, #76]	@ (800ac78 <prvProcessTimerOrBlockTask+0x90>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d101      	bne.n	800ac38 <prvProcessTimerOrBlockTask+0x50>
 800ac34:	2301      	movs	r3, #1
 800ac36:	e000      	b.n	800ac3a <prvProcessTimerOrBlockTask+0x52>
 800ac38:	2300      	movs	r3, #0
 800ac3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ac3c:	4b0f      	ldr	r3, [pc, #60]	@ (800ac7c <prvProcessTimerOrBlockTask+0x94>)
 800ac3e:	6818      	ldr	r0, [r3, #0]
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	1ad3      	subs	r3, r2, r3
 800ac46:	683a      	ldr	r2, [r7, #0]
 800ac48:	4619      	mov	r1, r3
 800ac4a:	f7fe fd4d 	bl	80096e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ac4e:	f7fe fff1 	bl	8009c34 <xTaskResumeAll>
 800ac52:	4603      	mov	r3, r0
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d10a      	bne.n	800ac6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ac58:	4b09      	ldr	r3, [pc, #36]	@ (800ac80 <prvProcessTimerOrBlockTask+0x98>)
 800ac5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac5e:	601a      	str	r2, [r3, #0]
 800ac60:	f3bf 8f4f 	dsb	sy
 800ac64:	f3bf 8f6f 	isb	sy
}
 800ac68:	e001      	b.n	800ac6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ac6a:	f7fe ffe3 	bl	8009c34 <xTaskResumeAll>
}
 800ac6e:	bf00      	nop
 800ac70:	3710      	adds	r7, #16
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	bf00      	nop
 800ac78:	2000130c 	.word	0x2000130c
 800ac7c:	20001310 	.word	0x20001310
 800ac80:	e000ed04 	.word	0xe000ed04

0800ac84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ac84:	b480      	push	{r7}
 800ac86:	b085      	sub	sp, #20
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ac8c:	4b0e      	ldr	r3, [pc, #56]	@ (800acc8 <prvGetNextExpireTime+0x44>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d101      	bne.n	800ac9a <prvGetNextExpireTime+0x16>
 800ac96:	2201      	movs	r2, #1
 800ac98:	e000      	b.n	800ac9c <prvGetNextExpireTime+0x18>
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d105      	bne.n	800acb4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aca8:	4b07      	ldr	r3, [pc, #28]	@ (800acc8 <prvGetNextExpireTime+0x44>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	60fb      	str	r3, [r7, #12]
 800acb2:	e001      	b.n	800acb8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800acb4:	2300      	movs	r3, #0
 800acb6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800acb8:	68fb      	ldr	r3, [r7, #12]
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3714      	adds	r7, #20
 800acbe:	46bd      	mov	sp, r7
 800acc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc4:	4770      	bx	lr
 800acc6:	bf00      	nop
 800acc8:	20001308 	.word	0x20001308

0800accc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800acd4:	f7ff f84c 	bl	8009d70 <xTaskGetTickCount>
 800acd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800acda:	4b0b      	ldr	r3, [pc, #44]	@ (800ad08 <prvSampleTimeNow+0x3c>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	68fa      	ldr	r2, [r7, #12]
 800ace0:	429a      	cmp	r2, r3
 800ace2:	d205      	bcs.n	800acf0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ace4:	f000 f93a 	bl	800af5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2201      	movs	r2, #1
 800acec:	601a      	str	r2, [r3, #0]
 800acee:	e002      	b.n	800acf6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2200      	movs	r2, #0
 800acf4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800acf6:	4a04      	ldr	r2, [pc, #16]	@ (800ad08 <prvSampleTimeNow+0x3c>)
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800acfc:	68fb      	ldr	r3, [r7, #12]
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3710      	adds	r7, #16
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	20001318 	.word	0x20001318

0800ad0c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b086      	sub	sp, #24
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	60f8      	str	r0, [r7, #12]
 800ad14:	60b9      	str	r1, [r7, #8]
 800ad16:	607a      	str	r2, [r7, #4]
 800ad18:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	68ba      	ldr	r2, [r7, #8]
 800ad22:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	68fa      	ldr	r2, [r7, #12]
 800ad28:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ad2a:	68ba      	ldr	r2, [r7, #8]
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	429a      	cmp	r2, r3
 800ad30:	d812      	bhi.n	800ad58 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	1ad2      	subs	r2, r2, r3
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	699b      	ldr	r3, [r3, #24]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d302      	bcc.n	800ad46 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ad40:	2301      	movs	r3, #1
 800ad42:	617b      	str	r3, [r7, #20]
 800ad44:	e01b      	b.n	800ad7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ad46:	4b10      	ldr	r3, [pc, #64]	@ (800ad88 <prvInsertTimerInActiveList+0x7c>)
 800ad48:	681a      	ldr	r2, [r3, #0]
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	3304      	adds	r3, #4
 800ad4e:	4619      	mov	r1, r3
 800ad50:	4610      	mov	r0, r2
 800ad52:	f7fd ffa0 	bl	8008c96 <vListInsert>
 800ad56:	e012      	b.n	800ad7e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d206      	bcs.n	800ad6e <prvInsertTimerInActiveList+0x62>
 800ad60:	68ba      	ldr	r2, [r7, #8]
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d302      	bcc.n	800ad6e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	617b      	str	r3, [r7, #20]
 800ad6c:	e007      	b.n	800ad7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad6e:	4b07      	ldr	r3, [pc, #28]	@ (800ad8c <prvInsertTimerInActiveList+0x80>)
 800ad70:	681a      	ldr	r2, [r3, #0]
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	3304      	adds	r3, #4
 800ad76:	4619      	mov	r1, r3
 800ad78:	4610      	mov	r0, r2
 800ad7a:	f7fd ff8c 	bl	8008c96 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ad7e:	697b      	ldr	r3, [r7, #20]
}
 800ad80:	4618      	mov	r0, r3
 800ad82:	3718      	adds	r7, #24
 800ad84:	46bd      	mov	sp, r7
 800ad86:	bd80      	pop	{r7, pc}
 800ad88:	2000130c 	.word	0x2000130c
 800ad8c:	20001308 	.word	0x20001308

0800ad90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b08e      	sub	sp, #56	@ 0x38
 800ad94:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad96:	e0ce      	b.n	800af36 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	da19      	bge.n	800add2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ad9e:	1d3b      	adds	r3, r7, #4
 800ada0:	3304      	adds	r3, #4
 800ada2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ada4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d10b      	bne.n	800adc2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800adaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adae:	f383 8811 	msr	BASEPRI, r3
 800adb2:	f3bf 8f6f 	isb	sy
 800adb6:	f3bf 8f4f 	dsb	sy
 800adba:	61fb      	str	r3, [r7, #28]
}
 800adbc:	bf00      	nop
 800adbe:	bf00      	nop
 800adc0:	e7fd      	b.n	800adbe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800adc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adc8:	6850      	ldr	r0, [r2, #4]
 800adca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adcc:	6892      	ldr	r2, [r2, #8]
 800adce:	4611      	mov	r1, r2
 800add0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2b00      	cmp	r3, #0
 800add6:	f2c0 80ae 	blt.w	800af36 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800adde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade0:	695b      	ldr	r3, [r3, #20]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d004      	beq.n	800adf0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ade6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade8:	3304      	adds	r3, #4
 800adea:	4618      	mov	r0, r3
 800adec:	f7fd ff8c 	bl	8008d08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800adf0:	463b      	mov	r3, r7
 800adf2:	4618      	mov	r0, r3
 800adf4:	f7ff ff6a 	bl	800accc <prvSampleTimeNow>
 800adf8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2b09      	cmp	r3, #9
 800adfe:	f200 8097 	bhi.w	800af30 <prvProcessReceivedCommands+0x1a0>
 800ae02:	a201      	add	r2, pc, #4	@ (adr r2, 800ae08 <prvProcessReceivedCommands+0x78>)
 800ae04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae08:	0800ae31 	.word	0x0800ae31
 800ae0c:	0800ae31 	.word	0x0800ae31
 800ae10:	0800ae31 	.word	0x0800ae31
 800ae14:	0800aea7 	.word	0x0800aea7
 800ae18:	0800aebb 	.word	0x0800aebb
 800ae1c:	0800af07 	.word	0x0800af07
 800ae20:	0800ae31 	.word	0x0800ae31
 800ae24:	0800ae31 	.word	0x0800ae31
 800ae28:	0800aea7 	.word	0x0800aea7
 800ae2c:	0800aebb 	.word	0x0800aebb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae36:	f043 0301 	orr.w	r3, r3, #1
 800ae3a:	b2da      	uxtb	r2, r3
 800ae3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ae42:	68ba      	ldr	r2, [r7, #8]
 800ae44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae46:	699b      	ldr	r3, [r3, #24]
 800ae48:	18d1      	adds	r1, r2, r3
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae50:	f7ff ff5c 	bl	800ad0c <prvInsertTimerInActiveList>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d06c      	beq.n	800af34 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae5c:	6a1b      	ldr	r3, [r3, #32]
 800ae5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae68:	f003 0304 	and.w	r3, r3, #4
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d061      	beq.n	800af34 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ae70:	68ba      	ldr	r2, [r7, #8]
 800ae72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae74:	699b      	ldr	r3, [r3, #24]
 800ae76:	441a      	add	r2, r3
 800ae78:	2300      	movs	r3, #0
 800ae7a:	9300      	str	r3, [sp, #0]
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	2100      	movs	r1, #0
 800ae80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae82:	f7ff fe01 	bl	800aa88 <xTimerGenericCommand>
 800ae86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ae88:	6a3b      	ldr	r3, [r7, #32]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d152      	bne.n	800af34 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ae8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae92:	f383 8811 	msr	BASEPRI, r3
 800ae96:	f3bf 8f6f 	isb	sy
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	61bb      	str	r3, [r7, #24]
}
 800aea0:	bf00      	nop
 800aea2:	bf00      	nop
 800aea4:	e7fd      	b.n	800aea2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aeac:	f023 0301 	bic.w	r3, r3, #1
 800aeb0:	b2da      	uxtb	r2, r3
 800aeb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800aeb8:	e03d      	b.n	800af36 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aeba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aebc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aec0:	f043 0301 	orr.w	r3, r3, #1
 800aec4:	b2da      	uxtb	r2, r3
 800aec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aecc:	68ba      	ldr	r2, [r7, #8]
 800aece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aed0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aed4:	699b      	ldr	r3, [r3, #24]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d10b      	bne.n	800aef2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800aeda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aede:	f383 8811 	msr	BASEPRI, r3
 800aee2:	f3bf 8f6f 	isb	sy
 800aee6:	f3bf 8f4f 	dsb	sy
 800aeea:	617b      	str	r3, [r7, #20]
}
 800aeec:	bf00      	nop
 800aeee:	bf00      	nop
 800aef0:	e7fd      	b.n	800aeee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aef4:	699a      	ldr	r2, [r3, #24]
 800aef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef8:	18d1      	adds	r1, r2, r3
 800aefa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aefe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af00:	f7ff ff04 	bl	800ad0c <prvInsertTimerInActiveList>
					break;
 800af04:	e017      	b.n	800af36 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800af06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af0c:	f003 0302 	and.w	r3, r3, #2
 800af10:	2b00      	cmp	r3, #0
 800af12:	d103      	bne.n	800af1c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800af14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af16:	f000 fbe7 	bl	800b6e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800af1a:	e00c      	b.n	800af36 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af22:	f023 0301 	bic.w	r3, r3, #1
 800af26:	b2da      	uxtb	r2, r3
 800af28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800af2e:	e002      	b.n	800af36 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800af30:	bf00      	nop
 800af32:	e000      	b.n	800af36 <prvProcessReceivedCommands+0x1a6>
					break;
 800af34:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af36:	4b08      	ldr	r3, [pc, #32]	@ (800af58 <prvProcessReceivedCommands+0x1c8>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	1d39      	adds	r1, r7, #4
 800af3c:	2200      	movs	r2, #0
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fe f9b6 	bl	80092b0 <xQueueReceive>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	f47f af26 	bne.w	800ad98 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800af4c:	bf00      	nop
 800af4e:	bf00      	nop
 800af50:	3730      	adds	r7, #48	@ 0x30
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	20001310 	.word	0x20001310

0800af5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b088      	sub	sp, #32
 800af60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af62:	e049      	b.n	800aff8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800af64:	4b2e      	ldr	r3, [pc, #184]	@ (800b020 <prvSwitchTimerLists+0xc4>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	68db      	ldr	r3, [r3, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af6e:	4b2c      	ldr	r3, [pc, #176]	@ (800b020 <prvSwitchTimerLists+0xc4>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	68db      	ldr	r3, [r3, #12]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	3304      	adds	r3, #4
 800af7c:	4618      	mov	r0, r3
 800af7e:	f7fd fec3 	bl	8008d08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6a1b      	ldr	r3, [r3, #32]
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af90:	f003 0304 	and.w	r3, r3, #4
 800af94:	2b00      	cmp	r3, #0
 800af96:	d02f      	beq.n	800aff8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	699b      	ldr	r3, [r3, #24]
 800af9c:	693a      	ldr	r2, [r7, #16]
 800af9e:	4413      	add	r3, r2
 800afa0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800afa2:	68ba      	ldr	r2, [r7, #8]
 800afa4:	693b      	ldr	r3, [r7, #16]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d90e      	bls.n	800afc8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	68ba      	ldr	r2, [r7, #8]
 800afae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	68fa      	ldr	r2, [r7, #12]
 800afb4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800afb6:	4b1a      	ldr	r3, [pc, #104]	@ (800b020 <prvSwitchTimerLists+0xc4>)
 800afb8:	681a      	ldr	r2, [r3, #0]
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	3304      	adds	r3, #4
 800afbe:	4619      	mov	r1, r3
 800afc0:	4610      	mov	r0, r2
 800afc2:	f7fd fe68 	bl	8008c96 <vListInsert>
 800afc6:	e017      	b.n	800aff8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800afc8:	2300      	movs	r3, #0
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	2300      	movs	r3, #0
 800afce:	693a      	ldr	r2, [r7, #16]
 800afd0:	2100      	movs	r1, #0
 800afd2:	68f8      	ldr	r0, [r7, #12]
 800afd4:	f7ff fd58 	bl	800aa88 <xTimerGenericCommand>
 800afd8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d10b      	bne.n	800aff8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800afe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afe4:	f383 8811 	msr	BASEPRI, r3
 800afe8:	f3bf 8f6f 	isb	sy
 800afec:	f3bf 8f4f 	dsb	sy
 800aff0:	603b      	str	r3, [r7, #0]
}
 800aff2:	bf00      	nop
 800aff4:	bf00      	nop
 800aff6:	e7fd      	b.n	800aff4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aff8:	4b09      	ldr	r3, [pc, #36]	@ (800b020 <prvSwitchTimerLists+0xc4>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d1b0      	bne.n	800af64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b002:	4b07      	ldr	r3, [pc, #28]	@ (800b020 <prvSwitchTimerLists+0xc4>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b008:	4b06      	ldr	r3, [pc, #24]	@ (800b024 <prvSwitchTimerLists+0xc8>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	4a04      	ldr	r2, [pc, #16]	@ (800b020 <prvSwitchTimerLists+0xc4>)
 800b00e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b010:	4a04      	ldr	r2, [pc, #16]	@ (800b024 <prvSwitchTimerLists+0xc8>)
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	6013      	str	r3, [r2, #0]
}
 800b016:	bf00      	nop
 800b018:	3718      	adds	r7, #24
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}
 800b01e:	bf00      	nop
 800b020:	20001308 	.word	0x20001308
 800b024:	2000130c 	.word	0x2000130c

0800b028 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b082      	sub	sp, #8
 800b02c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b02e:	f000 f96b 	bl	800b308 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b032:	4b15      	ldr	r3, [pc, #84]	@ (800b088 <prvCheckForValidListAndQueue+0x60>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d120      	bne.n	800b07c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b03a:	4814      	ldr	r0, [pc, #80]	@ (800b08c <prvCheckForValidListAndQueue+0x64>)
 800b03c:	f7fd fdda 	bl	8008bf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b040:	4813      	ldr	r0, [pc, #76]	@ (800b090 <prvCheckForValidListAndQueue+0x68>)
 800b042:	f7fd fdd7 	bl	8008bf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b046:	4b13      	ldr	r3, [pc, #76]	@ (800b094 <prvCheckForValidListAndQueue+0x6c>)
 800b048:	4a10      	ldr	r2, [pc, #64]	@ (800b08c <prvCheckForValidListAndQueue+0x64>)
 800b04a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b04c:	4b12      	ldr	r3, [pc, #72]	@ (800b098 <prvCheckForValidListAndQueue+0x70>)
 800b04e:	4a10      	ldr	r2, [pc, #64]	@ (800b090 <prvCheckForValidListAndQueue+0x68>)
 800b050:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b052:	2300      	movs	r3, #0
 800b054:	9300      	str	r3, [sp, #0]
 800b056:	4b11      	ldr	r3, [pc, #68]	@ (800b09c <prvCheckForValidListAndQueue+0x74>)
 800b058:	4a11      	ldr	r2, [pc, #68]	@ (800b0a0 <prvCheckForValidListAndQueue+0x78>)
 800b05a:	2110      	movs	r1, #16
 800b05c:	200a      	movs	r0, #10
 800b05e:	f7fd fee7 	bl	8008e30 <xQueueGenericCreateStatic>
 800b062:	4603      	mov	r3, r0
 800b064:	4a08      	ldr	r2, [pc, #32]	@ (800b088 <prvCheckForValidListAndQueue+0x60>)
 800b066:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b068:	4b07      	ldr	r3, [pc, #28]	@ (800b088 <prvCheckForValidListAndQueue+0x60>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d005      	beq.n	800b07c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b070:	4b05      	ldr	r3, [pc, #20]	@ (800b088 <prvCheckForValidListAndQueue+0x60>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	490b      	ldr	r1, [pc, #44]	@ (800b0a4 <prvCheckForValidListAndQueue+0x7c>)
 800b076:	4618      	mov	r0, r3
 800b078:	f7fe fb0c 	bl	8009694 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b07c:	f000 f976 	bl	800b36c <vPortExitCritical>
}
 800b080:	bf00      	nop
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20001310 	.word	0x20001310
 800b08c:	200012e0 	.word	0x200012e0
 800b090:	200012f4 	.word	0x200012f4
 800b094:	20001308 	.word	0x20001308
 800b098:	2000130c 	.word	0x2000130c
 800b09c:	200013bc 	.word	0x200013bc
 800b0a0:	2000131c 	.word	0x2000131c
 800b0a4:	0800ebb0 	.word	0x0800ebb0

0800b0a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	60f8      	str	r0, [r7, #12]
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	3b04      	subs	r3, #4
 800b0b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b0c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	3b04      	subs	r3, #4
 800b0c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	f023 0201 	bic.w	r2, r3, #1
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	3b04      	subs	r3, #4
 800b0d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b0d8:	4a0c      	ldr	r2, [pc, #48]	@ (800b10c <pxPortInitialiseStack+0x64>)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	3b14      	subs	r3, #20
 800b0e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b0e4:	687a      	ldr	r2, [r7, #4]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	3b04      	subs	r3, #4
 800b0ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f06f 0202 	mvn.w	r2, #2
 800b0f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	3b20      	subs	r3, #32
 800b0fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
}
 800b100:	4618      	mov	r0, r3
 800b102:	3714      	adds	r7, #20
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr
 800b10c:	0800b111 	.word	0x0800b111

0800b110 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b110:	b480      	push	{r7}
 800b112:	b085      	sub	sp, #20
 800b114:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b116:	2300      	movs	r3, #0
 800b118:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b11a:	4b13      	ldr	r3, [pc, #76]	@ (800b168 <prvTaskExitError+0x58>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b122:	d00b      	beq.n	800b13c <prvTaskExitError+0x2c>
	__asm volatile
 800b124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b128:	f383 8811 	msr	BASEPRI, r3
 800b12c:	f3bf 8f6f 	isb	sy
 800b130:	f3bf 8f4f 	dsb	sy
 800b134:	60fb      	str	r3, [r7, #12]
}
 800b136:	bf00      	nop
 800b138:	bf00      	nop
 800b13a:	e7fd      	b.n	800b138 <prvTaskExitError+0x28>
	__asm volatile
 800b13c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b140:	f383 8811 	msr	BASEPRI, r3
 800b144:	f3bf 8f6f 	isb	sy
 800b148:	f3bf 8f4f 	dsb	sy
 800b14c:	60bb      	str	r3, [r7, #8]
}
 800b14e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b150:	bf00      	nop
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d0fc      	beq.n	800b152 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b158:	bf00      	nop
 800b15a:	bf00      	nop
 800b15c:	3714      	adds	r7, #20
 800b15e:	46bd      	mov	sp, r7
 800b160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b164:	4770      	bx	lr
 800b166:	bf00      	nop
 800b168:	20000130 	.word	0x20000130
 800b16c:	00000000 	.word	0x00000000

0800b170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b170:	4b07      	ldr	r3, [pc, #28]	@ (800b190 <pxCurrentTCBConst2>)
 800b172:	6819      	ldr	r1, [r3, #0]
 800b174:	6808      	ldr	r0, [r1, #0]
 800b176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b17a:	f380 8809 	msr	PSP, r0
 800b17e:	f3bf 8f6f 	isb	sy
 800b182:	f04f 0000 	mov.w	r0, #0
 800b186:	f380 8811 	msr	BASEPRI, r0
 800b18a:	4770      	bx	lr
 800b18c:	f3af 8000 	nop.w

0800b190 <pxCurrentTCBConst2>:
 800b190:	20000de0 	.word	0x20000de0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b194:	bf00      	nop
 800b196:	bf00      	nop

0800b198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b198:	4808      	ldr	r0, [pc, #32]	@ (800b1bc <prvPortStartFirstTask+0x24>)
 800b19a:	6800      	ldr	r0, [r0, #0]
 800b19c:	6800      	ldr	r0, [r0, #0]
 800b19e:	f380 8808 	msr	MSP, r0
 800b1a2:	f04f 0000 	mov.w	r0, #0
 800b1a6:	f380 8814 	msr	CONTROL, r0
 800b1aa:	b662      	cpsie	i
 800b1ac:	b661      	cpsie	f
 800b1ae:	f3bf 8f4f 	dsb	sy
 800b1b2:	f3bf 8f6f 	isb	sy
 800b1b6:	df00      	svc	0
 800b1b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b1ba:	bf00      	nop
 800b1bc:	e000ed08 	.word	0xe000ed08

0800b1c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b086      	sub	sp, #24
 800b1c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b1c6:	4b47      	ldr	r3, [pc, #284]	@ (800b2e4 <xPortStartScheduler+0x124>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	4a47      	ldr	r2, [pc, #284]	@ (800b2e8 <xPortStartScheduler+0x128>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d10b      	bne.n	800b1e8 <xPortStartScheduler+0x28>
	__asm volatile
 800b1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d4:	f383 8811 	msr	BASEPRI, r3
 800b1d8:	f3bf 8f6f 	isb	sy
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	613b      	str	r3, [r7, #16]
}
 800b1e2:	bf00      	nop
 800b1e4:	bf00      	nop
 800b1e6:	e7fd      	b.n	800b1e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b1e8:	4b3e      	ldr	r3, [pc, #248]	@ (800b2e4 <xPortStartScheduler+0x124>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	4a3f      	ldr	r2, [pc, #252]	@ (800b2ec <xPortStartScheduler+0x12c>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d10b      	bne.n	800b20a <xPortStartScheduler+0x4a>
	__asm volatile
 800b1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f6:	f383 8811 	msr	BASEPRI, r3
 800b1fa:	f3bf 8f6f 	isb	sy
 800b1fe:	f3bf 8f4f 	dsb	sy
 800b202:	60fb      	str	r3, [r7, #12]
}
 800b204:	bf00      	nop
 800b206:	bf00      	nop
 800b208:	e7fd      	b.n	800b206 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b20a:	4b39      	ldr	r3, [pc, #228]	@ (800b2f0 <xPortStartScheduler+0x130>)
 800b20c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	b2db      	uxtb	r3, r3
 800b214:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	22ff      	movs	r2, #255	@ 0xff
 800b21a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b21c:	697b      	ldr	r3, [r7, #20]
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	b2db      	uxtb	r3, r3
 800b222:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b224:	78fb      	ldrb	r3, [r7, #3]
 800b226:	b2db      	uxtb	r3, r3
 800b228:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b22c:	b2da      	uxtb	r2, r3
 800b22e:	4b31      	ldr	r3, [pc, #196]	@ (800b2f4 <xPortStartScheduler+0x134>)
 800b230:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b232:	4b31      	ldr	r3, [pc, #196]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b234:	2207      	movs	r2, #7
 800b236:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b238:	e009      	b.n	800b24e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b23a:	4b2f      	ldr	r3, [pc, #188]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	3b01      	subs	r3, #1
 800b240:	4a2d      	ldr	r2, [pc, #180]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b242:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b244:	78fb      	ldrb	r3, [r7, #3]
 800b246:	b2db      	uxtb	r3, r3
 800b248:	005b      	lsls	r3, r3, #1
 800b24a:	b2db      	uxtb	r3, r3
 800b24c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b24e:	78fb      	ldrb	r3, [r7, #3]
 800b250:	b2db      	uxtb	r3, r3
 800b252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b256:	2b80      	cmp	r3, #128	@ 0x80
 800b258:	d0ef      	beq.n	800b23a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b25a:	4b27      	ldr	r3, [pc, #156]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f1c3 0307 	rsb	r3, r3, #7
 800b262:	2b04      	cmp	r3, #4
 800b264:	d00b      	beq.n	800b27e <xPortStartScheduler+0xbe>
	__asm volatile
 800b266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b26a:	f383 8811 	msr	BASEPRI, r3
 800b26e:	f3bf 8f6f 	isb	sy
 800b272:	f3bf 8f4f 	dsb	sy
 800b276:	60bb      	str	r3, [r7, #8]
}
 800b278:	bf00      	nop
 800b27a:	bf00      	nop
 800b27c:	e7fd      	b.n	800b27a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b27e:	4b1e      	ldr	r3, [pc, #120]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	021b      	lsls	r3, r3, #8
 800b284:	4a1c      	ldr	r2, [pc, #112]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b286:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b288:	4b1b      	ldr	r3, [pc, #108]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b290:	4a19      	ldr	r2, [pc, #100]	@ (800b2f8 <xPortStartScheduler+0x138>)
 800b292:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	b2da      	uxtb	r2, r3
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b29c:	4b17      	ldr	r3, [pc, #92]	@ (800b2fc <xPortStartScheduler+0x13c>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	4a16      	ldr	r2, [pc, #88]	@ (800b2fc <xPortStartScheduler+0x13c>)
 800b2a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b2a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b2a8:	4b14      	ldr	r3, [pc, #80]	@ (800b2fc <xPortStartScheduler+0x13c>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4a13      	ldr	r2, [pc, #76]	@ (800b2fc <xPortStartScheduler+0x13c>)
 800b2ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b2b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b2b4:	f000 f8da 	bl	800b46c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b2b8:	4b11      	ldr	r3, [pc, #68]	@ (800b300 <xPortStartScheduler+0x140>)
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b2be:	f000 f8f9 	bl	800b4b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b2c2:	4b10      	ldr	r3, [pc, #64]	@ (800b304 <xPortStartScheduler+0x144>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	4a0f      	ldr	r2, [pc, #60]	@ (800b304 <xPortStartScheduler+0x144>)
 800b2c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b2cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b2ce:	f7ff ff63 	bl	800b198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b2d2:	f7fe fe17 	bl	8009f04 <vTaskSwitchContext>
	prvTaskExitError();
 800b2d6:	f7ff ff1b 	bl	800b110 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b2da:	2300      	movs	r3, #0
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3718      	adds	r7, #24
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	e000ed00 	.word	0xe000ed00
 800b2e8:	410fc271 	.word	0x410fc271
 800b2ec:	410fc270 	.word	0x410fc270
 800b2f0:	e000e400 	.word	0xe000e400
 800b2f4:	2000140c 	.word	0x2000140c
 800b2f8:	20001410 	.word	0x20001410
 800b2fc:	e000ed20 	.word	0xe000ed20
 800b300:	20000130 	.word	0x20000130
 800b304:	e000ef34 	.word	0xe000ef34

0800b308 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
	__asm volatile
 800b30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b312:	f383 8811 	msr	BASEPRI, r3
 800b316:	f3bf 8f6f 	isb	sy
 800b31a:	f3bf 8f4f 	dsb	sy
 800b31e:	607b      	str	r3, [r7, #4]
}
 800b320:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b322:	4b10      	ldr	r3, [pc, #64]	@ (800b364 <vPortEnterCritical+0x5c>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	3301      	adds	r3, #1
 800b328:	4a0e      	ldr	r2, [pc, #56]	@ (800b364 <vPortEnterCritical+0x5c>)
 800b32a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b32c:	4b0d      	ldr	r3, [pc, #52]	@ (800b364 <vPortEnterCritical+0x5c>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2b01      	cmp	r3, #1
 800b332:	d110      	bne.n	800b356 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b334:	4b0c      	ldr	r3, [pc, #48]	@ (800b368 <vPortEnterCritical+0x60>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d00b      	beq.n	800b356 <vPortEnterCritical+0x4e>
	__asm volatile
 800b33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b342:	f383 8811 	msr	BASEPRI, r3
 800b346:	f3bf 8f6f 	isb	sy
 800b34a:	f3bf 8f4f 	dsb	sy
 800b34e:	603b      	str	r3, [r7, #0]
}
 800b350:	bf00      	nop
 800b352:	bf00      	nop
 800b354:	e7fd      	b.n	800b352 <vPortEnterCritical+0x4a>
	}
}
 800b356:	bf00      	nop
 800b358:	370c      	adds	r7, #12
 800b35a:	46bd      	mov	sp, r7
 800b35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b360:	4770      	bx	lr
 800b362:	bf00      	nop
 800b364:	20000130 	.word	0x20000130
 800b368:	e000ed04 	.word	0xe000ed04

0800b36c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b372:	4b12      	ldr	r3, [pc, #72]	@ (800b3bc <vPortExitCritical+0x50>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d10b      	bne.n	800b392 <vPortExitCritical+0x26>
	__asm volatile
 800b37a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b37e:	f383 8811 	msr	BASEPRI, r3
 800b382:	f3bf 8f6f 	isb	sy
 800b386:	f3bf 8f4f 	dsb	sy
 800b38a:	607b      	str	r3, [r7, #4]
}
 800b38c:	bf00      	nop
 800b38e:	bf00      	nop
 800b390:	e7fd      	b.n	800b38e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b392:	4b0a      	ldr	r3, [pc, #40]	@ (800b3bc <vPortExitCritical+0x50>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	3b01      	subs	r3, #1
 800b398:	4a08      	ldr	r2, [pc, #32]	@ (800b3bc <vPortExitCritical+0x50>)
 800b39a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b39c:	4b07      	ldr	r3, [pc, #28]	@ (800b3bc <vPortExitCritical+0x50>)
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d105      	bne.n	800b3b0 <vPortExitCritical+0x44>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	f383 8811 	msr	BASEPRI, r3
}
 800b3ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b3b0:	bf00      	nop
 800b3b2:	370c      	adds	r7, #12
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr
 800b3bc:	20000130 	.word	0x20000130

0800b3c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b3c0:	f3ef 8009 	mrs	r0, PSP
 800b3c4:	f3bf 8f6f 	isb	sy
 800b3c8:	4b15      	ldr	r3, [pc, #84]	@ (800b420 <pxCurrentTCBConst>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	f01e 0f10 	tst.w	lr, #16
 800b3d0:	bf08      	it	eq
 800b3d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b3d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3da:	6010      	str	r0, [r2, #0]
 800b3dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b3e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b3e4:	f380 8811 	msr	BASEPRI, r0
 800b3e8:	f3bf 8f4f 	dsb	sy
 800b3ec:	f3bf 8f6f 	isb	sy
 800b3f0:	f7fe fd88 	bl	8009f04 <vTaskSwitchContext>
 800b3f4:	f04f 0000 	mov.w	r0, #0
 800b3f8:	f380 8811 	msr	BASEPRI, r0
 800b3fc:	bc09      	pop	{r0, r3}
 800b3fe:	6819      	ldr	r1, [r3, #0]
 800b400:	6808      	ldr	r0, [r1, #0]
 800b402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b406:	f01e 0f10 	tst.w	lr, #16
 800b40a:	bf08      	it	eq
 800b40c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b410:	f380 8809 	msr	PSP, r0
 800b414:	f3bf 8f6f 	isb	sy
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop
 800b41c:	f3af 8000 	nop.w

0800b420 <pxCurrentTCBConst>:
 800b420:	20000de0 	.word	0x20000de0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b424:	bf00      	nop
 800b426:	bf00      	nop

0800b428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b082      	sub	sp, #8
 800b42c:	af00      	add	r7, sp, #0
	__asm volatile
 800b42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b432:	f383 8811 	msr	BASEPRI, r3
 800b436:	f3bf 8f6f 	isb	sy
 800b43a:	f3bf 8f4f 	dsb	sy
 800b43e:	607b      	str	r3, [r7, #4]
}
 800b440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b442:	f7fe fca5 	bl	8009d90 <xTaskIncrementTick>
 800b446:	4603      	mov	r3, r0
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d003      	beq.n	800b454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b44c:	4b06      	ldr	r3, [pc, #24]	@ (800b468 <xPortSysTickHandler+0x40>)
 800b44e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b452:	601a      	str	r2, [r3, #0]
 800b454:	2300      	movs	r3, #0
 800b456:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	f383 8811 	msr	BASEPRI, r3
}
 800b45e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b460:	bf00      	nop
 800b462:	3708      	adds	r7, #8
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}
 800b468:	e000ed04 	.word	0xe000ed04

0800b46c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b46c:	b480      	push	{r7}
 800b46e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b470:	4b0b      	ldr	r3, [pc, #44]	@ (800b4a0 <vPortSetupTimerInterrupt+0x34>)
 800b472:	2200      	movs	r2, #0
 800b474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b476:	4b0b      	ldr	r3, [pc, #44]	@ (800b4a4 <vPortSetupTimerInterrupt+0x38>)
 800b478:	2200      	movs	r2, #0
 800b47a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b47c:	4b0a      	ldr	r3, [pc, #40]	@ (800b4a8 <vPortSetupTimerInterrupt+0x3c>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a0a      	ldr	r2, [pc, #40]	@ (800b4ac <vPortSetupTimerInterrupt+0x40>)
 800b482:	fba2 2303 	umull	r2, r3, r2, r3
 800b486:	099b      	lsrs	r3, r3, #6
 800b488:	4a09      	ldr	r2, [pc, #36]	@ (800b4b0 <vPortSetupTimerInterrupt+0x44>)
 800b48a:	3b01      	subs	r3, #1
 800b48c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b48e:	4b04      	ldr	r3, [pc, #16]	@ (800b4a0 <vPortSetupTimerInterrupt+0x34>)
 800b490:	2207      	movs	r2, #7
 800b492:	601a      	str	r2, [r3, #0]
}
 800b494:	bf00      	nop
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr
 800b49e:	bf00      	nop
 800b4a0:	e000e010 	.word	0xe000e010
 800b4a4:	e000e018 	.word	0xe000e018
 800b4a8:	20000114 	.word	0x20000114
 800b4ac:	10624dd3 	.word	0x10624dd3
 800b4b0:	e000e014 	.word	0xe000e014

0800b4b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b4b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b4c4 <vPortEnableVFP+0x10>
 800b4b8:	6801      	ldr	r1, [r0, #0]
 800b4ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b4be:	6001      	str	r1, [r0, #0]
 800b4c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b4c2:	bf00      	nop
 800b4c4:	e000ed88 	.word	0xe000ed88

0800b4c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b085      	sub	sp, #20
 800b4cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b4ce:	f3ef 8305 	mrs	r3, IPSR
 800b4d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2b0f      	cmp	r3, #15
 800b4d8:	d915      	bls.n	800b506 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b4da:	4a18      	ldr	r2, [pc, #96]	@ (800b53c <vPortValidateInterruptPriority+0x74>)
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	4413      	add	r3, r2
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b4e4:	4b16      	ldr	r3, [pc, #88]	@ (800b540 <vPortValidateInterruptPriority+0x78>)
 800b4e6:	781b      	ldrb	r3, [r3, #0]
 800b4e8:	7afa      	ldrb	r2, [r7, #11]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d20b      	bcs.n	800b506 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f2:	f383 8811 	msr	BASEPRI, r3
 800b4f6:	f3bf 8f6f 	isb	sy
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	607b      	str	r3, [r7, #4]
}
 800b500:	bf00      	nop
 800b502:	bf00      	nop
 800b504:	e7fd      	b.n	800b502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b506:	4b0f      	ldr	r3, [pc, #60]	@ (800b544 <vPortValidateInterruptPriority+0x7c>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b50e:	4b0e      	ldr	r3, [pc, #56]	@ (800b548 <vPortValidateInterruptPriority+0x80>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	429a      	cmp	r2, r3
 800b514:	d90b      	bls.n	800b52e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b51a:	f383 8811 	msr	BASEPRI, r3
 800b51e:	f3bf 8f6f 	isb	sy
 800b522:	f3bf 8f4f 	dsb	sy
 800b526:	603b      	str	r3, [r7, #0]
}
 800b528:	bf00      	nop
 800b52a:	bf00      	nop
 800b52c:	e7fd      	b.n	800b52a <vPortValidateInterruptPriority+0x62>
	}
 800b52e:	bf00      	nop
 800b530:	3714      	adds	r7, #20
 800b532:	46bd      	mov	sp, r7
 800b534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b538:	4770      	bx	lr
 800b53a:	bf00      	nop
 800b53c:	e000e3f0 	.word	0xe000e3f0
 800b540:	2000140c 	.word	0x2000140c
 800b544:	e000ed0c 	.word	0xe000ed0c
 800b548:	20001410 	.word	0x20001410

0800b54c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b08a      	sub	sp, #40	@ 0x28
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b554:	2300      	movs	r3, #0
 800b556:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b558:	f7fe fb5e 	bl	8009c18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b55c:	4b5c      	ldr	r3, [pc, #368]	@ (800b6d0 <pvPortMalloc+0x184>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d101      	bne.n	800b568 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b564:	f000 f924 	bl	800b7b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b568:	4b5a      	ldr	r3, [pc, #360]	@ (800b6d4 <pvPortMalloc+0x188>)
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	4013      	ands	r3, r2
 800b570:	2b00      	cmp	r3, #0
 800b572:	f040 8095 	bne.w	800b6a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d01e      	beq.n	800b5ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b57c:	2208      	movs	r2, #8
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	4413      	add	r3, r2
 800b582:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	f003 0307 	and.w	r3, r3, #7
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d015      	beq.n	800b5ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f023 0307 	bic.w	r3, r3, #7
 800b594:	3308      	adds	r3, #8
 800b596:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f003 0307 	and.w	r3, r3, #7
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d00b      	beq.n	800b5ba <pvPortMalloc+0x6e>
	__asm volatile
 800b5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a6:	f383 8811 	msr	BASEPRI, r3
 800b5aa:	f3bf 8f6f 	isb	sy
 800b5ae:	f3bf 8f4f 	dsb	sy
 800b5b2:	617b      	str	r3, [r7, #20]
}
 800b5b4:	bf00      	nop
 800b5b6:	bf00      	nop
 800b5b8:	e7fd      	b.n	800b5b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d06f      	beq.n	800b6a0 <pvPortMalloc+0x154>
 800b5c0:	4b45      	ldr	r3, [pc, #276]	@ (800b6d8 <pvPortMalloc+0x18c>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d86a      	bhi.n	800b6a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b5ca:	4b44      	ldr	r3, [pc, #272]	@ (800b6dc <pvPortMalloc+0x190>)
 800b5cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b5ce:	4b43      	ldr	r3, [pc, #268]	@ (800b6dc <pvPortMalloc+0x190>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5d4:	e004      	b.n	800b5e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e2:	685b      	ldr	r3, [r3, #4]
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	429a      	cmp	r2, r3
 800b5e8:	d903      	bls.n	800b5f2 <pvPortMalloc+0xa6>
 800b5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1f1      	bne.n	800b5d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b5f2:	4b37      	ldr	r3, [pc, #220]	@ (800b6d0 <pvPortMalloc+0x184>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d051      	beq.n	800b6a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b5fc:	6a3b      	ldr	r3, [r7, #32]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	2208      	movs	r2, #8
 800b602:	4413      	add	r3, r2
 800b604:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b608:	681a      	ldr	r2, [r3, #0]
 800b60a:	6a3b      	ldr	r3, [r7, #32]
 800b60c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b610:	685a      	ldr	r2, [r3, #4]
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	1ad2      	subs	r2, r2, r3
 800b616:	2308      	movs	r3, #8
 800b618:	005b      	lsls	r3, r3, #1
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d920      	bls.n	800b660 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b61e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	4413      	add	r3, r2
 800b624:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b626:	69bb      	ldr	r3, [r7, #24]
 800b628:	f003 0307 	and.w	r3, r3, #7
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d00b      	beq.n	800b648 <pvPortMalloc+0xfc>
	__asm volatile
 800b630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b634:	f383 8811 	msr	BASEPRI, r3
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	f3bf 8f4f 	dsb	sy
 800b640:	613b      	str	r3, [r7, #16]
}
 800b642:	bf00      	nop
 800b644:	bf00      	nop
 800b646:	e7fd      	b.n	800b644 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b64a:	685a      	ldr	r2, [r3, #4]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	1ad2      	subs	r2, r2, r3
 800b650:	69bb      	ldr	r3, [r7, #24]
 800b652:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b656:	687a      	ldr	r2, [r7, #4]
 800b658:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b65a:	69b8      	ldr	r0, [r7, #24]
 800b65c:	f000 f90a 	bl	800b874 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b660:	4b1d      	ldr	r3, [pc, #116]	@ (800b6d8 <pvPortMalloc+0x18c>)
 800b662:	681a      	ldr	r2, [r3, #0]
 800b664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	1ad3      	subs	r3, r2, r3
 800b66a:	4a1b      	ldr	r2, [pc, #108]	@ (800b6d8 <pvPortMalloc+0x18c>)
 800b66c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b66e:	4b1a      	ldr	r3, [pc, #104]	@ (800b6d8 <pvPortMalloc+0x18c>)
 800b670:	681a      	ldr	r2, [r3, #0]
 800b672:	4b1b      	ldr	r3, [pc, #108]	@ (800b6e0 <pvPortMalloc+0x194>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	429a      	cmp	r2, r3
 800b678:	d203      	bcs.n	800b682 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b67a:	4b17      	ldr	r3, [pc, #92]	@ (800b6d8 <pvPortMalloc+0x18c>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	4a18      	ldr	r2, [pc, #96]	@ (800b6e0 <pvPortMalloc+0x194>)
 800b680:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b684:	685a      	ldr	r2, [r3, #4]
 800b686:	4b13      	ldr	r3, [pc, #76]	@ (800b6d4 <pvPortMalloc+0x188>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	431a      	orrs	r2, r3
 800b68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b68e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b692:	2200      	movs	r2, #0
 800b694:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b696:	4b13      	ldr	r3, [pc, #76]	@ (800b6e4 <pvPortMalloc+0x198>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	3301      	adds	r3, #1
 800b69c:	4a11      	ldr	r2, [pc, #68]	@ (800b6e4 <pvPortMalloc+0x198>)
 800b69e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b6a0:	f7fe fac8 	bl	8009c34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6a4:	69fb      	ldr	r3, [r7, #28]
 800b6a6:	f003 0307 	and.w	r3, r3, #7
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d00b      	beq.n	800b6c6 <pvPortMalloc+0x17a>
	__asm volatile
 800b6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b2:	f383 8811 	msr	BASEPRI, r3
 800b6b6:	f3bf 8f6f 	isb	sy
 800b6ba:	f3bf 8f4f 	dsb	sy
 800b6be:	60fb      	str	r3, [r7, #12]
}
 800b6c0:	bf00      	nop
 800b6c2:	bf00      	nop
 800b6c4:	e7fd      	b.n	800b6c2 <pvPortMalloc+0x176>
	return pvReturn;
 800b6c6:	69fb      	ldr	r3, [r7, #28]
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3728      	adds	r7, #40	@ 0x28
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	2000335c 	.word	0x2000335c
 800b6d4:	20003370 	.word	0x20003370
 800b6d8:	20003360 	.word	0x20003360
 800b6dc:	20003354 	.word	0x20003354
 800b6e0:	20003364 	.word	0x20003364
 800b6e4:	20003368 	.word	0x20003368

0800b6e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b086      	sub	sp, #24
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d04f      	beq.n	800b79a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b6fa:	2308      	movs	r3, #8
 800b6fc:	425b      	negs	r3, r3
 800b6fe:	697a      	ldr	r2, [r7, #20]
 800b700:	4413      	add	r3, r2
 800b702:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b708:	693b      	ldr	r3, [r7, #16]
 800b70a:	685a      	ldr	r2, [r3, #4]
 800b70c:	4b25      	ldr	r3, [pc, #148]	@ (800b7a4 <vPortFree+0xbc>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4013      	ands	r3, r2
 800b712:	2b00      	cmp	r3, #0
 800b714:	d10b      	bne.n	800b72e <vPortFree+0x46>
	__asm volatile
 800b716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71a:	f383 8811 	msr	BASEPRI, r3
 800b71e:	f3bf 8f6f 	isb	sy
 800b722:	f3bf 8f4f 	dsb	sy
 800b726:	60fb      	str	r3, [r7, #12]
}
 800b728:	bf00      	nop
 800b72a:	bf00      	nop
 800b72c:	e7fd      	b.n	800b72a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b72e:	693b      	ldr	r3, [r7, #16]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d00b      	beq.n	800b74e <vPortFree+0x66>
	__asm volatile
 800b736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b73a:	f383 8811 	msr	BASEPRI, r3
 800b73e:	f3bf 8f6f 	isb	sy
 800b742:	f3bf 8f4f 	dsb	sy
 800b746:	60bb      	str	r3, [r7, #8]
}
 800b748:	bf00      	nop
 800b74a:	bf00      	nop
 800b74c:	e7fd      	b.n	800b74a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b74e:	693b      	ldr	r3, [r7, #16]
 800b750:	685a      	ldr	r2, [r3, #4]
 800b752:	4b14      	ldr	r3, [pc, #80]	@ (800b7a4 <vPortFree+0xbc>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4013      	ands	r3, r2
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d01e      	beq.n	800b79a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d11a      	bne.n	800b79a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b764:	693b      	ldr	r3, [r7, #16]
 800b766:	685a      	ldr	r2, [r3, #4]
 800b768:	4b0e      	ldr	r3, [pc, #56]	@ (800b7a4 <vPortFree+0xbc>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	43db      	mvns	r3, r3
 800b76e:	401a      	ands	r2, r3
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b774:	f7fe fa50 	bl	8009c18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	685a      	ldr	r2, [r3, #4]
 800b77c:	4b0a      	ldr	r3, [pc, #40]	@ (800b7a8 <vPortFree+0xc0>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	4413      	add	r3, r2
 800b782:	4a09      	ldr	r2, [pc, #36]	@ (800b7a8 <vPortFree+0xc0>)
 800b784:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b786:	6938      	ldr	r0, [r7, #16]
 800b788:	f000 f874 	bl	800b874 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b78c:	4b07      	ldr	r3, [pc, #28]	@ (800b7ac <vPortFree+0xc4>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	3301      	adds	r3, #1
 800b792:	4a06      	ldr	r2, [pc, #24]	@ (800b7ac <vPortFree+0xc4>)
 800b794:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b796:	f7fe fa4d 	bl	8009c34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b79a:	bf00      	nop
 800b79c:	3718      	adds	r7, #24
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
 800b7a2:	bf00      	nop
 800b7a4:	20003370 	.word	0x20003370
 800b7a8:	20003360 	.word	0x20003360
 800b7ac:	2000336c 	.word	0x2000336c

0800b7b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b085      	sub	sp, #20
 800b7b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b7b6:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800b7ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b7bc:	4b27      	ldr	r3, [pc, #156]	@ (800b85c <prvHeapInit+0xac>)
 800b7be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f003 0307 	and.w	r3, r3, #7
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d00c      	beq.n	800b7e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	3307      	adds	r3, #7
 800b7ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	f023 0307 	bic.w	r3, r3, #7
 800b7d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b7d8:	68ba      	ldr	r2, [r7, #8]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	1ad3      	subs	r3, r2, r3
 800b7de:	4a1f      	ldr	r2, [pc, #124]	@ (800b85c <prvHeapInit+0xac>)
 800b7e0:	4413      	add	r3, r2
 800b7e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b7e8:	4a1d      	ldr	r2, [pc, #116]	@ (800b860 <prvHeapInit+0xb0>)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b7ee:	4b1c      	ldr	r3, [pc, #112]	@ (800b860 <prvHeapInit+0xb0>)
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68ba      	ldr	r2, [r7, #8]
 800b7f8:	4413      	add	r3, r2
 800b7fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b7fc:	2208      	movs	r2, #8
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	1a9b      	subs	r3, r3, r2
 800b802:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	f023 0307 	bic.w	r3, r3, #7
 800b80a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	4a15      	ldr	r2, [pc, #84]	@ (800b864 <prvHeapInit+0xb4>)
 800b810:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b812:	4b14      	ldr	r3, [pc, #80]	@ (800b864 <prvHeapInit+0xb4>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	2200      	movs	r2, #0
 800b818:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b81a:	4b12      	ldr	r3, [pc, #72]	@ (800b864 <prvHeapInit+0xb4>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	2200      	movs	r2, #0
 800b820:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	68fa      	ldr	r2, [r7, #12]
 800b82a:	1ad2      	subs	r2, r2, r3
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b830:	4b0c      	ldr	r3, [pc, #48]	@ (800b864 <prvHeapInit+0xb4>)
 800b832:	681a      	ldr	r2, [r3, #0]
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	685b      	ldr	r3, [r3, #4]
 800b83c:	4a0a      	ldr	r2, [pc, #40]	@ (800b868 <prvHeapInit+0xb8>)
 800b83e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	4a09      	ldr	r2, [pc, #36]	@ (800b86c <prvHeapInit+0xbc>)
 800b846:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b848:	4b09      	ldr	r3, [pc, #36]	@ (800b870 <prvHeapInit+0xc0>)
 800b84a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b84e:	601a      	str	r2, [r3, #0]
}
 800b850:	bf00      	nop
 800b852:	3714      	adds	r7, #20
 800b854:	46bd      	mov	sp, r7
 800b856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85a:	4770      	bx	lr
 800b85c:	20001414 	.word	0x20001414
 800b860:	20003354 	.word	0x20003354
 800b864:	2000335c 	.word	0x2000335c
 800b868:	20003364 	.word	0x20003364
 800b86c:	20003360 	.word	0x20003360
 800b870:	20003370 	.word	0x20003370

0800b874 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b874:	b480      	push	{r7}
 800b876:	b085      	sub	sp, #20
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b87c:	4b28      	ldr	r3, [pc, #160]	@ (800b920 <prvInsertBlockIntoFreeList+0xac>)
 800b87e:	60fb      	str	r3, [r7, #12]
 800b880:	e002      	b.n	800b888 <prvInsertBlockIntoFreeList+0x14>
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	60fb      	str	r3, [r7, #12]
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	687a      	ldr	r2, [r7, #4]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d8f7      	bhi.n	800b882 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	685b      	ldr	r3, [r3, #4]
 800b89a:	68ba      	ldr	r2, [r7, #8]
 800b89c:	4413      	add	r3, r2
 800b89e:	687a      	ldr	r2, [r7, #4]
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	d108      	bne.n	800b8b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	685a      	ldr	r2, [r3, #4]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	441a      	add	r2, r3
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	68ba      	ldr	r2, [r7, #8]
 800b8c0:	441a      	add	r2, r3
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	d118      	bne.n	800b8fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	681a      	ldr	r2, [r3, #0]
 800b8ce:	4b15      	ldr	r3, [pc, #84]	@ (800b924 <prvInsertBlockIntoFreeList+0xb0>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d00d      	beq.n	800b8f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	685a      	ldr	r2, [r3, #4]
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	441a      	add	r2, r3
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	681a      	ldr	r2, [r3, #0]
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	601a      	str	r2, [r3, #0]
 800b8f0:	e008      	b.n	800b904 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b8f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b924 <prvInsertBlockIntoFreeList+0xb0>)
 800b8f4:	681a      	ldr	r2, [r3, #0]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	601a      	str	r2, [r3, #0]
 800b8fa:	e003      	b.n	800b904 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	681a      	ldr	r2, [r3, #0]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b904:	68fa      	ldr	r2, [r7, #12]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	429a      	cmp	r2, r3
 800b90a:	d002      	beq.n	800b912 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b912:	bf00      	nop
 800b914:	3714      	adds	r7, #20
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	20003354 	.word	0x20003354
 800b924:	2000335c 	.word	0x2000335c

0800b928 <calloc>:
 800b928:	4b02      	ldr	r3, [pc, #8]	@ (800b934 <calloc+0xc>)
 800b92a:	460a      	mov	r2, r1
 800b92c:	4601      	mov	r1, r0
 800b92e:	6818      	ldr	r0, [r3, #0]
 800b930:	f000 b802 	b.w	800b938 <_calloc_r>
 800b934:	20000140 	.word	0x20000140

0800b938 <_calloc_r>:
 800b938:	b570      	push	{r4, r5, r6, lr}
 800b93a:	fba1 5402 	umull	r5, r4, r1, r2
 800b93e:	b93c      	cbnz	r4, 800b950 <_calloc_r+0x18>
 800b940:	4629      	mov	r1, r5
 800b942:	f000 f837 	bl	800b9b4 <_malloc_r>
 800b946:	4606      	mov	r6, r0
 800b948:	b928      	cbnz	r0, 800b956 <_calloc_r+0x1e>
 800b94a:	2600      	movs	r6, #0
 800b94c:	4630      	mov	r0, r6
 800b94e:	bd70      	pop	{r4, r5, r6, pc}
 800b950:	220c      	movs	r2, #12
 800b952:	6002      	str	r2, [r0, #0]
 800b954:	e7f9      	b.n	800b94a <_calloc_r+0x12>
 800b956:	462a      	mov	r2, r5
 800b958:	4621      	mov	r1, r4
 800b95a:	f000 feb8 	bl	800c6ce <memset>
 800b95e:	e7f5      	b.n	800b94c <_calloc_r+0x14>

0800b960 <malloc>:
 800b960:	4b02      	ldr	r3, [pc, #8]	@ (800b96c <malloc+0xc>)
 800b962:	4601      	mov	r1, r0
 800b964:	6818      	ldr	r0, [r3, #0]
 800b966:	f000 b825 	b.w	800b9b4 <_malloc_r>
 800b96a:	bf00      	nop
 800b96c:	20000140 	.word	0x20000140

0800b970 <sbrk_aligned>:
 800b970:	b570      	push	{r4, r5, r6, lr}
 800b972:	4e0f      	ldr	r6, [pc, #60]	@ (800b9b0 <sbrk_aligned+0x40>)
 800b974:	460c      	mov	r4, r1
 800b976:	6831      	ldr	r1, [r6, #0]
 800b978:	4605      	mov	r5, r0
 800b97a:	b911      	cbnz	r1, 800b982 <sbrk_aligned+0x12>
 800b97c:	f000 ff9a 	bl	800c8b4 <_sbrk_r>
 800b980:	6030      	str	r0, [r6, #0]
 800b982:	4621      	mov	r1, r4
 800b984:	4628      	mov	r0, r5
 800b986:	f000 ff95 	bl	800c8b4 <_sbrk_r>
 800b98a:	1c43      	adds	r3, r0, #1
 800b98c:	d103      	bne.n	800b996 <sbrk_aligned+0x26>
 800b98e:	f04f 34ff 	mov.w	r4, #4294967295
 800b992:	4620      	mov	r0, r4
 800b994:	bd70      	pop	{r4, r5, r6, pc}
 800b996:	1cc4      	adds	r4, r0, #3
 800b998:	f024 0403 	bic.w	r4, r4, #3
 800b99c:	42a0      	cmp	r0, r4
 800b99e:	d0f8      	beq.n	800b992 <sbrk_aligned+0x22>
 800b9a0:	1a21      	subs	r1, r4, r0
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	f000 ff86 	bl	800c8b4 <_sbrk_r>
 800b9a8:	3001      	adds	r0, #1
 800b9aa:	d1f2      	bne.n	800b992 <sbrk_aligned+0x22>
 800b9ac:	e7ef      	b.n	800b98e <sbrk_aligned+0x1e>
 800b9ae:	bf00      	nop
 800b9b0:	20003374 	.word	0x20003374

0800b9b4 <_malloc_r>:
 800b9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9b8:	1ccd      	adds	r5, r1, #3
 800b9ba:	f025 0503 	bic.w	r5, r5, #3
 800b9be:	3508      	adds	r5, #8
 800b9c0:	2d0c      	cmp	r5, #12
 800b9c2:	bf38      	it	cc
 800b9c4:	250c      	movcc	r5, #12
 800b9c6:	2d00      	cmp	r5, #0
 800b9c8:	4606      	mov	r6, r0
 800b9ca:	db01      	blt.n	800b9d0 <_malloc_r+0x1c>
 800b9cc:	42a9      	cmp	r1, r5
 800b9ce:	d904      	bls.n	800b9da <_malloc_r+0x26>
 800b9d0:	230c      	movs	r3, #12
 800b9d2:	6033      	str	r3, [r6, #0]
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bab0 <_malloc_r+0xfc>
 800b9de:	f000 f869 	bl	800bab4 <__malloc_lock>
 800b9e2:	f8d8 3000 	ldr.w	r3, [r8]
 800b9e6:	461c      	mov	r4, r3
 800b9e8:	bb44      	cbnz	r4, 800ba3c <_malloc_r+0x88>
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	4630      	mov	r0, r6
 800b9ee:	f7ff ffbf 	bl	800b970 <sbrk_aligned>
 800b9f2:	1c43      	adds	r3, r0, #1
 800b9f4:	4604      	mov	r4, r0
 800b9f6:	d158      	bne.n	800baaa <_malloc_r+0xf6>
 800b9f8:	f8d8 4000 	ldr.w	r4, [r8]
 800b9fc:	4627      	mov	r7, r4
 800b9fe:	2f00      	cmp	r7, #0
 800ba00:	d143      	bne.n	800ba8a <_malloc_r+0xd6>
 800ba02:	2c00      	cmp	r4, #0
 800ba04:	d04b      	beq.n	800ba9e <_malloc_r+0xea>
 800ba06:	6823      	ldr	r3, [r4, #0]
 800ba08:	4639      	mov	r1, r7
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	eb04 0903 	add.w	r9, r4, r3
 800ba10:	f000 ff50 	bl	800c8b4 <_sbrk_r>
 800ba14:	4581      	cmp	r9, r0
 800ba16:	d142      	bne.n	800ba9e <_malloc_r+0xea>
 800ba18:	6821      	ldr	r1, [r4, #0]
 800ba1a:	1a6d      	subs	r5, r5, r1
 800ba1c:	4629      	mov	r1, r5
 800ba1e:	4630      	mov	r0, r6
 800ba20:	f7ff ffa6 	bl	800b970 <sbrk_aligned>
 800ba24:	3001      	adds	r0, #1
 800ba26:	d03a      	beq.n	800ba9e <_malloc_r+0xea>
 800ba28:	6823      	ldr	r3, [r4, #0]
 800ba2a:	442b      	add	r3, r5
 800ba2c:	6023      	str	r3, [r4, #0]
 800ba2e:	f8d8 3000 	ldr.w	r3, [r8]
 800ba32:	685a      	ldr	r2, [r3, #4]
 800ba34:	bb62      	cbnz	r2, 800ba90 <_malloc_r+0xdc>
 800ba36:	f8c8 7000 	str.w	r7, [r8]
 800ba3a:	e00f      	b.n	800ba5c <_malloc_r+0xa8>
 800ba3c:	6822      	ldr	r2, [r4, #0]
 800ba3e:	1b52      	subs	r2, r2, r5
 800ba40:	d420      	bmi.n	800ba84 <_malloc_r+0xd0>
 800ba42:	2a0b      	cmp	r2, #11
 800ba44:	d917      	bls.n	800ba76 <_malloc_r+0xc2>
 800ba46:	1961      	adds	r1, r4, r5
 800ba48:	42a3      	cmp	r3, r4
 800ba4a:	6025      	str	r5, [r4, #0]
 800ba4c:	bf18      	it	ne
 800ba4e:	6059      	strne	r1, [r3, #4]
 800ba50:	6863      	ldr	r3, [r4, #4]
 800ba52:	bf08      	it	eq
 800ba54:	f8c8 1000 	streq.w	r1, [r8]
 800ba58:	5162      	str	r2, [r4, r5]
 800ba5a:	604b      	str	r3, [r1, #4]
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	f000 f82f 	bl	800bac0 <__malloc_unlock>
 800ba62:	f104 000b 	add.w	r0, r4, #11
 800ba66:	1d23      	adds	r3, r4, #4
 800ba68:	f020 0007 	bic.w	r0, r0, #7
 800ba6c:	1ac2      	subs	r2, r0, r3
 800ba6e:	bf1c      	itt	ne
 800ba70:	1a1b      	subne	r3, r3, r0
 800ba72:	50a3      	strne	r3, [r4, r2]
 800ba74:	e7af      	b.n	800b9d6 <_malloc_r+0x22>
 800ba76:	6862      	ldr	r2, [r4, #4]
 800ba78:	42a3      	cmp	r3, r4
 800ba7a:	bf0c      	ite	eq
 800ba7c:	f8c8 2000 	streq.w	r2, [r8]
 800ba80:	605a      	strne	r2, [r3, #4]
 800ba82:	e7eb      	b.n	800ba5c <_malloc_r+0xa8>
 800ba84:	4623      	mov	r3, r4
 800ba86:	6864      	ldr	r4, [r4, #4]
 800ba88:	e7ae      	b.n	800b9e8 <_malloc_r+0x34>
 800ba8a:	463c      	mov	r4, r7
 800ba8c:	687f      	ldr	r7, [r7, #4]
 800ba8e:	e7b6      	b.n	800b9fe <_malloc_r+0x4a>
 800ba90:	461a      	mov	r2, r3
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	42a3      	cmp	r3, r4
 800ba96:	d1fb      	bne.n	800ba90 <_malloc_r+0xdc>
 800ba98:	2300      	movs	r3, #0
 800ba9a:	6053      	str	r3, [r2, #4]
 800ba9c:	e7de      	b.n	800ba5c <_malloc_r+0xa8>
 800ba9e:	230c      	movs	r3, #12
 800baa0:	6033      	str	r3, [r6, #0]
 800baa2:	4630      	mov	r0, r6
 800baa4:	f000 f80c 	bl	800bac0 <__malloc_unlock>
 800baa8:	e794      	b.n	800b9d4 <_malloc_r+0x20>
 800baaa:	6005      	str	r5, [r0, #0]
 800baac:	e7d6      	b.n	800ba5c <_malloc_r+0xa8>
 800baae:	bf00      	nop
 800bab0:	20003378 	.word	0x20003378

0800bab4 <__malloc_lock>:
 800bab4:	4801      	ldr	r0, [pc, #4]	@ (800babc <__malloc_lock+0x8>)
 800bab6:	f000 bf4a 	b.w	800c94e <__retarget_lock_acquire_recursive>
 800baba:	bf00      	nop
 800babc:	200034bc 	.word	0x200034bc

0800bac0 <__malloc_unlock>:
 800bac0:	4801      	ldr	r0, [pc, #4]	@ (800bac8 <__malloc_unlock+0x8>)
 800bac2:	f000 bf45 	b.w	800c950 <__retarget_lock_release_recursive>
 800bac6:	bf00      	nop
 800bac8:	200034bc 	.word	0x200034bc

0800bacc <_strtol_l.constprop.0>:
 800bacc:	2b24      	cmp	r3, #36	@ 0x24
 800bace:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bad2:	4686      	mov	lr, r0
 800bad4:	4690      	mov	r8, r2
 800bad6:	d801      	bhi.n	800badc <_strtol_l.constprop.0+0x10>
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d106      	bne.n	800baea <_strtol_l.constprop.0+0x1e>
 800badc:	f000 ff0c 	bl	800c8f8 <__errno>
 800bae0:	2316      	movs	r3, #22
 800bae2:	6003      	str	r3, [r0, #0]
 800bae4:	2000      	movs	r0, #0
 800bae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baea:	4834      	ldr	r0, [pc, #208]	@ (800bbbc <_strtol_l.constprop.0+0xf0>)
 800baec:	460d      	mov	r5, r1
 800baee:	462a      	mov	r2, r5
 800baf0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800baf4:	5d06      	ldrb	r6, [r0, r4]
 800baf6:	f016 0608 	ands.w	r6, r6, #8
 800bafa:	d1f8      	bne.n	800baee <_strtol_l.constprop.0+0x22>
 800bafc:	2c2d      	cmp	r4, #45	@ 0x2d
 800bafe:	d12d      	bne.n	800bb5c <_strtol_l.constprop.0+0x90>
 800bb00:	782c      	ldrb	r4, [r5, #0]
 800bb02:	2601      	movs	r6, #1
 800bb04:	1c95      	adds	r5, r2, #2
 800bb06:	f033 0210 	bics.w	r2, r3, #16
 800bb0a:	d109      	bne.n	800bb20 <_strtol_l.constprop.0+0x54>
 800bb0c:	2c30      	cmp	r4, #48	@ 0x30
 800bb0e:	d12a      	bne.n	800bb66 <_strtol_l.constprop.0+0x9a>
 800bb10:	782a      	ldrb	r2, [r5, #0]
 800bb12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bb16:	2a58      	cmp	r2, #88	@ 0x58
 800bb18:	d125      	bne.n	800bb66 <_strtol_l.constprop.0+0x9a>
 800bb1a:	786c      	ldrb	r4, [r5, #1]
 800bb1c:	2310      	movs	r3, #16
 800bb1e:	3502      	adds	r5, #2
 800bb20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bb24:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bb28:	2200      	movs	r2, #0
 800bb2a:	fbbc f9f3 	udiv	r9, ip, r3
 800bb2e:	4610      	mov	r0, r2
 800bb30:	fb03 ca19 	mls	sl, r3, r9, ip
 800bb34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bb38:	2f09      	cmp	r7, #9
 800bb3a:	d81b      	bhi.n	800bb74 <_strtol_l.constprop.0+0xa8>
 800bb3c:	463c      	mov	r4, r7
 800bb3e:	42a3      	cmp	r3, r4
 800bb40:	dd27      	ble.n	800bb92 <_strtol_l.constprop.0+0xc6>
 800bb42:	1c57      	adds	r7, r2, #1
 800bb44:	d007      	beq.n	800bb56 <_strtol_l.constprop.0+0x8a>
 800bb46:	4581      	cmp	r9, r0
 800bb48:	d320      	bcc.n	800bb8c <_strtol_l.constprop.0+0xc0>
 800bb4a:	d101      	bne.n	800bb50 <_strtol_l.constprop.0+0x84>
 800bb4c:	45a2      	cmp	sl, r4
 800bb4e:	db1d      	blt.n	800bb8c <_strtol_l.constprop.0+0xc0>
 800bb50:	fb00 4003 	mla	r0, r0, r3, r4
 800bb54:	2201      	movs	r2, #1
 800bb56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb5a:	e7eb      	b.n	800bb34 <_strtol_l.constprop.0+0x68>
 800bb5c:	2c2b      	cmp	r4, #43	@ 0x2b
 800bb5e:	bf04      	itt	eq
 800bb60:	782c      	ldrbeq	r4, [r5, #0]
 800bb62:	1c95      	addeq	r5, r2, #2
 800bb64:	e7cf      	b.n	800bb06 <_strtol_l.constprop.0+0x3a>
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d1da      	bne.n	800bb20 <_strtol_l.constprop.0+0x54>
 800bb6a:	2c30      	cmp	r4, #48	@ 0x30
 800bb6c:	bf0c      	ite	eq
 800bb6e:	2308      	moveq	r3, #8
 800bb70:	230a      	movne	r3, #10
 800bb72:	e7d5      	b.n	800bb20 <_strtol_l.constprop.0+0x54>
 800bb74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bb78:	2f19      	cmp	r7, #25
 800bb7a:	d801      	bhi.n	800bb80 <_strtol_l.constprop.0+0xb4>
 800bb7c:	3c37      	subs	r4, #55	@ 0x37
 800bb7e:	e7de      	b.n	800bb3e <_strtol_l.constprop.0+0x72>
 800bb80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bb84:	2f19      	cmp	r7, #25
 800bb86:	d804      	bhi.n	800bb92 <_strtol_l.constprop.0+0xc6>
 800bb88:	3c57      	subs	r4, #87	@ 0x57
 800bb8a:	e7d8      	b.n	800bb3e <_strtol_l.constprop.0+0x72>
 800bb8c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb90:	e7e1      	b.n	800bb56 <_strtol_l.constprop.0+0x8a>
 800bb92:	1c53      	adds	r3, r2, #1
 800bb94:	d108      	bne.n	800bba8 <_strtol_l.constprop.0+0xdc>
 800bb96:	2322      	movs	r3, #34	@ 0x22
 800bb98:	f8ce 3000 	str.w	r3, [lr]
 800bb9c:	4660      	mov	r0, ip
 800bb9e:	f1b8 0f00 	cmp.w	r8, #0
 800bba2:	d0a0      	beq.n	800bae6 <_strtol_l.constprop.0+0x1a>
 800bba4:	1e69      	subs	r1, r5, #1
 800bba6:	e006      	b.n	800bbb6 <_strtol_l.constprop.0+0xea>
 800bba8:	b106      	cbz	r6, 800bbac <_strtol_l.constprop.0+0xe0>
 800bbaa:	4240      	negs	r0, r0
 800bbac:	f1b8 0f00 	cmp.w	r8, #0
 800bbb0:	d099      	beq.n	800bae6 <_strtol_l.constprop.0+0x1a>
 800bbb2:	2a00      	cmp	r2, #0
 800bbb4:	d1f6      	bne.n	800bba4 <_strtol_l.constprop.0+0xd8>
 800bbb6:	f8c8 1000 	str.w	r1, [r8]
 800bbba:	e794      	b.n	800bae6 <_strtol_l.constprop.0+0x1a>
 800bbbc:	0800ec91 	.word	0x0800ec91

0800bbc0 <strtol>:
 800bbc0:	4613      	mov	r3, r2
 800bbc2:	460a      	mov	r2, r1
 800bbc4:	4601      	mov	r1, r0
 800bbc6:	4802      	ldr	r0, [pc, #8]	@ (800bbd0 <strtol+0x10>)
 800bbc8:	6800      	ldr	r0, [r0, #0]
 800bbca:	f7ff bf7f 	b.w	800bacc <_strtol_l.constprop.0>
 800bbce:	bf00      	nop
 800bbd0:	20000140 	.word	0x20000140

0800bbd4 <__cvt>:
 800bbd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbd8:	ec57 6b10 	vmov	r6, r7, d0
 800bbdc:	2f00      	cmp	r7, #0
 800bbde:	460c      	mov	r4, r1
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	463b      	mov	r3, r7
 800bbe4:	bfbb      	ittet	lt
 800bbe6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bbea:	461f      	movlt	r7, r3
 800bbec:	2300      	movge	r3, #0
 800bbee:	232d      	movlt	r3, #45	@ 0x2d
 800bbf0:	700b      	strb	r3, [r1, #0]
 800bbf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bbf4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bbf8:	4691      	mov	r9, r2
 800bbfa:	f023 0820 	bic.w	r8, r3, #32
 800bbfe:	bfbc      	itt	lt
 800bc00:	4632      	movlt	r2, r6
 800bc02:	4616      	movlt	r6, r2
 800bc04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bc08:	d005      	beq.n	800bc16 <__cvt+0x42>
 800bc0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bc0e:	d100      	bne.n	800bc12 <__cvt+0x3e>
 800bc10:	3401      	adds	r4, #1
 800bc12:	2102      	movs	r1, #2
 800bc14:	e000      	b.n	800bc18 <__cvt+0x44>
 800bc16:	2103      	movs	r1, #3
 800bc18:	ab03      	add	r3, sp, #12
 800bc1a:	9301      	str	r3, [sp, #4]
 800bc1c:	ab02      	add	r3, sp, #8
 800bc1e:	9300      	str	r3, [sp, #0]
 800bc20:	ec47 6b10 	vmov	d0, r6, r7
 800bc24:	4653      	mov	r3, sl
 800bc26:	4622      	mov	r2, r4
 800bc28:	f000 ff4a 	bl	800cac0 <_dtoa_r>
 800bc2c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bc30:	4605      	mov	r5, r0
 800bc32:	d119      	bne.n	800bc68 <__cvt+0x94>
 800bc34:	f019 0f01 	tst.w	r9, #1
 800bc38:	d00e      	beq.n	800bc58 <__cvt+0x84>
 800bc3a:	eb00 0904 	add.w	r9, r0, r4
 800bc3e:	2200      	movs	r2, #0
 800bc40:	2300      	movs	r3, #0
 800bc42:	4630      	mov	r0, r6
 800bc44:	4639      	mov	r1, r7
 800bc46:	f7f4 ff4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800bc4a:	b108      	cbz	r0, 800bc50 <__cvt+0x7c>
 800bc4c:	f8cd 900c 	str.w	r9, [sp, #12]
 800bc50:	2230      	movs	r2, #48	@ 0x30
 800bc52:	9b03      	ldr	r3, [sp, #12]
 800bc54:	454b      	cmp	r3, r9
 800bc56:	d31e      	bcc.n	800bc96 <__cvt+0xc2>
 800bc58:	9b03      	ldr	r3, [sp, #12]
 800bc5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc5c:	1b5b      	subs	r3, r3, r5
 800bc5e:	4628      	mov	r0, r5
 800bc60:	6013      	str	r3, [r2, #0]
 800bc62:	b004      	add	sp, #16
 800bc64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bc6c:	eb00 0904 	add.w	r9, r0, r4
 800bc70:	d1e5      	bne.n	800bc3e <__cvt+0x6a>
 800bc72:	7803      	ldrb	r3, [r0, #0]
 800bc74:	2b30      	cmp	r3, #48	@ 0x30
 800bc76:	d10a      	bne.n	800bc8e <__cvt+0xba>
 800bc78:	2200      	movs	r2, #0
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	4630      	mov	r0, r6
 800bc7e:	4639      	mov	r1, r7
 800bc80:	f7f4 ff32 	bl	8000ae8 <__aeabi_dcmpeq>
 800bc84:	b918      	cbnz	r0, 800bc8e <__cvt+0xba>
 800bc86:	f1c4 0401 	rsb	r4, r4, #1
 800bc8a:	f8ca 4000 	str.w	r4, [sl]
 800bc8e:	f8da 3000 	ldr.w	r3, [sl]
 800bc92:	4499      	add	r9, r3
 800bc94:	e7d3      	b.n	800bc3e <__cvt+0x6a>
 800bc96:	1c59      	adds	r1, r3, #1
 800bc98:	9103      	str	r1, [sp, #12]
 800bc9a:	701a      	strb	r2, [r3, #0]
 800bc9c:	e7d9      	b.n	800bc52 <__cvt+0x7e>

0800bc9e <__exponent>:
 800bc9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bca0:	2900      	cmp	r1, #0
 800bca2:	bfba      	itte	lt
 800bca4:	4249      	neglt	r1, r1
 800bca6:	232d      	movlt	r3, #45	@ 0x2d
 800bca8:	232b      	movge	r3, #43	@ 0x2b
 800bcaa:	2909      	cmp	r1, #9
 800bcac:	7002      	strb	r2, [r0, #0]
 800bcae:	7043      	strb	r3, [r0, #1]
 800bcb0:	dd29      	ble.n	800bd06 <__exponent+0x68>
 800bcb2:	f10d 0307 	add.w	r3, sp, #7
 800bcb6:	461d      	mov	r5, r3
 800bcb8:	270a      	movs	r7, #10
 800bcba:	461a      	mov	r2, r3
 800bcbc:	fbb1 f6f7 	udiv	r6, r1, r7
 800bcc0:	fb07 1416 	mls	r4, r7, r6, r1
 800bcc4:	3430      	adds	r4, #48	@ 0x30
 800bcc6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bcca:	460c      	mov	r4, r1
 800bccc:	2c63      	cmp	r4, #99	@ 0x63
 800bcce:	f103 33ff 	add.w	r3, r3, #4294967295
 800bcd2:	4631      	mov	r1, r6
 800bcd4:	dcf1      	bgt.n	800bcba <__exponent+0x1c>
 800bcd6:	3130      	adds	r1, #48	@ 0x30
 800bcd8:	1e94      	subs	r4, r2, #2
 800bcda:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bcde:	1c41      	adds	r1, r0, #1
 800bce0:	4623      	mov	r3, r4
 800bce2:	42ab      	cmp	r3, r5
 800bce4:	d30a      	bcc.n	800bcfc <__exponent+0x5e>
 800bce6:	f10d 0309 	add.w	r3, sp, #9
 800bcea:	1a9b      	subs	r3, r3, r2
 800bcec:	42ac      	cmp	r4, r5
 800bcee:	bf88      	it	hi
 800bcf0:	2300      	movhi	r3, #0
 800bcf2:	3302      	adds	r3, #2
 800bcf4:	4403      	add	r3, r0
 800bcf6:	1a18      	subs	r0, r3, r0
 800bcf8:	b003      	add	sp, #12
 800bcfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcfc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bd00:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bd04:	e7ed      	b.n	800bce2 <__exponent+0x44>
 800bd06:	2330      	movs	r3, #48	@ 0x30
 800bd08:	3130      	adds	r1, #48	@ 0x30
 800bd0a:	7083      	strb	r3, [r0, #2]
 800bd0c:	70c1      	strb	r1, [r0, #3]
 800bd0e:	1d03      	adds	r3, r0, #4
 800bd10:	e7f1      	b.n	800bcf6 <__exponent+0x58>
	...

0800bd14 <_printf_float>:
 800bd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd18:	b08d      	sub	sp, #52	@ 0x34
 800bd1a:	460c      	mov	r4, r1
 800bd1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bd20:	4616      	mov	r6, r2
 800bd22:	461f      	mov	r7, r3
 800bd24:	4605      	mov	r5, r0
 800bd26:	f000 fd37 	bl	800c798 <_localeconv_r>
 800bd2a:	6803      	ldr	r3, [r0, #0]
 800bd2c:	9304      	str	r3, [sp, #16]
 800bd2e:	4618      	mov	r0, r3
 800bd30:	f7f4 faae 	bl	8000290 <strlen>
 800bd34:	2300      	movs	r3, #0
 800bd36:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd38:	f8d8 3000 	ldr.w	r3, [r8]
 800bd3c:	9005      	str	r0, [sp, #20]
 800bd3e:	3307      	adds	r3, #7
 800bd40:	f023 0307 	bic.w	r3, r3, #7
 800bd44:	f103 0208 	add.w	r2, r3, #8
 800bd48:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bd4c:	f8d4 b000 	ldr.w	fp, [r4]
 800bd50:	f8c8 2000 	str.w	r2, [r8]
 800bd54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bd5c:	9307      	str	r3, [sp, #28]
 800bd5e:	f8cd 8018 	str.w	r8, [sp, #24]
 800bd62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bd66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd6a:	4b9c      	ldr	r3, [pc, #624]	@ (800bfdc <_printf_float+0x2c8>)
 800bd6c:	f04f 32ff 	mov.w	r2, #4294967295
 800bd70:	f7f4 feec 	bl	8000b4c <__aeabi_dcmpun>
 800bd74:	bb70      	cbnz	r0, 800bdd4 <_printf_float+0xc0>
 800bd76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd7a:	4b98      	ldr	r3, [pc, #608]	@ (800bfdc <_printf_float+0x2c8>)
 800bd7c:	f04f 32ff 	mov.w	r2, #4294967295
 800bd80:	f7f4 fec6 	bl	8000b10 <__aeabi_dcmple>
 800bd84:	bb30      	cbnz	r0, 800bdd4 <_printf_float+0xc0>
 800bd86:	2200      	movs	r2, #0
 800bd88:	2300      	movs	r3, #0
 800bd8a:	4640      	mov	r0, r8
 800bd8c:	4649      	mov	r1, r9
 800bd8e:	f7f4 feb5 	bl	8000afc <__aeabi_dcmplt>
 800bd92:	b110      	cbz	r0, 800bd9a <_printf_float+0x86>
 800bd94:	232d      	movs	r3, #45	@ 0x2d
 800bd96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd9a:	4a91      	ldr	r2, [pc, #580]	@ (800bfe0 <_printf_float+0x2cc>)
 800bd9c:	4b91      	ldr	r3, [pc, #580]	@ (800bfe4 <_printf_float+0x2d0>)
 800bd9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bda2:	bf94      	ite	ls
 800bda4:	4690      	movls	r8, r2
 800bda6:	4698      	movhi	r8, r3
 800bda8:	2303      	movs	r3, #3
 800bdaa:	6123      	str	r3, [r4, #16]
 800bdac:	f02b 0304 	bic.w	r3, fp, #4
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	f04f 0900 	mov.w	r9, #0
 800bdb6:	9700      	str	r7, [sp, #0]
 800bdb8:	4633      	mov	r3, r6
 800bdba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bdbc:	4621      	mov	r1, r4
 800bdbe:	4628      	mov	r0, r5
 800bdc0:	f000 f9d2 	bl	800c168 <_printf_common>
 800bdc4:	3001      	adds	r0, #1
 800bdc6:	f040 808d 	bne.w	800bee4 <_printf_float+0x1d0>
 800bdca:	f04f 30ff 	mov.w	r0, #4294967295
 800bdce:	b00d      	add	sp, #52	@ 0x34
 800bdd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd4:	4642      	mov	r2, r8
 800bdd6:	464b      	mov	r3, r9
 800bdd8:	4640      	mov	r0, r8
 800bdda:	4649      	mov	r1, r9
 800bddc:	f7f4 feb6 	bl	8000b4c <__aeabi_dcmpun>
 800bde0:	b140      	cbz	r0, 800bdf4 <_printf_float+0xe0>
 800bde2:	464b      	mov	r3, r9
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	bfbc      	itt	lt
 800bde8:	232d      	movlt	r3, #45	@ 0x2d
 800bdea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bdee:	4a7e      	ldr	r2, [pc, #504]	@ (800bfe8 <_printf_float+0x2d4>)
 800bdf0:	4b7e      	ldr	r3, [pc, #504]	@ (800bfec <_printf_float+0x2d8>)
 800bdf2:	e7d4      	b.n	800bd9e <_printf_float+0x8a>
 800bdf4:	6863      	ldr	r3, [r4, #4]
 800bdf6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bdfa:	9206      	str	r2, [sp, #24]
 800bdfc:	1c5a      	adds	r2, r3, #1
 800bdfe:	d13b      	bne.n	800be78 <_printf_float+0x164>
 800be00:	2306      	movs	r3, #6
 800be02:	6063      	str	r3, [r4, #4]
 800be04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800be08:	2300      	movs	r3, #0
 800be0a:	6022      	str	r2, [r4, #0]
 800be0c:	9303      	str	r3, [sp, #12]
 800be0e:	ab0a      	add	r3, sp, #40	@ 0x28
 800be10:	e9cd a301 	strd	sl, r3, [sp, #4]
 800be14:	ab09      	add	r3, sp, #36	@ 0x24
 800be16:	9300      	str	r3, [sp, #0]
 800be18:	6861      	ldr	r1, [r4, #4]
 800be1a:	ec49 8b10 	vmov	d0, r8, r9
 800be1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800be22:	4628      	mov	r0, r5
 800be24:	f7ff fed6 	bl	800bbd4 <__cvt>
 800be28:	9b06      	ldr	r3, [sp, #24]
 800be2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800be2c:	2b47      	cmp	r3, #71	@ 0x47
 800be2e:	4680      	mov	r8, r0
 800be30:	d129      	bne.n	800be86 <_printf_float+0x172>
 800be32:	1cc8      	adds	r0, r1, #3
 800be34:	db02      	blt.n	800be3c <_printf_float+0x128>
 800be36:	6863      	ldr	r3, [r4, #4]
 800be38:	4299      	cmp	r1, r3
 800be3a:	dd41      	ble.n	800bec0 <_printf_float+0x1ac>
 800be3c:	f1aa 0a02 	sub.w	sl, sl, #2
 800be40:	fa5f fa8a 	uxtb.w	sl, sl
 800be44:	3901      	subs	r1, #1
 800be46:	4652      	mov	r2, sl
 800be48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800be4c:	9109      	str	r1, [sp, #36]	@ 0x24
 800be4e:	f7ff ff26 	bl	800bc9e <__exponent>
 800be52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be54:	1813      	adds	r3, r2, r0
 800be56:	2a01      	cmp	r2, #1
 800be58:	4681      	mov	r9, r0
 800be5a:	6123      	str	r3, [r4, #16]
 800be5c:	dc02      	bgt.n	800be64 <_printf_float+0x150>
 800be5e:	6822      	ldr	r2, [r4, #0]
 800be60:	07d2      	lsls	r2, r2, #31
 800be62:	d501      	bpl.n	800be68 <_printf_float+0x154>
 800be64:	3301      	adds	r3, #1
 800be66:	6123      	str	r3, [r4, #16]
 800be68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d0a2      	beq.n	800bdb6 <_printf_float+0xa2>
 800be70:	232d      	movs	r3, #45	@ 0x2d
 800be72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be76:	e79e      	b.n	800bdb6 <_printf_float+0xa2>
 800be78:	9a06      	ldr	r2, [sp, #24]
 800be7a:	2a47      	cmp	r2, #71	@ 0x47
 800be7c:	d1c2      	bne.n	800be04 <_printf_float+0xf0>
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d1c0      	bne.n	800be04 <_printf_float+0xf0>
 800be82:	2301      	movs	r3, #1
 800be84:	e7bd      	b.n	800be02 <_printf_float+0xee>
 800be86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800be8a:	d9db      	bls.n	800be44 <_printf_float+0x130>
 800be8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800be90:	d118      	bne.n	800bec4 <_printf_float+0x1b0>
 800be92:	2900      	cmp	r1, #0
 800be94:	6863      	ldr	r3, [r4, #4]
 800be96:	dd0b      	ble.n	800beb0 <_printf_float+0x19c>
 800be98:	6121      	str	r1, [r4, #16]
 800be9a:	b913      	cbnz	r3, 800bea2 <_printf_float+0x18e>
 800be9c:	6822      	ldr	r2, [r4, #0]
 800be9e:	07d0      	lsls	r0, r2, #31
 800bea0:	d502      	bpl.n	800bea8 <_printf_float+0x194>
 800bea2:	3301      	adds	r3, #1
 800bea4:	440b      	add	r3, r1
 800bea6:	6123      	str	r3, [r4, #16]
 800bea8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800beaa:	f04f 0900 	mov.w	r9, #0
 800beae:	e7db      	b.n	800be68 <_printf_float+0x154>
 800beb0:	b913      	cbnz	r3, 800beb8 <_printf_float+0x1a4>
 800beb2:	6822      	ldr	r2, [r4, #0]
 800beb4:	07d2      	lsls	r2, r2, #31
 800beb6:	d501      	bpl.n	800bebc <_printf_float+0x1a8>
 800beb8:	3302      	adds	r3, #2
 800beba:	e7f4      	b.n	800bea6 <_printf_float+0x192>
 800bebc:	2301      	movs	r3, #1
 800bebe:	e7f2      	b.n	800bea6 <_printf_float+0x192>
 800bec0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bec4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bec6:	4299      	cmp	r1, r3
 800bec8:	db05      	blt.n	800bed6 <_printf_float+0x1c2>
 800beca:	6823      	ldr	r3, [r4, #0]
 800becc:	6121      	str	r1, [r4, #16]
 800bece:	07d8      	lsls	r0, r3, #31
 800bed0:	d5ea      	bpl.n	800bea8 <_printf_float+0x194>
 800bed2:	1c4b      	adds	r3, r1, #1
 800bed4:	e7e7      	b.n	800bea6 <_printf_float+0x192>
 800bed6:	2900      	cmp	r1, #0
 800bed8:	bfd4      	ite	le
 800beda:	f1c1 0202 	rsble	r2, r1, #2
 800bede:	2201      	movgt	r2, #1
 800bee0:	4413      	add	r3, r2
 800bee2:	e7e0      	b.n	800bea6 <_printf_float+0x192>
 800bee4:	6823      	ldr	r3, [r4, #0]
 800bee6:	055a      	lsls	r2, r3, #21
 800bee8:	d407      	bmi.n	800befa <_printf_float+0x1e6>
 800beea:	6923      	ldr	r3, [r4, #16]
 800beec:	4642      	mov	r2, r8
 800beee:	4631      	mov	r1, r6
 800bef0:	4628      	mov	r0, r5
 800bef2:	47b8      	blx	r7
 800bef4:	3001      	adds	r0, #1
 800bef6:	d12b      	bne.n	800bf50 <_printf_float+0x23c>
 800bef8:	e767      	b.n	800bdca <_printf_float+0xb6>
 800befa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800befe:	f240 80dd 	bls.w	800c0bc <_printf_float+0x3a8>
 800bf02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bf06:	2200      	movs	r2, #0
 800bf08:	2300      	movs	r3, #0
 800bf0a:	f7f4 fded 	bl	8000ae8 <__aeabi_dcmpeq>
 800bf0e:	2800      	cmp	r0, #0
 800bf10:	d033      	beq.n	800bf7a <_printf_float+0x266>
 800bf12:	4a37      	ldr	r2, [pc, #220]	@ (800bff0 <_printf_float+0x2dc>)
 800bf14:	2301      	movs	r3, #1
 800bf16:	4631      	mov	r1, r6
 800bf18:	4628      	mov	r0, r5
 800bf1a:	47b8      	blx	r7
 800bf1c:	3001      	adds	r0, #1
 800bf1e:	f43f af54 	beq.w	800bdca <_printf_float+0xb6>
 800bf22:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bf26:	4543      	cmp	r3, r8
 800bf28:	db02      	blt.n	800bf30 <_printf_float+0x21c>
 800bf2a:	6823      	ldr	r3, [r4, #0]
 800bf2c:	07d8      	lsls	r0, r3, #31
 800bf2e:	d50f      	bpl.n	800bf50 <_printf_float+0x23c>
 800bf30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf34:	4631      	mov	r1, r6
 800bf36:	4628      	mov	r0, r5
 800bf38:	47b8      	blx	r7
 800bf3a:	3001      	adds	r0, #1
 800bf3c:	f43f af45 	beq.w	800bdca <_printf_float+0xb6>
 800bf40:	f04f 0900 	mov.w	r9, #0
 800bf44:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf48:	f104 0a1a 	add.w	sl, r4, #26
 800bf4c:	45c8      	cmp	r8, r9
 800bf4e:	dc09      	bgt.n	800bf64 <_printf_float+0x250>
 800bf50:	6823      	ldr	r3, [r4, #0]
 800bf52:	079b      	lsls	r3, r3, #30
 800bf54:	f100 8103 	bmi.w	800c15e <_printf_float+0x44a>
 800bf58:	68e0      	ldr	r0, [r4, #12]
 800bf5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf5c:	4298      	cmp	r0, r3
 800bf5e:	bfb8      	it	lt
 800bf60:	4618      	movlt	r0, r3
 800bf62:	e734      	b.n	800bdce <_printf_float+0xba>
 800bf64:	2301      	movs	r3, #1
 800bf66:	4652      	mov	r2, sl
 800bf68:	4631      	mov	r1, r6
 800bf6a:	4628      	mov	r0, r5
 800bf6c:	47b8      	blx	r7
 800bf6e:	3001      	adds	r0, #1
 800bf70:	f43f af2b 	beq.w	800bdca <_printf_float+0xb6>
 800bf74:	f109 0901 	add.w	r9, r9, #1
 800bf78:	e7e8      	b.n	800bf4c <_printf_float+0x238>
 800bf7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	dc39      	bgt.n	800bff4 <_printf_float+0x2e0>
 800bf80:	4a1b      	ldr	r2, [pc, #108]	@ (800bff0 <_printf_float+0x2dc>)
 800bf82:	2301      	movs	r3, #1
 800bf84:	4631      	mov	r1, r6
 800bf86:	4628      	mov	r0, r5
 800bf88:	47b8      	blx	r7
 800bf8a:	3001      	adds	r0, #1
 800bf8c:	f43f af1d 	beq.w	800bdca <_printf_float+0xb6>
 800bf90:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bf94:	ea59 0303 	orrs.w	r3, r9, r3
 800bf98:	d102      	bne.n	800bfa0 <_printf_float+0x28c>
 800bf9a:	6823      	ldr	r3, [r4, #0]
 800bf9c:	07d9      	lsls	r1, r3, #31
 800bf9e:	d5d7      	bpl.n	800bf50 <_printf_float+0x23c>
 800bfa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bfa4:	4631      	mov	r1, r6
 800bfa6:	4628      	mov	r0, r5
 800bfa8:	47b8      	blx	r7
 800bfaa:	3001      	adds	r0, #1
 800bfac:	f43f af0d 	beq.w	800bdca <_printf_float+0xb6>
 800bfb0:	f04f 0a00 	mov.w	sl, #0
 800bfb4:	f104 0b1a 	add.w	fp, r4, #26
 800bfb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfba:	425b      	negs	r3, r3
 800bfbc:	4553      	cmp	r3, sl
 800bfbe:	dc01      	bgt.n	800bfc4 <_printf_float+0x2b0>
 800bfc0:	464b      	mov	r3, r9
 800bfc2:	e793      	b.n	800beec <_printf_float+0x1d8>
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	465a      	mov	r2, fp
 800bfc8:	4631      	mov	r1, r6
 800bfca:	4628      	mov	r0, r5
 800bfcc:	47b8      	blx	r7
 800bfce:	3001      	adds	r0, #1
 800bfd0:	f43f aefb 	beq.w	800bdca <_printf_float+0xb6>
 800bfd4:	f10a 0a01 	add.w	sl, sl, #1
 800bfd8:	e7ee      	b.n	800bfb8 <_printf_float+0x2a4>
 800bfda:	bf00      	nop
 800bfdc:	7fefffff 	.word	0x7fefffff
 800bfe0:	0800ed91 	.word	0x0800ed91
 800bfe4:	0800ed95 	.word	0x0800ed95
 800bfe8:	0800ed99 	.word	0x0800ed99
 800bfec:	0800ed9d 	.word	0x0800ed9d
 800bff0:	0800eda1 	.word	0x0800eda1
 800bff4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bff6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bffa:	4553      	cmp	r3, sl
 800bffc:	bfa8      	it	ge
 800bffe:	4653      	movge	r3, sl
 800c000:	2b00      	cmp	r3, #0
 800c002:	4699      	mov	r9, r3
 800c004:	dc36      	bgt.n	800c074 <_printf_float+0x360>
 800c006:	f04f 0b00 	mov.w	fp, #0
 800c00a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c00e:	f104 021a 	add.w	r2, r4, #26
 800c012:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c014:	9306      	str	r3, [sp, #24]
 800c016:	eba3 0309 	sub.w	r3, r3, r9
 800c01a:	455b      	cmp	r3, fp
 800c01c:	dc31      	bgt.n	800c082 <_printf_float+0x36e>
 800c01e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c020:	459a      	cmp	sl, r3
 800c022:	dc3a      	bgt.n	800c09a <_printf_float+0x386>
 800c024:	6823      	ldr	r3, [r4, #0]
 800c026:	07da      	lsls	r2, r3, #31
 800c028:	d437      	bmi.n	800c09a <_printf_float+0x386>
 800c02a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c02c:	ebaa 0903 	sub.w	r9, sl, r3
 800c030:	9b06      	ldr	r3, [sp, #24]
 800c032:	ebaa 0303 	sub.w	r3, sl, r3
 800c036:	4599      	cmp	r9, r3
 800c038:	bfa8      	it	ge
 800c03a:	4699      	movge	r9, r3
 800c03c:	f1b9 0f00 	cmp.w	r9, #0
 800c040:	dc33      	bgt.n	800c0aa <_printf_float+0x396>
 800c042:	f04f 0800 	mov.w	r8, #0
 800c046:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c04a:	f104 0b1a 	add.w	fp, r4, #26
 800c04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c050:	ebaa 0303 	sub.w	r3, sl, r3
 800c054:	eba3 0309 	sub.w	r3, r3, r9
 800c058:	4543      	cmp	r3, r8
 800c05a:	f77f af79 	ble.w	800bf50 <_printf_float+0x23c>
 800c05e:	2301      	movs	r3, #1
 800c060:	465a      	mov	r2, fp
 800c062:	4631      	mov	r1, r6
 800c064:	4628      	mov	r0, r5
 800c066:	47b8      	blx	r7
 800c068:	3001      	adds	r0, #1
 800c06a:	f43f aeae 	beq.w	800bdca <_printf_float+0xb6>
 800c06e:	f108 0801 	add.w	r8, r8, #1
 800c072:	e7ec      	b.n	800c04e <_printf_float+0x33a>
 800c074:	4642      	mov	r2, r8
 800c076:	4631      	mov	r1, r6
 800c078:	4628      	mov	r0, r5
 800c07a:	47b8      	blx	r7
 800c07c:	3001      	adds	r0, #1
 800c07e:	d1c2      	bne.n	800c006 <_printf_float+0x2f2>
 800c080:	e6a3      	b.n	800bdca <_printf_float+0xb6>
 800c082:	2301      	movs	r3, #1
 800c084:	4631      	mov	r1, r6
 800c086:	4628      	mov	r0, r5
 800c088:	9206      	str	r2, [sp, #24]
 800c08a:	47b8      	blx	r7
 800c08c:	3001      	adds	r0, #1
 800c08e:	f43f ae9c 	beq.w	800bdca <_printf_float+0xb6>
 800c092:	9a06      	ldr	r2, [sp, #24]
 800c094:	f10b 0b01 	add.w	fp, fp, #1
 800c098:	e7bb      	b.n	800c012 <_printf_float+0x2fe>
 800c09a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c09e:	4631      	mov	r1, r6
 800c0a0:	4628      	mov	r0, r5
 800c0a2:	47b8      	blx	r7
 800c0a4:	3001      	adds	r0, #1
 800c0a6:	d1c0      	bne.n	800c02a <_printf_float+0x316>
 800c0a8:	e68f      	b.n	800bdca <_printf_float+0xb6>
 800c0aa:	9a06      	ldr	r2, [sp, #24]
 800c0ac:	464b      	mov	r3, r9
 800c0ae:	4442      	add	r2, r8
 800c0b0:	4631      	mov	r1, r6
 800c0b2:	4628      	mov	r0, r5
 800c0b4:	47b8      	blx	r7
 800c0b6:	3001      	adds	r0, #1
 800c0b8:	d1c3      	bne.n	800c042 <_printf_float+0x32e>
 800c0ba:	e686      	b.n	800bdca <_printf_float+0xb6>
 800c0bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c0c0:	f1ba 0f01 	cmp.w	sl, #1
 800c0c4:	dc01      	bgt.n	800c0ca <_printf_float+0x3b6>
 800c0c6:	07db      	lsls	r3, r3, #31
 800c0c8:	d536      	bpl.n	800c138 <_printf_float+0x424>
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	4642      	mov	r2, r8
 800c0ce:	4631      	mov	r1, r6
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	47b8      	blx	r7
 800c0d4:	3001      	adds	r0, #1
 800c0d6:	f43f ae78 	beq.w	800bdca <_printf_float+0xb6>
 800c0da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0de:	4631      	mov	r1, r6
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	47b8      	blx	r7
 800c0e4:	3001      	adds	r0, #1
 800c0e6:	f43f ae70 	beq.w	800bdca <_printf_float+0xb6>
 800c0ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c0f6:	f7f4 fcf7 	bl	8000ae8 <__aeabi_dcmpeq>
 800c0fa:	b9c0      	cbnz	r0, 800c12e <_printf_float+0x41a>
 800c0fc:	4653      	mov	r3, sl
 800c0fe:	f108 0201 	add.w	r2, r8, #1
 800c102:	4631      	mov	r1, r6
 800c104:	4628      	mov	r0, r5
 800c106:	47b8      	blx	r7
 800c108:	3001      	adds	r0, #1
 800c10a:	d10c      	bne.n	800c126 <_printf_float+0x412>
 800c10c:	e65d      	b.n	800bdca <_printf_float+0xb6>
 800c10e:	2301      	movs	r3, #1
 800c110:	465a      	mov	r2, fp
 800c112:	4631      	mov	r1, r6
 800c114:	4628      	mov	r0, r5
 800c116:	47b8      	blx	r7
 800c118:	3001      	adds	r0, #1
 800c11a:	f43f ae56 	beq.w	800bdca <_printf_float+0xb6>
 800c11e:	f108 0801 	add.w	r8, r8, #1
 800c122:	45d0      	cmp	r8, sl
 800c124:	dbf3      	blt.n	800c10e <_printf_float+0x3fa>
 800c126:	464b      	mov	r3, r9
 800c128:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c12c:	e6df      	b.n	800beee <_printf_float+0x1da>
 800c12e:	f04f 0800 	mov.w	r8, #0
 800c132:	f104 0b1a 	add.w	fp, r4, #26
 800c136:	e7f4      	b.n	800c122 <_printf_float+0x40e>
 800c138:	2301      	movs	r3, #1
 800c13a:	4642      	mov	r2, r8
 800c13c:	e7e1      	b.n	800c102 <_printf_float+0x3ee>
 800c13e:	2301      	movs	r3, #1
 800c140:	464a      	mov	r2, r9
 800c142:	4631      	mov	r1, r6
 800c144:	4628      	mov	r0, r5
 800c146:	47b8      	blx	r7
 800c148:	3001      	adds	r0, #1
 800c14a:	f43f ae3e 	beq.w	800bdca <_printf_float+0xb6>
 800c14e:	f108 0801 	add.w	r8, r8, #1
 800c152:	68e3      	ldr	r3, [r4, #12]
 800c154:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c156:	1a5b      	subs	r3, r3, r1
 800c158:	4543      	cmp	r3, r8
 800c15a:	dcf0      	bgt.n	800c13e <_printf_float+0x42a>
 800c15c:	e6fc      	b.n	800bf58 <_printf_float+0x244>
 800c15e:	f04f 0800 	mov.w	r8, #0
 800c162:	f104 0919 	add.w	r9, r4, #25
 800c166:	e7f4      	b.n	800c152 <_printf_float+0x43e>

0800c168 <_printf_common>:
 800c168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c16c:	4616      	mov	r6, r2
 800c16e:	4698      	mov	r8, r3
 800c170:	688a      	ldr	r2, [r1, #8]
 800c172:	690b      	ldr	r3, [r1, #16]
 800c174:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c178:	4293      	cmp	r3, r2
 800c17a:	bfb8      	it	lt
 800c17c:	4613      	movlt	r3, r2
 800c17e:	6033      	str	r3, [r6, #0]
 800c180:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c184:	4607      	mov	r7, r0
 800c186:	460c      	mov	r4, r1
 800c188:	b10a      	cbz	r2, 800c18e <_printf_common+0x26>
 800c18a:	3301      	adds	r3, #1
 800c18c:	6033      	str	r3, [r6, #0]
 800c18e:	6823      	ldr	r3, [r4, #0]
 800c190:	0699      	lsls	r1, r3, #26
 800c192:	bf42      	ittt	mi
 800c194:	6833      	ldrmi	r3, [r6, #0]
 800c196:	3302      	addmi	r3, #2
 800c198:	6033      	strmi	r3, [r6, #0]
 800c19a:	6825      	ldr	r5, [r4, #0]
 800c19c:	f015 0506 	ands.w	r5, r5, #6
 800c1a0:	d106      	bne.n	800c1b0 <_printf_common+0x48>
 800c1a2:	f104 0a19 	add.w	sl, r4, #25
 800c1a6:	68e3      	ldr	r3, [r4, #12]
 800c1a8:	6832      	ldr	r2, [r6, #0]
 800c1aa:	1a9b      	subs	r3, r3, r2
 800c1ac:	42ab      	cmp	r3, r5
 800c1ae:	dc26      	bgt.n	800c1fe <_printf_common+0x96>
 800c1b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c1b4:	6822      	ldr	r2, [r4, #0]
 800c1b6:	3b00      	subs	r3, #0
 800c1b8:	bf18      	it	ne
 800c1ba:	2301      	movne	r3, #1
 800c1bc:	0692      	lsls	r2, r2, #26
 800c1be:	d42b      	bmi.n	800c218 <_printf_common+0xb0>
 800c1c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c1c4:	4641      	mov	r1, r8
 800c1c6:	4638      	mov	r0, r7
 800c1c8:	47c8      	blx	r9
 800c1ca:	3001      	adds	r0, #1
 800c1cc:	d01e      	beq.n	800c20c <_printf_common+0xa4>
 800c1ce:	6823      	ldr	r3, [r4, #0]
 800c1d0:	6922      	ldr	r2, [r4, #16]
 800c1d2:	f003 0306 	and.w	r3, r3, #6
 800c1d6:	2b04      	cmp	r3, #4
 800c1d8:	bf02      	ittt	eq
 800c1da:	68e5      	ldreq	r5, [r4, #12]
 800c1dc:	6833      	ldreq	r3, [r6, #0]
 800c1de:	1aed      	subeq	r5, r5, r3
 800c1e0:	68a3      	ldr	r3, [r4, #8]
 800c1e2:	bf0c      	ite	eq
 800c1e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1e8:	2500      	movne	r5, #0
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	bfc4      	itt	gt
 800c1ee:	1a9b      	subgt	r3, r3, r2
 800c1f0:	18ed      	addgt	r5, r5, r3
 800c1f2:	2600      	movs	r6, #0
 800c1f4:	341a      	adds	r4, #26
 800c1f6:	42b5      	cmp	r5, r6
 800c1f8:	d11a      	bne.n	800c230 <_printf_common+0xc8>
 800c1fa:	2000      	movs	r0, #0
 800c1fc:	e008      	b.n	800c210 <_printf_common+0xa8>
 800c1fe:	2301      	movs	r3, #1
 800c200:	4652      	mov	r2, sl
 800c202:	4641      	mov	r1, r8
 800c204:	4638      	mov	r0, r7
 800c206:	47c8      	blx	r9
 800c208:	3001      	adds	r0, #1
 800c20a:	d103      	bne.n	800c214 <_printf_common+0xac>
 800c20c:	f04f 30ff 	mov.w	r0, #4294967295
 800c210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c214:	3501      	adds	r5, #1
 800c216:	e7c6      	b.n	800c1a6 <_printf_common+0x3e>
 800c218:	18e1      	adds	r1, r4, r3
 800c21a:	1c5a      	adds	r2, r3, #1
 800c21c:	2030      	movs	r0, #48	@ 0x30
 800c21e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c222:	4422      	add	r2, r4
 800c224:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c228:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c22c:	3302      	adds	r3, #2
 800c22e:	e7c7      	b.n	800c1c0 <_printf_common+0x58>
 800c230:	2301      	movs	r3, #1
 800c232:	4622      	mov	r2, r4
 800c234:	4641      	mov	r1, r8
 800c236:	4638      	mov	r0, r7
 800c238:	47c8      	blx	r9
 800c23a:	3001      	adds	r0, #1
 800c23c:	d0e6      	beq.n	800c20c <_printf_common+0xa4>
 800c23e:	3601      	adds	r6, #1
 800c240:	e7d9      	b.n	800c1f6 <_printf_common+0x8e>
	...

0800c244 <_printf_i>:
 800c244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c248:	7e0f      	ldrb	r7, [r1, #24]
 800c24a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c24c:	2f78      	cmp	r7, #120	@ 0x78
 800c24e:	4691      	mov	r9, r2
 800c250:	4680      	mov	r8, r0
 800c252:	460c      	mov	r4, r1
 800c254:	469a      	mov	sl, r3
 800c256:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c25a:	d807      	bhi.n	800c26c <_printf_i+0x28>
 800c25c:	2f62      	cmp	r7, #98	@ 0x62
 800c25e:	d80a      	bhi.n	800c276 <_printf_i+0x32>
 800c260:	2f00      	cmp	r7, #0
 800c262:	f000 80d2 	beq.w	800c40a <_printf_i+0x1c6>
 800c266:	2f58      	cmp	r7, #88	@ 0x58
 800c268:	f000 80b9 	beq.w	800c3de <_printf_i+0x19a>
 800c26c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c270:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c274:	e03a      	b.n	800c2ec <_printf_i+0xa8>
 800c276:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c27a:	2b15      	cmp	r3, #21
 800c27c:	d8f6      	bhi.n	800c26c <_printf_i+0x28>
 800c27e:	a101      	add	r1, pc, #4	@ (adr r1, 800c284 <_printf_i+0x40>)
 800c280:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c284:	0800c2dd 	.word	0x0800c2dd
 800c288:	0800c2f1 	.word	0x0800c2f1
 800c28c:	0800c26d 	.word	0x0800c26d
 800c290:	0800c26d 	.word	0x0800c26d
 800c294:	0800c26d 	.word	0x0800c26d
 800c298:	0800c26d 	.word	0x0800c26d
 800c29c:	0800c2f1 	.word	0x0800c2f1
 800c2a0:	0800c26d 	.word	0x0800c26d
 800c2a4:	0800c26d 	.word	0x0800c26d
 800c2a8:	0800c26d 	.word	0x0800c26d
 800c2ac:	0800c26d 	.word	0x0800c26d
 800c2b0:	0800c3f1 	.word	0x0800c3f1
 800c2b4:	0800c31b 	.word	0x0800c31b
 800c2b8:	0800c3ab 	.word	0x0800c3ab
 800c2bc:	0800c26d 	.word	0x0800c26d
 800c2c0:	0800c26d 	.word	0x0800c26d
 800c2c4:	0800c413 	.word	0x0800c413
 800c2c8:	0800c26d 	.word	0x0800c26d
 800c2cc:	0800c31b 	.word	0x0800c31b
 800c2d0:	0800c26d 	.word	0x0800c26d
 800c2d4:	0800c26d 	.word	0x0800c26d
 800c2d8:	0800c3b3 	.word	0x0800c3b3
 800c2dc:	6833      	ldr	r3, [r6, #0]
 800c2de:	1d1a      	adds	r2, r3, #4
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	6032      	str	r2, [r6, #0]
 800c2e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e09d      	b.n	800c42c <_printf_i+0x1e8>
 800c2f0:	6833      	ldr	r3, [r6, #0]
 800c2f2:	6820      	ldr	r0, [r4, #0]
 800c2f4:	1d19      	adds	r1, r3, #4
 800c2f6:	6031      	str	r1, [r6, #0]
 800c2f8:	0606      	lsls	r6, r0, #24
 800c2fa:	d501      	bpl.n	800c300 <_printf_i+0xbc>
 800c2fc:	681d      	ldr	r5, [r3, #0]
 800c2fe:	e003      	b.n	800c308 <_printf_i+0xc4>
 800c300:	0645      	lsls	r5, r0, #25
 800c302:	d5fb      	bpl.n	800c2fc <_printf_i+0xb8>
 800c304:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c308:	2d00      	cmp	r5, #0
 800c30a:	da03      	bge.n	800c314 <_printf_i+0xd0>
 800c30c:	232d      	movs	r3, #45	@ 0x2d
 800c30e:	426d      	negs	r5, r5
 800c310:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c314:	4859      	ldr	r0, [pc, #356]	@ (800c47c <_printf_i+0x238>)
 800c316:	230a      	movs	r3, #10
 800c318:	e011      	b.n	800c33e <_printf_i+0xfa>
 800c31a:	6821      	ldr	r1, [r4, #0]
 800c31c:	6833      	ldr	r3, [r6, #0]
 800c31e:	0608      	lsls	r0, r1, #24
 800c320:	f853 5b04 	ldr.w	r5, [r3], #4
 800c324:	d402      	bmi.n	800c32c <_printf_i+0xe8>
 800c326:	0649      	lsls	r1, r1, #25
 800c328:	bf48      	it	mi
 800c32a:	b2ad      	uxthmi	r5, r5
 800c32c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c32e:	4853      	ldr	r0, [pc, #332]	@ (800c47c <_printf_i+0x238>)
 800c330:	6033      	str	r3, [r6, #0]
 800c332:	bf14      	ite	ne
 800c334:	230a      	movne	r3, #10
 800c336:	2308      	moveq	r3, #8
 800c338:	2100      	movs	r1, #0
 800c33a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c33e:	6866      	ldr	r6, [r4, #4]
 800c340:	60a6      	str	r6, [r4, #8]
 800c342:	2e00      	cmp	r6, #0
 800c344:	bfa2      	ittt	ge
 800c346:	6821      	ldrge	r1, [r4, #0]
 800c348:	f021 0104 	bicge.w	r1, r1, #4
 800c34c:	6021      	strge	r1, [r4, #0]
 800c34e:	b90d      	cbnz	r5, 800c354 <_printf_i+0x110>
 800c350:	2e00      	cmp	r6, #0
 800c352:	d04b      	beq.n	800c3ec <_printf_i+0x1a8>
 800c354:	4616      	mov	r6, r2
 800c356:	fbb5 f1f3 	udiv	r1, r5, r3
 800c35a:	fb03 5711 	mls	r7, r3, r1, r5
 800c35e:	5dc7      	ldrb	r7, [r0, r7]
 800c360:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c364:	462f      	mov	r7, r5
 800c366:	42bb      	cmp	r3, r7
 800c368:	460d      	mov	r5, r1
 800c36a:	d9f4      	bls.n	800c356 <_printf_i+0x112>
 800c36c:	2b08      	cmp	r3, #8
 800c36e:	d10b      	bne.n	800c388 <_printf_i+0x144>
 800c370:	6823      	ldr	r3, [r4, #0]
 800c372:	07df      	lsls	r7, r3, #31
 800c374:	d508      	bpl.n	800c388 <_printf_i+0x144>
 800c376:	6923      	ldr	r3, [r4, #16]
 800c378:	6861      	ldr	r1, [r4, #4]
 800c37a:	4299      	cmp	r1, r3
 800c37c:	bfde      	ittt	le
 800c37e:	2330      	movle	r3, #48	@ 0x30
 800c380:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c384:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c388:	1b92      	subs	r2, r2, r6
 800c38a:	6122      	str	r2, [r4, #16]
 800c38c:	f8cd a000 	str.w	sl, [sp]
 800c390:	464b      	mov	r3, r9
 800c392:	aa03      	add	r2, sp, #12
 800c394:	4621      	mov	r1, r4
 800c396:	4640      	mov	r0, r8
 800c398:	f7ff fee6 	bl	800c168 <_printf_common>
 800c39c:	3001      	adds	r0, #1
 800c39e:	d14a      	bne.n	800c436 <_printf_i+0x1f2>
 800c3a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3a4:	b004      	add	sp, #16
 800c3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3aa:	6823      	ldr	r3, [r4, #0]
 800c3ac:	f043 0320 	orr.w	r3, r3, #32
 800c3b0:	6023      	str	r3, [r4, #0]
 800c3b2:	4833      	ldr	r0, [pc, #204]	@ (800c480 <_printf_i+0x23c>)
 800c3b4:	2778      	movs	r7, #120	@ 0x78
 800c3b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c3ba:	6823      	ldr	r3, [r4, #0]
 800c3bc:	6831      	ldr	r1, [r6, #0]
 800c3be:	061f      	lsls	r7, r3, #24
 800c3c0:	f851 5b04 	ldr.w	r5, [r1], #4
 800c3c4:	d402      	bmi.n	800c3cc <_printf_i+0x188>
 800c3c6:	065f      	lsls	r7, r3, #25
 800c3c8:	bf48      	it	mi
 800c3ca:	b2ad      	uxthmi	r5, r5
 800c3cc:	6031      	str	r1, [r6, #0]
 800c3ce:	07d9      	lsls	r1, r3, #31
 800c3d0:	bf44      	itt	mi
 800c3d2:	f043 0320 	orrmi.w	r3, r3, #32
 800c3d6:	6023      	strmi	r3, [r4, #0]
 800c3d8:	b11d      	cbz	r5, 800c3e2 <_printf_i+0x19e>
 800c3da:	2310      	movs	r3, #16
 800c3dc:	e7ac      	b.n	800c338 <_printf_i+0xf4>
 800c3de:	4827      	ldr	r0, [pc, #156]	@ (800c47c <_printf_i+0x238>)
 800c3e0:	e7e9      	b.n	800c3b6 <_printf_i+0x172>
 800c3e2:	6823      	ldr	r3, [r4, #0]
 800c3e4:	f023 0320 	bic.w	r3, r3, #32
 800c3e8:	6023      	str	r3, [r4, #0]
 800c3ea:	e7f6      	b.n	800c3da <_printf_i+0x196>
 800c3ec:	4616      	mov	r6, r2
 800c3ee:	e7bd      	b.n	800c36c <_printf_i+0x128>
 800c3f0:	6833      	ldr	r3, [r6, #0]
 800c3f2:	6825      	ldr	r5, [r4, #0]
 800c3f4:	6961      	ldr	r1, [r4, #20]
 800c3f6:	1d18      	adds	r0, r3, #4
 800c3f8:	6030      	str	r0, [r6, #0]
 800c3fa:	062e      	lsls	r6, r5, #24
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	d501      	bpl.n	800c404 <_printf_i+0x1c0>
 800c400:	6019      	str	r1, [r3, #0]
 800c402:	e002      	b.n	800c40a <_printf_i+0x1c6>
 800c404:	0668      	lsls	r0, r5, #25
 800c406:	d5fb      	bpl.n	800c400 <_printf_i+0x1bc>
 800c408:	8019      	strh	r1, [r3, #0]
 800c40a:	2300      	movs	r3, #0
 800c40c:	6123      	str	r3, [r4, #16]
 800c40e:	4616      	mov	r6, r2
 800c410:	e7bc      	b.n	800c38c <_printf_i+0x148>
 800c412:	6833      	ldr	r3, [r6, #0]
 800c414:	1d1a      	adds	r2, r3, #4
 800c416:	6032      	str	r2, [r6, #0]
 800c418:	681e      	ldr	r6, [r3, #0]
 800c41a:	6862      	ldr	r2, [r4, #4]
 800c41c:	2100      	movs	r1, #0
 800c41e:	4630      	mov	r0, r6
 800c420:	f7f3 fee6 	bl	80001f0 <memchr>
 800c424:	b108      	cbz	r0, 800c42a <_printf_i+0x1e6>
 800c426:	1b80      	subs	r0, r0, r6
 800c428:	6060      	str	r0, [r4, #4]
 800c42a:	6863      	ldr	r3, [r4, #4]
 800c42c:	6123      	str	r3, [r4, #16]
 800c42e:	2300      	movs	r3, #0
 800c430:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c434:	e7aa      	b.n	800c38c <_printf_i+0x148>
 800c436:	6923      	ldr	r3, [r4, #16]
 800c438:	4632      	mov	r2, r6
 800c43a:	4649      	mov	r1, r9
 800c43c:	4640      	mov	r0, r8
 800c43e:	47d0      	blx	sl
 800c440:	3001      	adds	r0, #1
 800c442:	d0ad      	beq.n	800c3a0 <_printf_i+0x15c>
 800c444:	6823      	ldr	r3, [r4, #0]
 800c446:	079b      	lsls	r3, r3, #30
 800c448:	d413      	bmi.n	800c472 <_printf_i+0x22e>
 800c44a:	68e0      	ldr	r0, [r4, #12]
 800c44c:	9b03      	ldr	r3, [sp, #12]
 800c44e:	4298      	cmp	r0, r3
 800c450:	bfb8      	it	lt
 800c452:	4618      	movlt	r0, r3
 800c454:	e7a6      	b.n	800c3a4 <_printf_i+0x160>
 800c456:	2301      	movs	r3, #1
 800c458:	4632      	mov	r2, r6
 800c45a:	4649      	mov	r1, r9
 800c45c:	4640      	mov	r0, r8
 800c45e:	47d0      	blx	sl
 800c460:	3001      	adds	r0, #1
 800c462:	d09d      	beq.n	800c3a0 <_printf_i+0x15c>
 800c464:	3501      	adds	r5, #1
 800c466:	68e3      	ldr	r3, [r4, #12]
 800c468:	9903      	ldr	r1, [sp, #12]
 800c46a:	1a5b      	subs	r3, r3, r1
 800c46c:	42ab      	cmp	r3, r5
 800c46e:	dcf2      	bgt.n	800c456 <_printf_i+0x212>
 800c470:	e7eb      	b.n	800c44a <_printf_i+0x206>
 800c472:	2500      	movs	r5, #0
 800c474:	f104 0619 	add.w	r6, r4, #25
 800c478:	e7f5      	b.n	800c466 <_printf_i+0x222>
 800c47a:	bf00      	nop
 800c47c:	0800eda3 	.word	0x0800eda3
 800c480:	0800edb4 	.word	0x0800edb4

0800c484 <std>:
 800c484:	2300      	movs	r3, #0
 800c486:	b510      	push	{r4, lr}
 800c488:	4604      	mov	r4, r0
 800c48a:	e9c0 3300 	strd	r3, r3, [r0]
 800c48e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c492:	6083      	str	r3, [r0, #8]
 800c494:	8181      	strh	r1, [r0, #12]
 800c496:	6643      	str	r3, [r0, #100]	@ 0x64
 800c498:	81c2      	strh	r2, [r0, #14]
 800c49a:	6183      	str	r3, [r0, #24]
 800c49c:	4619      	mov	r1, r3
 800c49e:	2208      	movs	r2, #8
 800c4a0:	305c      	adds	r0, #92	@ 0x5c
 800c4a2:	f000 f914 	bl	800c6ce <memset>
 800c4a6:	4b0d      	ldr	r3, [pc, #52]	@ (800c4dc <std+0x58>)
 800c4a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800c4aa:	4b0d      	ldr	r3, [pc, #52]	@ (800c4e0 <std+0x5c>)
 800c4ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c4ae:	4b0d      	ldr	r3, [pc, #52]	@ (800c4e4 <std+0x60>)
 800c4b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c4b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c4e8 <std+0x64>)
 800c4b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800c4b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c4ec <std+0x68>)
 800c4b8:	6224      	str	r4, [r4, #32]
 800c4ba:	429c      	cmp	r4, r3
 800c4bc:	d006      	beq.n	800c4cc <std+0x48>
 800c4be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c4c2:	4294      	cmp	r4, r2
 800c4c4:	d002      	beq.n	800c4cc <std+0x48>
 800c4c6:	33d0      	adds	r3, #208	@ 0xd0
 800c4c8:	429c      	cmp	r4, r3
 800c4ca:	d105      	bne.n	800c4d8 <std+0x54>
 800c4cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c4d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4d4:	f000 ba3a 	b.w	800c94c <__retarget_lock_init_recursive>
 800c4d8:	bd10      	pop	{r4, pc}
 800c4da:	bf00      	nop
 800c4dc:	0800c649 	.word	0x0800c649
 800c4e0:	0800c66b 	.word	0x0800c66b
 800c4e4:	0800c6a3 	.word	0x0800c6a3
 800c4e8:	0800c6c7 	.word	0x0800c6c7
 800c4ec:	2000337c 	.word	0x2000337c

0800c4f0 <stdio_exit_handler>:
 800c4f0:	4a02      	ldr	r2, [pc, #8]	@ (800c4fc <stdio_exit_handler+0xc>)
 800c4f2:	4903      	ldr	r1, [pc, #12]	@ (800c500 <stdio_exit_handler+0x10>)
 800c4f4:	4803      	ldr	r0, [pc, #12]	@ (800c504 <stdio_exit_handler+0x14>)
 800c4f6:	f000 b869 	b.w	800c5cc <_fwalk_sglue>
 800c4fa:	bf00      	nop
 800c4fc:	20000134 	.word	0x20000134
 800c500:	0800e199 	.word	0x0800e199
 800c504:	20000144 	.word	0x20000144

0800c508 <cleanup_stdio>:
 800c508:	6841      	ldr	r1, [r0, #4]
 800c50a:	4b0c      	ldr	r3, [pc, #48]	@ (800c53c <cleanup_stdio+0x34>)
 800c50c:	4299      	cmp	r1, r3
 800c50e:	b510      	push	{r4, lr}
 800c510:	4604      	mov	r4, r0
 800c512:	d001      	beq.n	800c518 <cleanup_stdio+0x10>
 800c514:	f001 fe40 	bl	800e198 <_fflush_r>
 800c518:	68a1      	ldr	r1, [r4, #8]
 800c51a:	4b09      	ldr	r3, [pc, #36]	@ (800c540 <cleanup_stdio+0x38>)
 800c51c:	4299      	cmp	r1, r3
 800c51e:	d002      	beq.n	800c526 <cleanup_stdio+0x1e>
 800c520:	4620      	mov	r0, r4
 800c522:	f001 fe39 	bl	800e198 <_fflush_r>
 800c526:	68e1      	ldr	r1, [r4, #12]
 800c528:	4b06      	ldr	r3, [pc, #24]	@ (800c544 <cleanup_stdio+0x3c>)
 800c52a:	4299      	cmp	r1, r3
 800c52c:	d004      	beq.n	800c538 <cleanup_stdio+0x30>
 800c52e:	4620      	mov	r0, r4
 800c530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c534:	f001 be30 	b.w	800e198 <_fflush_r>
 800c538:	bd10      	pop	{r4, pc}
 800c53a:	bf00      	nop
 800c53c:	2000337c 	.word	0x2000337c
 800c540:	200033e4 	.word	0x200033e4
 800c544:	2000344c 	.word	0x2000344c

0800c548 <global_stdio_init.part.0>:
 800c548:	b510      	push	{r4, lr}
 800c54a:	4b0b      	ldr	r3, [pc, #44]	@ (800c578 <global_stdio_init.part.0+0x30>)
 800c54c:	4c0b      	ldr	r4, [pc, #44]	@ (800c57c <global_stdio_init.part.0+0x34>)
 800c54e:	4a0c      	ldr	r2, [pc, #48]	@ (800c580 <global_stdio_init.part.0+0x38>)
 800c550:	601a      	str	r2, [r3, #0]
 800c552:	4620      	mov	r0, r4
 800c554:	2200      	movs	r2, #0
 800c556:	2104      	movs	r1, #4
 800c558:	f7ff ff94 	bl	800c484 <std>
 800c55c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c560:	2201      	movs	r2, #1
 800c562:	2109      	movs	r1, #9
 800c564:	f7ff ff8e 	bl	800c484 <std>
 800c568:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c56c:	2202      	movs	r2, #2
 800c56e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c572:	2112      	movs	r1, #18
 800c574:	f7ff bf86 	b.w	800c484 <std>
 800c578:	200034b4 	.word	0x200034b4
 800c57c:	2000337c 	.word	0x2000337c
 800c580:	0800c4f1 	.word	0x0800c4f1

0800c584 <__sfp_lock_acquire>:
 800c584:	4801      	ldr	r0, [pc, #4]	@ (800c58c <__sfp_lock_acquire+0x8>)
 800c586:	f000 b9e2 	b.w	800c94e <__retarget_lock_acquire_recursive>
 800c58a:	bf00      	nop
 800c58c:	200034bd 	.word	0x200034bd

0800c590 <__sfp_lock_release>:
 800c590:	4801      	ldr	r0, [pc, #4]	@ (800c598 <__sfp_lock_release+0x8>)
 800c592:	f000 b9dd 	b.w	800c950 <__retarget_lock_release_recursive>
 800c596:	bf00      	nop
 800c598:	200034bd 	.word	0x200034bd

0800c59c <__sinit>:
 800c59c:	b510      	push	{r4, lr}
 800c59e:	4604      	mov	r4, r0
 800c5a0:	f7ff fff0 	bl	800c584 <__sfp_lock_acquire>
 800c5a4:	6a23      	ldr	r3, [r4, #32]
 800c5a6:	b11b      	cbz	r3, 800c5b0 <__sinit+0x14>
 800c5a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5ac:	f7ff bff0 	b.w	800c590 <__sfp_lock_release>
 800c5b0:	4b04      	ldr	r3, [pc, #16]	@ (800c5c4 <__sinit+0x28>)
 800c5b2:	6223      	str	r3, [r4, #32]
 800c5b4:	4b04      	ldr	r3, [pc, #16]	@ (800c5c8 <__sinit+0x2c>)
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d1f5      	bne.n	800c5a8 <__sinit+0xc>
 800c5bc:	f7ff ffc4 	bl	800c548 <global_stdio_init.part.0>
 800c5c0:	e7f2      	b.n	800c5a8 <__sinit+0xc>
 800c5c2:	bf00      	nop
 800c5c4:	0800c509 	.word	0x0800c509
 800c5c8:	200034b4 	.word	0x200034b4

0800c5cc <_fwalk_sglue>:
 800c5cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5d0:	4607      	mov	r7, r0
 800c5d2:	4688      	mov	r8, r1
 800c5d4:	4614      	mov	r4, r2
 800c5d6:	2600      	movs	r6, #0
 800c5d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c5dc:	f1b9 0901 	subs.w	r9, r9, #1
 800c5e0:	d505      	bpl.n	800c5ee <_fwalk_sglue+0x22>
 800c5e2:	6824      	ldr	r4, [r4, #0]
 800c5e4:	2c00      	cmp	r4, #0
 800c5e6:	d1f7      	bne.n	800c5d8 <_fwalk_sglue+0xc>
 800c5e8:	4630      	mov	r0, r6
 800c5ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5ee:	89ab      	ldrh	r3, [r5, #12]
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d907      	bls.n	800c604 <_fwalk_sglue+0x38>
 800c5f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c5f8:	3301      	adds	r3, #1
 800c5fa:	d003      	beq.n	800c604 <_fwalk_sglue+0x38>
 800c5fc:	4629      	mov	r1, r5
 800c5fe:	4638      	mov	r0, r7
 800c600:	47c0      	blx	r8
 800c602:	4306      	orrs	r6, r0
 800c604:	3568      	adds	r5, #104	@ 0x68
 800c606:	e7e9      	b.n	800c5dc <_fwalk_sglue+0x10>

0800c608 <siprintf>:
 800c608:	b40e      	push	{r1, r2, r3}
 800c60a:	b500      	push	{lr}
 800c60c:	b09c      	sub	sp, #112	@ 0x70
 800c60e:	ab1d      	add	r3, sp, #116	@ 0x74
 800c610:	9002      	str	r0, [sp, #8]
 800c612:	9006      	str	r0, [sp, #24]
 800c614:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c618:	4809      	ldr	r0, [pc, #36]	@ (800c640 <siprintf+0x38>)
 800c61a:	9107      	str	r1, [sp, #28]
 800c61c:	9104      	str	r1, [sp, #16]
 800c61e:	4909      	ldr	r1, [pc, #36]	@ (800c644 <siprintf+0x3c>)
 800c620:	f853 2b04 	ldr.w	r2, [r3], #4
 800c624:	9105      	str	r1, [sp, #20]
 800c626:	6800      	ldr	r0, [r0, #0]
 800c628:	9301      	str	r3, [sp, #4]
 800c62a:	a902      	add	r1, sp, #8
 800c62c:	f001 fc34 	bl	800de98 <_svfiprintf_r>
 800c630:	9b02      	ldr	r3, [sp, #8]
 800c632:	2200      	movs	r2, #0
 800c634:	701a      	strb	r2, [r3, #0]
 800c636:	b01c      	add	sp, #112	@ 0x70
 800c638:	f85d eb04 	ldr.w	lr, [sp], #4
 800c63c:	b003      	add	sp, #12
 800c63e:	4770      	bx	lr
 800c640:	20000140 	.word	0x20000140
 800c644:	ffff0208 	.word	0xffff0208

0800c648 <__sread>:
 800c648:	b510      	push	{r4, lr}
 800c64a:	460c      	mov	r4, r1
 800c64c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c650:	f000 f91e 	bl	800c890 <_read_r>
 800c654:	2800      	cmp	r0, #0
 800c656:	bfab      	itete	ge
 800c658:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c65a:	89a3      	ldrhlt	r3, [r4, #12]
 800c65c:	181b      	addge	r3, r3, r0
 800c65e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c662:	bfac      	ite	ge
 800c664:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c666:	81a3      	strhlt	r3, [r4, #12]
 800c668:	bd10      	pop	{r4, pc}

0800c66a <__swrite>:
 800c66a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c66e:	461f      	mov	r7, r3
 800c670:	898b      	ldrh	r3, [r1, #12]
 800c672:	05db      	lsls	r3, r3, #23
 800c674:	4605      	mov	r5, r0
 800c676:	460c      	mov	r4, r1
 800c678:	4616      	mov	r6, r2
 800c67a:	d505      	bpl.n	800c688 <__swrite+0x1e>
 800c67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c680:	2302      	movs	r3, #2
 800c682:	2200      	movs	r2, #0
 800c684:	f000 f8f2 	bl	800c86c <_lseek_r>
 800c688:	89a3      	ldrh	r3, [r4, #12]
 800c68a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c68e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c692:	81a3      	strh	r3, [r4, #12]
 800c694:	4632      	mov	r2, r6
 800c696:	463b      	mov	r3, r7
 800c698:	4628      	mov	r0, r5
 800c69a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c69e:	f000 b919 	b.w	800c8d4 <_write_r>

0800c6a2 <__sseek>:
 800c6a2:	b510      	push	{r4, lr}
 800c6a4:	460c      	mov	r4, r1
 800c6a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6aa:	f000 f8df 	bl	800c86c <_lseek_r>
 800c6ae:	1c43      	adds	r3, r0, #1
 800c6b0:	89a3      	ldrh	r3, [r4, #12]
 800c6b2:	bf15      	itete	ne
 800c6b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c6b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c6ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c6be:	81a3      	strheq	r3, [r4, #12]
 800c6c0:	bf18      	it	ne
 800c6c2:	81a3      	strhne	r3, [r4, #12]
 800c6c4:	bd10      	pop	{r4, pc}

0800c6c6 <__sclose>:
 800c6c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6ca:	f000 b869 	b.w	800c7a0 <_close_r>

0800c6ce <memset>:
 800c6ce:	4402      	add	r2, r0
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	d100      	bne.n	800c6d8 <memset+0xa>
 800c6d6:	4770      	bx	lr
 800c6d8:	f803 1b01 	strb.w	r1, [r3], #1
 800c6dc:	e7f9      	b.n	800c6d2 <memset+0x4>
	...

0800c6e0 <strtok>:
 800c6e0:	4b16      	ldr	r3, [pc, #88]	@ (800c73c <strtok+0x5c>)
 800c6e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6e6:	681f      	ldr	r7, [r3, #0]
 800c6e8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800c6ea:	4605      	mov	r5, r0
 800c6ec:	460e      	mov	r6, r1
 800c6ee:	b9ec      	cbnz	r4, 800c72c <strtok+0x4c>
 800c6f0:	2050      	movs	r0, #80	@ 0x50
 800c6f2:	f7ff f935 	bl	800b960 <malloc>
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	6478      	str	r0, [r7, #68]	@ 0x44
 800c6fa:	b920      	cbnz	r0, 800c706 <strtok+0x26>
 800c6fc:	4b10      	ldr	r3, [pc, #64]	@ (800c740 <strtok+0x60>)
 800c6fe:	4811      	ldr	r0, [pc, #68]	@ (800c744 <strtok+0x64>)
 800c700:	215b      	movs	r1, #91	@ 0x5b
 800c702:	f000 f935 	bl	800c970 <__assert_func>
 800c706:	e9c0 4400 	strd	r4, r4, [r0]
 800c70a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800c70e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800c712:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800c716:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800c71a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800c71e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800c722:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800c726:	6184      	str	r4, [r0, #24]
 800c728:	7704      	strb	r4, [r0, #28]
 800c72a:	6244      	str	r4, [r0, #36]	@ 0x24
 800c72c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c72e:	4631      	mov	r1, r6
 800c730:	4628      	mov	r0, r5
 800c732:	2301      	movs	r3, #1
 800c734:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c738:	f000 b806 	b.w	800c748 <__strtok_r>
 800c73c:	20000140 	.word	0x20000140
 800c740:	0800edc5 	.word	0x0800edc5
 800c744:	0800eddc 	.word	0x0800eddc

0800c748 <__strtok_r>:
 800c748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c74a:	4604      	mov	r4, r0
 800c74c:	b908      	cbnz	r0, 800c752 <__strtok_r+0xa>
 800c74e:	6814      	ldr	r4, [r2, #0]
 800c750:	b144      	cbz	r4, 800c764 <__strtok_r+0x1c>
 800c752:	4620      	mov	r0, r4
 800c754:	f814 5b01 	ldrb.w	r5, [r4], #1
 800c758:	460f      	mov	r7, r1
 800c75a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800c75e:	b91e      	cbnz	r6, 800c768 <__strtok_r+0x20>
 800c760:	b965      	cbnz	r5, 800c77c <__strtok_r+0x34>
 800c762:	6015      	str	r5, [r2, #0]
 800c764:	2000      	movs	r0, #0
 800c766:	e005      	b.n	800c774 <__strtok_r+0x2c>
 800c768:	42b5      	cmp	r5, r6
 800c76a:	d1f6      	bne.n	800c75a <__strtok_r+0x12>
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d1f0      	bne.n	800c752 <__strtok_r+0xa>
 800c770:	6014      	str	r4, [r2, #0]
 800c772:	7003      	strb	r3, [r0, #0]
 800c774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c776:	461c      	mov	r4, r3
 800c778:	e00c      	b.n	800c794 <__strtok_r+0x4c>
 800c77a:	b915      	cbnz	r5, 800c782 <__strtok_r+0x3a>
 800c77c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c780:	460e      	mov	r6, r1
 800c782:	f816 5b01 	ldrb.w	r5, [r6], #1
 800c786:	42ab      	cmp	r3, r5
 800c788:	d1f7      	bne.n	800c77a <__strtok_r+0x32>
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d0f3      	beq.n	800c776 <__strtok_r+0x2e>
 800c78e:	2300      	movs	r3, #0
 800c790:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c794:	6014      	str	r4, [r2, #0]
 800c796:	e7ed      	b.n	800c774 <__strtok_r+0x2c>

0800c798 <_localeconv_r>:
 800c798:	4800      	ldr	r0, [pc, #0]	@ (800c79c <_localeconv_r+0x4>)
 800c79a:	4770      	bx	lr
 800c79c:	20000280 	.word	0x20000280

0800c7a0 <_close_r>:
 800c7a0:	b538      	push	{r3, r4, r5, lr}
 800c7a2:	4d06      	ldr	r5, [pc, #24]	@ (800c7bc <_close_r+0x1c>)
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	4608      	mov	r0, r1
 800c7aa:	602b      	str	r3, [r5, #0]
 800c7ac:	f7f5 fb2e 	bl	8001e0c <_close>
 800c7b0:	1c43      	adds	r3, r0, #1
 800c7b2:	d102      	bne.n	800c7ba <_close_r+0x1a>
 800c7b4:	682b      	ldr	r3, [r5, #0]
 800c7b6:	b103      	cbz	r3, 800c7ba <_close_r+0x1a>
 800c7b8:	6023      	str	r3, [r4, #0]
 800c7ba:	bd38      	pop	{r3, r4, r5, pc}
 800c7bc:	200034b8 	.word	0x200034b8

0800c7c0 <_reclaim_reent>:
 800c7c0:	4b29      	ldr	r3, [pc, #164]	@ (800c868 <_reclaim_reent+0xa8>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4283      	cmp	r3, r0
 800c7c6:	b570      	push	{r4, r5, r6, lr}
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	d04b      	beq.n	800c864 <_reclaim_reent+0xa4>
 800c7cc:	69c3      	ldr	r3, [r0, #28]
 800c7ce:	b1ab      	cbz	r3, 800c7fc <_reclaim_reent+0x3c>
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	b16b      	cbz	r3, 800c7f0 <_reclaim_reent+0x30>
 800c7d4:	2500      	movs	r5, #0
 800c7d6:	69e3      	ldr	r3, [r4, #28]
 800c7d8:	68db      	ldr	r3, [r3, #12]
 800c7da:	5959      	ldr	r1, [r3, r5]
 800c7dc:	2900      	cmp	r1, #0
 800c7de:	d13b      	bne.n	800c858 <_reclaim_reent+0x98>
 800c7e0:	3504      	adds	r5, #4
 800c7e2:	2d80      	cmp	r5, #128	@ 0x80
 800c7e4:	d1f7      	bne.n	800c7d6 <_reclaim_reent+0x16>
 800c7e6:	69e3      	ldr	r3, [r4, #28]
 800c7e8:	4620      	mov	r0, r4
 800c7ea:	68d9      	ldr	r1, [r3, #12]
 800c7ec:	f000 ff2c 	bl	800d648 <_free_r>
 800c7f0:	69e3      	ldr	r3, [r4, #28]
 800c7f2:	6819      	ldr	r1, [r3, #0]
 800c7f4:	b111      	cbz	r1, 800c7fc <_reclaim_reent+0x3c>
 800c7f6:	4620      	mov	r0, r4
 800c7f8:	f000 ff26 	bl	800d648 <_free_r>
 800c7fc:	6961      	ldr	r1, [r4, #20]
 800c7fe:	b111      	cbz	r1, 800c806 <_reclaim_reent+0x46>
 800c800:	4620      	mov	r0, r4
 800c802:	f000 ff21 	bl	800d648 <_free_r>
 800c806:	69e1      	ldr	r1, [r4, #28]
 800c808:	b111      	cbz	r1, 800c810 <_reclaim_reent+0x50>
 800c80a:	4620      	mov	r0, r4
 800c80c:	f000 ff1c 	bl	800d648 <_free_r>
 800c810:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c812:	b111      	cbz	r1, 800c81a <_reclaim_reent+0x5a>
 800c814:	4620      	mov	r0, r4
 800c816:	f000 ff17 	bl	800d648 <_free_r>
 800c81a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c81c:	b111      	cbz	r1, 800c824 <_reclaim_reent+0x64>
 800c81e:	4620      	mov	r0, r4
 800c820:	f000 ff12 	bl	800d648 <_free_r>
 800c824:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c826:	b111      	cbz	r1, 800c82e <_reclaim_reent+0x6e>
 800c828:	4620      	mov	r0, r4
 800c82a:	f000 ff0d 	bl	800d648 <_free_r>
 800c82e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c830:	b111      	cbz	r1, 800c838 <_reclaim_reent+0x78>
 800c832:	4620      	mov	r0, r4
 800c834:	f000 ff08 	bl	800d648 <_free_r>
 800c838:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c83a:	b111      	cbz	r1, 800c842 <_reclaim_reent+0x82>
 800c83c:	4620      	mov	r0, r4
 800c83e:	f000 ff03 	bl	800d648 <_free_r>
 800c842:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c844:	b111      	cbz	r1, 800c84c <_reclaim_reent+0x8c>
 800c846:	4620      	mov	r0, r4
 800c848:	f000 fefe 	bl	800d648 <_free_r>
 800c84c:	6a23      	ldr	r3, [r4, #32]
 800c84e:	b14b      	cbz	r3, 800c864 <_reclaim_reent+0xa4>
 800c850:	4620      	mov	r0, r4
 800c852:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c856:	4718      	bx	r3
 800c858:	680e      	ldr	r6, [r1, #0]
 800c85a:	4620      	mov	r0, r4
 800c85c:	f000 fef4 	bl	800d648 <_free_r>
 800c860:	4631      	mov	r1, r6
 800c862:	e7bb      	b.n	800c7dc <_reclaim_reent+0x1c>
 800c864:	bd70      	pop	{r4, r5, r6, pc}
 800c866:	bf00      	nop
 800c868:	20000140 	.word	0x20000140

0800c86c <_lseek_r>:
 800c86c:	b538      	push	{r3, r4, r5, lr}
 800c86e:	4d07      	ldr	r5, [pc, #28]	@ (800c88c <_lseek_r+0x20>)
 800c870:	4604      	mov	r4, r0
 800c872:	4608      	mov	r0, r1
 800c874:	4611      	mov	r1, r2
 800c876:	2200      	movs	r2, #0
 800c878:	602a      	str	r2, [r5, #0]
 800c87a:	461a      	mov	r2, r3
 800c87c:	f7f5 faed 	bl	8001e5a <_lseek>
 800c880:	1c43      	adds	r3, r0, #1
 800c882:	d102      	bne.n	800c88a <_lseek_r+0x1e>
 800c884:	682b      	ldr	r3, [r5, #0]
 800c886:	b103      	cbz	r3, 800c88a <_lseek_r+0x1e>
 800c888:	6023      	str	r3, [r4, #0]
 800c88a:	bd38      	pop	{r3, r4, r5, pc}
 800c88c:	200034b8 	.word	0x200034b8

0800c890 <_read_r>:
 800c890:	b538      	push	{r3, r4, r5, lr}
 800c892:	4d07      	ldr	r5, [pc, #28]	@ (800c8b0 <_read_r+0x20>)
 800c894:	4604      	mov	r4, r0
 800c896:	4608      	mov	r0, r1
 800c898:	4611      	mov	r1, r2
 800c89a:	2200      	movs	r2, #0
 800c89c:	602a      	str	r2, [r5, #0]
 800c89e:	461a      	mov	r2, r3
 800c8a0:	f7f5 fa7b 	bl	8001d9a <_read>
 800c8a4:	1c43      	adds	r3, r0, #1
 800c8a6:	d102      	bne.n	800c8ae <_read_r+0x1e>
 800c8a8:	682b      	ldr	r3, [r5, #0]
 800c8aa:	b103      	cbz	r3, 800c8ae <_read_r+0x1e>
 800c8ac:	6023      	str	r3, [r4, #0]
 800c8ae:	bd38      	pop	{r3, r4, r5, pc}
 800c8b0:	200034b8 	.word	0x200034b8

0800c8b4 <_sbrk_r>:
 800c8b4:	b538      	push	{r3, r4, r5, lr}
 800c8b6:	4d06      	ldr	r5, [pc, #24]	@ (800c8d0 <_sbrk_r+0x1c>)
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	4604      	mov	r4, r0
 800c8bc:	4608      	mov	r0, r1
 800c8be:	602b      	str	r3, [r5, #0]
 800c8c0:	f7f5 fad8 	bl	8001e74 <_sbrk>
 800c8c4:	1c43      	adds	r3, r0, #1
 800c8c6:	d102      	bne.n	800c8ce <_sbrk_r+0x1a>
 800c8c8:	682b      	ldr	r3, [r5, #0]
 800c8ca:	b103      	cbz	r3, 800c8ce <_sbrk_r+0x1a>
 800c8cc:	6023      	str	r3, [r4, #0]
 800c8ce:	bd38      	pop	{r3, r4, r5, pc}
 800c8d0:	200034b8 	.word	0x200034b8

0800c8d4 <_write_r>:
 800c8d4:	b538      	push	{r3, r4, r5, lr}
 800c8d6:	4d07      	ldr	r5, [pc, #28]	@ (800c8f4 <_write_r+0x20>)
 800c8d8:	4604      	mov	r4, r0
 800c8da:	4608      	mov	r0, r1
 800c8dc:	4611      	mov	r1, r2
 800c8de:	2200      	movs	r2, #0
 800c8e0:	602a      	str	r2, [r5, #0]
 800c8e2:	461a      	mov	r2, r3
 800c8e4:	f7f5 fa76 	bl	8001dd4 <_write>
 800c8e8:	1c43      	adds	r3, r0, #1
 800c8ea:	d102      	bne.n	800c8f2 <_write_r+0x1e>
 800c8ec:	682b      	ldr	r3, [r5, #0]
 800c8ee:	b103      	cbz	r3, 800c8f2 <_write_r+0x1e>
 800c8f0:	6023      	str	r3, [r4, #0]
 800c8f2:	bd38      	pop	{r3, r4, r5, pc}
 800c8f4:	200034b8 	.word	0x200034b8

0800c8f8 <__errno>:
 800c8f8:	4b01      	ldr	r3, [pc, #4]	@ (800c900 <__errno+0x8>)
 800c8fa:	6818      	ldr	r0, [r3, #0]
 800c8fc:	4770      	bx	lr
 800c8fe:	bf00      	nop
 800c900:	20000140 	.word	0x20000140

0800c904 <__libc_init_array>:
 800c904:	b570      	push	{r4, r5, r6, lr}
 800c906:	4d0d      	ldr	r5, [pc, #52]	@ (800c93c <__libc_init_array+0x38>)
 800c908:	4c0d      	ldr	r4, [pc, #52]	@ (800c940 <__libc_init_array+0x3c>)
 800c90a:	1b64      	subs	r4, r4, r5
 800c90c:	10a4      	asrs	r4, r4, #2
 800c90e:	2600      	movs	r6, #0
 800c910:	42a6      	cmp	r6, r4
 800c912:	d109      	bne.n	800c928 <__libc_init_array+0x24>
 800c914:	4d0b      	ldr	r5, [pc, #44]	@ (800c944 <__libc_init_array+0x40>)
 800c916:	4c0c      	ldr	r4, [pc, #48]	@ (800c948 <__libc_init_array+0x44>)
 800c918:	f001 ff8c 	bl	800e834 <_init>
 800c91c:	1b64      	subs	r4, r4, r5
 800c91e:	10a4      	asrs	r4, r4, #2
 800c920:	2600      	movs	r6, #0
 800c922:	42a6      	cmp	r6, r4
 800c924:	d105      	bne.n	800c932 <__libc_init_array+0x2e>
 800c926:	bd70      	pop	{r4, r5, r6, pc}
 800c928:	f855 3b04 	ldr.w	r3, [r5], #4
 800c92c:	4798      	blx	r3
 800c92e:	3601      	adds	r6, #1
 800c930:	e7ee      	b.n	800c910 <__libc_init_array+0xc>
 800c932:	f855 3b04 	ldr.w	r3, [r5], #4
 800c936:	4798      	blx	r3
 800c938:	3601      	adds	r6, #1
 800c93a:	e7f2      	b.n	800c922 <__libc_init_array+0x1e>
 800c93c:	0800f064 	.word	0x0800f064
 800c940:	0800f064 	.word	0x0800f064
 800c944:	0800f064 	.word	0x0800f064
 800c948:	0800f068 	.word	0x0800f068

0800c94c <__retarget_lock_init_recursive>:
 800c94c:	4770      	bx	lr

0800c94e <__retarget_lock_acquire_recursive>:
 800c94e:	4770      	bx	lr

0800c950 <__retarget_lock_release_recursive>:
 800c950:	4770      	bx	lr

0800c952 <memcpy>:
 800c952:	440a      	add	r2, r1
 800c954:	4291      	cmp	r1, r2
 800c956:	f100 33ff 	add.w	r3, r0, #4294967295
 800c95a:	d100      	bne.n	800c95e <memcpy+0xc>
 800c95c:	4770      	bx	lr
 800c95e:	b510      	push	{r4, lr}
 800c960:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c964:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c968:	4291      	cmp	r1, r2
 800c96a:	d1f9      	bne.n	800c960 <memcpy+0xe>
 800c96c:	bd10      	pop	{r4, pc}
	...

0800c970 <__assert_func>:
 800c970:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c972:	4614      	mov	r4, r2
 800c974:	461a      	mov	r2, r3
 800c976:	4b09      	ldr	r3, [pc, #36]	@ (800c99c <__assert_func+0x2c>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	4605      	mov	r5, r0
 800c97c:	68d8      	ldr	r0, [r3, #12]
 800c97e:	b954      	cbnz	r4, 800c996 <__assert_func+0x26>
 800c980:	4b07      	ldr	r3, [pc, #28]	@ (800c9a0 <__assert_func+0x30>)
 800c982:	461c      	mov	r4, r3
 800c984:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c988:	9100      	str	r1, [sp, #0]
 800c98a:	462b      	mov	r3, r5
 800c98c:	4905      	ldr	r1, [pc, #20]	@ (800c9a4 <__assert_func+0x34>)
 800c98e:	f001 fc2b 	bl	800e1e8 <fiprintf>
 800c992:	f001 fc55 	bl	800e240 <abort>
 800c996:	4b04      	ldr	r3, [pc, #16]	@ (800c9a8 <__assert_func+0x38>)
 800c998:	e7f4      	b.n	800c984 <__assert_func+0x14>
 800c99a:	bf00      	nop
 800c99c:	20000140 	.word	0x20000140
 800c9a0:	0800ee71 	.word	0x0800ee71
 800c9a4:	0800ee43 	.word	0x0800ee43
 800c9a8:	0800ee36 	.word	0x0800ee36

0800c9ac <quorem>:
 800c9ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9b0:	6903      	ldr	r3, [r0, #16]
 800c9b2:	690c      	ldr	r4, [r1, #16]
 800c9b4:	42a3      	cmp	r3, r4
 800c9b6:	4607      	mov	r7, r0
 800c9b8:	db7e      	blt.n	800cab8 <quorem+0x10c>
 800c9ba:	3c01      	subs	r4, #1
 800c9bc:	f101 0814 	add.w	r8, r1, #20
 800c9c0:	00a3      	lsls	r3, r4, #2
 800c9c2:	f100 0514 	add.w	r5, r0, #20
 800c9c6:	9300      	str	r3, [sp, #0]
 800c9c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c9cc:	9301      	str	r3, [sp, #4]
 800c9ce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c9d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c9de:	fbb2 f6f3 	udiv	r6, r2, r3
 800c9e2:	d32e      	bcc.n	800ca42 <quorem+0x96>
 800c9e4:	f04f 0a00 	mov.w	sl, #0
 800c9e8:	46c4      	mov	ip, r8
 800c9ea:	46ae      	mov	lr, r5
 800c9ec:	46d3      	mov	fp, sl
 800c9ee:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c9f2:	b298      	uxth	r0, r3
 800c9f4:	fb06 a000 	mla	r0, r6, r0, sl
 800c9f8:	0c02      	lsrs	r2, r0, #16
 800c9fa:	0c1b      	lsrs	r3, r3, #16
 800c9fc:	fb06 2303 	mla	r3, r6, r3, r2
 800ca00:	f8de 2000 	ldr.w	r2, [lr]
 800ca04:	b280      	uxth	r0, r0
 800ca06:	b292      	uxth	r2, r2
 800ca08:	1a12      	subs	r2, r2, r0
 800ca0a:	445a      	add	r2, fp
 800ca0c:	f8de 0000 	ldr.w	r0, [lr]
 800ca10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca14:	b29b      	uxth	r3, r3
 800ca16:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ca1a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ca1e:	b292      	uxth	r2, r2
 800ca20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ca24:	45e1      	cmp	r9, ip
 800ca26:	f84e 2b04 	str.w	r2, [lr], #4
 800ca2a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ca2e:	d2de      	bcs.n	800c9ee <quorem+0x42>
 800ca30:	9b00      	ldr	r3, [sp, #0]
 800ca32:	58eb      	ldr	r3, [r5, r3]
 800ca34:	b92b      	cbnz	r3, 800ca42 <quorem+0x96>
 800ca36:	9b01      	ldr	r3, [sp, #4]
 800ca38:	3b04      	subs	r3, #4
 800ca3a:	429d      	cmp	r5, r3
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	d32f      	bcc.n	800caa0 <quorem+0xf4>
 800ca40:	613c      	str	r4, [r7, #16]
 800ca42:	4638      	mov	r0, r7
 800ca44:	f001 f8c4 	bl	800dbd0 <__mcmp>
 800ca48:	2800      	cmp	r0, #0
 800ca4a:	db25      	blt.n	800ca98 <quorem+0xec>
 800ca4c:	4629      	mov	r1, r5
 800ca4e:	2000      	movs	r0, #0
 800ca50:	f858 2b04 	ldr.w	r2, [r8], #4
 800ca54:	f8d1 c000 	ldr.w	ip, [r1]
 800ca58:	fa1f fe82 	uxth.w	lr, r2
 800ca5c:	fa1f f38c 	uxth.w	r3, ip
 800ca60:	eba3 030e 	sub.w	r3, r3, lr
 800ca64:	4403      	add	r3, r0
 800ca66:	0c12      	lsrs	r2, r2, #16
 800ca68:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ca6c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ca70:	b29b      	uxth	r3, r3
 800ca72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca76:	45c1      	cmp	r9, r8
 800ca78:	f841 3b04 	str.w	r3, [r1], #4
 800ca7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ca80:	d2e6      	bcs.n	800ca50 <quorem+0xa4>
 800ca82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca8a:	b922      	cbnz	r2, 800ca96 <quorem+0xea>
 800ca8c:	3b04      	subs	r3, #4
 800ca8e:	429d      	cmp	r5, r3
 800ca90:	461a      	mov	r2, r3
 800ca92:	d30b      	bcc.n	800caac <quorem+0x100>
 800ca94:	613c      	str	r4, [r7, #16]
 800ca96:	3601      	adds	r6, #1
 800ca98:	4630      	mov	r0, r6
 800ca9a:	b003      	add	sp, #12
 800ca9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caa0:	6812      	ldr	r2, [r2, #0]
 800caa2:	3b04      	subs	r3, #4
 800caa4:	2a00      	cmp	r2, #0
 800caa6:	d1cb      	bne.n	800ca40 <quorem+0x94>
 800caa8:	3c01      	subs	r4, #1
 800caaa:	e7c6      	b.n	800ca3a <quorem+0x8e>
 800caac:	6812      	ldr	r2, [r2, #0]
 800caae:	3b04      	subs	r3, #4
 800cab0:	2a00      	cmp	r2, #0
 800cab2:	d1ef      	bne.n	800ca94 <quorem+0xe8>
 800cab4:	3c01      	subs	r4, #1
 800cab6:	e7ea      	b.n	800ca8e <quorem+0xe2>
 800cab8:	2000      	movs	r0, #0
 800caba:	e7ee      	b.n	800ca9a <quorem+0xee>
 800cabc:	0000      	movs	r0, r0
	...

0800cac0 <_dtoa_r>:
 800cac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cac4:	69c7      	ldr	r7, [r0, #28]
 800cac6:	b099      	sub	sp, #100	@ 0x64
 800cac8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cacc:	ec55 4b10 	vmov	r4, r5, d0
 800cad0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800cad2:	9109      	str	r1, [sp, #36]	@ 0x24
 800cad4:	4683      	mov	fp, r0
 800cad6:	920e      	str	r2, [sp, #56]	@ 0x38
 800cad8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cada:	b97f      	cbnz	r7, 800cafc <_dtoa_r+0x3c>
 800cadc:	2010      	movs	r0, #16
 800cade:	f7fe ff3f 	bl	800b960 <malloc>
 800cae2:	4602      	mov	r2, r0
 800cae4:	f8cb 001c 	str.w	r0, [fp, #28]
 800cae8:	b920      	cbnz	r0, 800caf4 <_dtoa_r+0x34>
 800caea:	4ba7      	ldr	r3, [pc, #668]	@ (800cd88 <_dtoa_r+0x2c8>)
 800caec:	21ef      	movs	r1, #239	@ 0xef
 800caee:	48a7      	ldr	r0, [pc, #668]	@ (800cd8c <_dtoa_r+0x2cc>)
 800caf0:	f7ff ff3e 	bl	800c970 <__assert_func>
 800caf4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800caf8:	6007      	str	r7, [r0, #0]
 800cafa:	60c7      	str	r7, [r0, #12]
 800cafc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cb00:	6819      	ldr	r1, [r3, #0]
 800cb02:	b159      	cbz	r1, 800cb1c <_dtoa_r+0x5c>
 800cb04:	685a      	ldr	r2, [r3, #4]
 800cb06:	604a      	str	r2, [r1, #4]
 800cb08:	2301      	movs	r3, #1
 800cb0a:	4093      	lsls	r3, r2
 800cb0c:	608b      	str	r3, [r1, #8]
 800cb0e:	4658      	mov	r0, fp
 800cb10:	f000 fe24 	bl	800d75c <_Bfree>
 800cb14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	601a      	str	r2, [r3, #0]
 800cb1c:	1e2b      	subs	r3, r5, #0
 800cb1e:	bfb9      	ittee	lt
 800cb20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cb24:	9303      	strlt	r3, [sp, #12]
 800cb26:	2300      	movge	r3, #0
 800cb28:	6033      	strge	r3, [r6, #0]
 800cb2a:	9f03      	ldr	r7, [sp, #12]
 800cb2c:	4b98      	ldr	r3, [pc, #608]	@ (800cd90 <_dtoa_r+0x2d0>)
 800cb2e:	bfbc      	itt	lt
 800cb30:	2201      	movlt	r2, #1
 800cb32:	6032      	strlt	r2, [r6, #0]
 800cb34:	43bb      	bics	r3, r7
 800cb36:	d112      	bne.n	800cb5e <_dtoa_r+0x9e>
 800cb38:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cb3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cb3e:	6013      	str	r3, [r2, #0]
 800cb40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cb44:	4323      	orrs	r3, r4
 800cb46:	f000 854d 	beq.w	800d5e4 <_dtoa_r+0xb24>
 800cb4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cb4c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cda4 <_dtoa_r+0x2e4>
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	f000 854f 	beq.w	800d5f4 <_dtoa_r+0xb34>
 800cb56:	f10a 0303 	add.w	r3, sl, #3
 800cb5a:	f000 bd49 	b.w	800d5f0 <_dtoa_r+0xb30>
 800cb5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cb62:	2200      	movs	r2, #0
 800cb64:	ec51 0b17 	vmov	r0, r1, d7
 800cb68:	2300      	movs	r3, #0
 800cb6a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800cb6e:	f7f3 ffbb 	bl	8000ae8 <__aeabi_dcmpeq>
 800cb72:	4680      	mov	r8, r0
 800cb74:	b158      	cbz	r0, 800cb8e <_dtoa_r+0xce>
 800cb76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cb78:	2301      	movs	r3, #1
 800cb7a:	6013      	str	r3, [r2, #0]
 800cb7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cb7e:	b113      	cbz	r3, 800cb86 <_dtoa_r+0xc6>
 800cb80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800cb82:	4b84      	ldr	r3, [pc, #528]	@ (800cd94 <_dtoa_r+0x2d4>)
 800cb84:	6013      	str	r3, [r2, #0]
 800cb86:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cda8 <_dtoa_r+0x2e8>
 800cb8a:	f000 bd33 	b.w	800d5f4 <_dtoa_r+0xb34>
 800cb8e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cb92:	aa16      	add	r2, sp, #88	@ 0x58
 800cb94:	a917      	add	r1, sp, #92	@ 0x5c
 800cb96:	4658      	mov	r0, fp
 800cb98:	f001 f8ca 	bl	800dd30 <__d2b>
 800cb9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cba0:	4681      	mov	r9, r0
 800cba2:	2e00      	cmp	r6, #0
 800cba4:	d077      	beq.n	800cc96 <_dtoa_r+0x1d6>
 800cba6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cba8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800cbac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cbb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cbb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cbbc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cbc0:	4619      	mov	r1, r3
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	4b74      	ldr	r3, [pc, #464]	@ (800cd98 <_dtoa_r+0x2d8>)
 800cbc6:	f7f3 fb6f 	bl	80002a8 <__aeabi_dsub>
 800cbca:	a369      	add	r3, pc, #420	@ (adr r3, 800cd70 <_dtoa_r+0x2b0>)
 800cbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd0:	f7f3 fd22 	bl	8000618 <__aeabi_dmul>
 800cbd4:	a368      	add	r3, pc, #416	@ (adr r3, 800cd78 <_dtoa_r+0x2b8>)
 800cbd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbda:	f7f3 fb67 	bl	80002ac <__adddf3>
 800cbde:	4604      	mov	r4, r0
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	460d      	mov	r5, r1
 800cbe4:	f7f3 fcae 	bl	8000544 <__aeabi_i2d>
 800cbe8:	a365      	add	r3, pc, #404	@ (adr r3, 800cd80 <_dtoa_r+0x2c0>)
 800cbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbee:	f7f3 fd13 	bl	8000618 <__aeabi_dmul>
 800cbf2:	4602      	mov	r2, r0
 800cbf4:	460b      	mov	r3, r1
 800cbf6:	4620      	mov	r0, r4
 800cbf8:	4629      	mov	r1, r5
 800cbfa:	f7f3 fb57 	bl	80002ac <__adddf3>
 800cbfe:	4604      	mov	r4, r0
 800cc00:	460d      	mov	r5, r1
 800cc02:	f7f3 ffb9 	bl	8000b78 <__aeabi_d2iz>
 800cc06:	2200      	movs	r2, #0
 800cc08:	4607      	mov	r7, r0
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	4620      	mov	r0, r4
 800cc0e:	4629      	mov	r1, r5
 800cc10:	f7f3 ff74 	bl	8000afc <__aeabi_dcmplt>
 800cc14:	b140      	cbz	r0, 800cc28 <_dtoa_r+0x168>
 800cc16:	4638      	mov	r0, r7
 800cc18:	f7f3 fc94 	bl	8000544 <__aeabi_i2d>
 800cc1c:	4622      	mov	r2, r4
 800cc1e:	462b      	mov	r3, r5
 800cc20:	f7f3 ff62 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc24:	b900      	cbnz	r0, 800cc28 <_dtoa_r+0x168>
 800cc26:	3f01      	subs	r7, #1
 800cc28:	2f16      	cmp	r7, #22
 800cc2a:	d851      	bhi.n	800ccd0 <_dtoa_r+0x210>
 800cc2c:	4b5b      	ldr	r3, [pc, #364]	@ (800cd9c <_dtoa_r+0x2dc>)
 800cc2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc3a:	f7f3 ff5f 	bl	8000afc <__aeabi_dcmplt>
 800cc3e:	2800      	cmp	r0, #0
 800cc40:	d048      	beq.n	800ccd4 <_dtoa_r+0x214>
 800cc42:	3f01      	subs	r7, #1
 800cc44:	2300      	movs	r3, #0
 800cc46:	9312      	str	r3, [sp, #72]	@ 0x48
 800cc48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cc4a:	1b9b      	subs	r3, r3, r6
 800cc4c:	1e5a      	subs	r2, r3, #1
 800cc4e:	bf44      	itt	mi
 800cc50:	f1c3 0801 	rsbmi	r8, r3, #1
 800cc54:	2300      	movmi	r3, #0
 800cc56:	9208      	str	r2, [sp, #32]
 800cc58:	bf54      	ite	pl
 800cc5a:	f04f 0800 	movpl.w	r8, #0
 800cc5e:	9308      	strmi	r3, [sp, #32]
 800cc60:	2f00      	cmp	r7, #0
 800cc62:	db39      	blt.n	800ccd8 <_dtoa_r+0x218>
 800cc64:	9b08      	ldr	r3, [sp, #32]
 800cc66:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cc68:	443b      	add	r3, r7
 800cc6a:	9308      	str	r3, [sp, #32]
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc72:	2b09      	cmp	r3, #9
 800cc74:	d864      	bhi.n	800cd40 <_dtoa_r+0x280>
 800cc76:	2b05      	cmp	r3, #5
 800cc78:	bfc4      	itt	gt
 800cc7a:	3b04      	subgt	r3, #4
 800cc7c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800cc7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc80:	f1a3 0302 	sub.w	r3, r3, #2
 800cc84:	bfcc      	ite	gt
 800cc86:	2400      	movgt	r4, #0
 800cc88:	2401      	movle	r4, #1
 800cc8a:	2b03      	cmp	r3, #3
 800cc8c:	d863      	bhi.n	800cd56 <_dtoa_r+0x296>
 800cc8e:	e8df f003 	tbb	[pc, r3]
 800cc92:	372a      	.short	0x372a
 800cc94:	5535      	.short	0x5535
 800cc96:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800cc9a:	441e      	add	r6, r3
 800cc9c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cca0:	2b20      	cmp	r3, #32
 800cca2:	bfc1      	itttt	gt
 800cca4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cca8:	409f      	lslgt	r7, r3
 800ccaa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ccae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ccb2:	bfd6      	itet	le
 800ccb4:	f1c3 0320 	rsble	r3, r3, #32
 800ccb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800ccbc:	fa04 f003 	lslle.w	r0, r4, r3
 800ccc0:	f7f3 fc30 	bl	8000524 <__aeabi_ui2d>
 800ccc4:	2201      	movs	r2, #1
 800ccc6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ccca:	3e01      	subs	r6, #1
 800cccc:	9214      	str	r2, [sp, #80]	@ 0x50
 800ccce:	e777      	b.n	800cbc0 <_dtoa_r+0x100>
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	e7b8      	b.n	800cc46 <_dtoa_r+0x186>
 800ccd4:	9012      	str	r0, [sp, #72]	@ 0x48
 800ccd6:	e7b7      	b.n	800cc48 <_dtoa_r+0x188>
 800ccd8:	427b      	negs	r3, r7
 800ccda:	930a      	str	r3, [sp, #40]	@ 0x28
 800ccdc:	2300      	movs	r3, #0
 800ccde:	eba8 0807 	sub.w	r8, r8, r7
 800cce2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cce4:	e7c4      	b.n	800cc70 <_dtoa_r+0x1b0>
 800cce6:	2300      	movs	r3, #0
 800cce8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	dc35      	bgt.n	800cd5c <_dtoa_r+0x29c>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	9300      	str	r3, [sp, #0]
 800ccf4:	9307      	str	r3, [sp, #28]
 800ccf6:	461a      	mov	r2, r3
 800ccf8:	920e      	str	r2, [sp, #56]	@ 0x38
 800ccfa:	e00b      	b.n	800cd14 <_dtoa_r+0x254>
 800ccfc:	2301      	movs	r3, #1
 800ccfe:	e7f3      	b.n	800cce8 <_dtoa_r+0x228>
 800cd00:	2300      	movs	r3, #0
 800cd02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd06:	18fb      	adds	r3, r7, r3
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	9307      	str	r3, [sp, #28]
 800cd10:	bfb8      	it	lt
 800cd12:	2301      	movlt	r3, #1
 800cd14:	f8db 001c 	ldr.w	r0, [fp, #28]
 800cd18:	2100      	movs	r1, #0
 800cd1a:	2204      	movs	r2, #4
 800cd1c:	f102 0514 	add.w	r5, r2, #20
 800cd20:	429d      	cmp	r5, r3
 800cd22:	d91f      	bls.n	800cd64 <_dtoa_r+0x2a4>
 800cd24:	6041      	str	r1, [r0, #4]
 800cd26:	4658      	mov	r0, fp
 800cd28:	f000 fcd8 	bl	800d6dc <_Balloc>
 800cd2c:	4682      	mov	sl, r0
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	d13c      	bne.n	800cdac <_dtoa_r+0x2ec>
 800cd32:	4b1b      	ldr	r3, [pc, #108]	@ (800cda0 <_dtoa_r+0x2e0>)
 800cd34:	4602      	mov	r2, r0
 800cd36:	f240 11af 	movw	r1, #431	@ 0x1af
 800cd3a:	e6d8      	b.n	800caee <_dtoa_r+0x2e>
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	e7e0      	b.n	800cd02 <_dtoa_r+0x242>
 800cd40:	2401      	movs	r4, #1
 800cd42:	2300      	movs	r3, #0
 800cd44:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd46:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cd48:	f04f 33ff 	mov.w	r3, #4294967295
 800cd4c:	9300      	str	r3, [sp, #0]
 800cd4e:	9307      	str	r3, [sp, #28]
 800cd50:	2200      	movs	r2, #0
 800cd52:	2312      	movs	r3, #18
 800cd54:	e7d0      	b.n	800ccf8 <_dtoa_r+0x238>
 800cd56:	2301      	movs	r3, #1
 800cd58:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd5a:	e7f5      	b.n	800cd48 <_dtoa_r+0x288>
 800cd5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd5e:	9300      	str	r3, [sp, #0]
 800cd60:	9307      	str	r3, [sp, #28]
 800cd62:	e7d7      	b.n	800cd14 <_dtoa_r+0x254>
 800cd64:	3101      	adds	r1, #1
 800cd66:	0052      	lsls	r2, r2, #1
 800cd68:	e7d8      	b.n	800cd1c <_dtoa_r+0x25c>
 800cd6a:	bf00      	nop
 800cd6c:	f3af 8000 	nop.w
 800cd70:	636f4361 	.word	0x636f4361
 800cd74:	3fd287a7 	.word	0x3fd287a7
 800cd78:	8b60c8b3 	.word	0x8b60c8b3
 800cd7c:	3fc68a28 	.word	0x3fc68a28
 800cd80:	509f79fb 	.word	0x509f79fb
 800cd84:	3fd34413 	.word	0x3fd34413
 800cd88:	0800edc5 	.word	0x0800edc5
 800cd8c:	0800ee7f 	.word	0x0800ee7f
 800cd90:	7ff00000 	.word	0x7ff00000
 800cd94:	0800eda2 	.word	0x0800eda2
 800cd98:	3ff80000 	.word	0x3ff80000
 800cd9c:	0800ef78 	.word	0x0800ef78
 800cda0:	0800eed7 	.word	0x0800eed7
 800cda4:	0800ee7b 	.word	0x0800ee7b
 800cda8:	0800eda1 	.word	0x0800eda1
 800cdac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cdb0:	6018      	str	r0, [r3, #0]
 800cdb2:	9b07      	ldr	r3, [sp, #28]
 800cdb4:	2b0e      	cmp	r3, #14
 800cdb6:	f200 80a4 	bhi.w	800cf02 <_dtoa_r+0x442>
 800cdba:	2c00      	cmp	r4, #0
 800cdbc:	f000 80a1 	beq.w	800cf02 <_dtoa_r+0x442>
 800cdc0:	2f00      	cmp	r7, #0
 800cdc2:	dd33      	ble.n	800ce2c <_dtoa_r+0x36c>
 800cdc4:	4bad      	ldr	r3, [pc, #692]	@ (800d07c <_dtoa_r+0x5bc>)
 800cdc6:	f007 020f 	and.w	r2, r7, #15
 800cdca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdce:	ed93 7b00 	vldr	d7, [r3]
 800cdd2:	05f8      	lsls	r0, r7, #23
 800cdd4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cdd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cddc:	d516      	bpl.n	800ce0c <_dtoa_r+0x34c>
 800cdde:	4ba8      	ldr	r3, [pc, #672]	@ (800d080 <_dtoa_r+0x5c0>)
 800cde0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cde4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cde8:	f7f3 fd40 	bl	800086c <__aeabi_ddiv>
 800cdec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdf0:	f004 040f 	and.w	r4, r4, #15
 800cdf4:	2603      	movs	r6, #3
 800cdf6:	4da2      	ldr	r5, [pc, #648]	@ (800d080 <_dtoa_r+0x5c0>)
 800cdf8:	b954      	cbnz	r4, 800ce10 <_dtoa_r+0x350>
 800cdfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cdfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce02:	f7f3 fd33 	bl	800086c <__aeabi_ddiv>
 800ce06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce0a:	e028      	b.n	800ce5e <_dtoa_r+0x39e>
 800ce0c:	2602      	movs	r6, #2
 800ce0e:	e7f2      	b.n	800cdf6 <_dtoa_r+0x336>
 800ce10:	07e1      	lsls	r1, r4, #31
 800ce12:	d508      	bpl.n	800ce26 <_dtoa_r+0x366>
 800ce14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce1c:	f7f3 fbfc 	bl	8000618 <__aeabi_dmul>
 800ce20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce24:	3601      	adds	r6, #1
 800ce26:	1064      	asrs	r4, r4, #1
 800ce28:	3508      	adds	r5, #8
 800ce2a:	e7e5      	b.n	800cdf8 <_dtoa_r+0x338>
 800ce2c:	f000 80d2 	beq.w	800cfd4 <_dtoa_r+0x514>
 800ce30:	427c      	negs	r4, r7
 800ce32:	4b92      	ldr	r3, [pc, #584]	@ (800d07c <_dtoa_r+0x5bc>)
 800ce34:	4d92      	ldr	r5, [pc, #584]	@ (800d080 <_dtoa_r+0x5c0>)
 800ce36:	f004 020f 	and.w	r2, r4, #15
 800ce3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce46:	f7f3 fbe7 	bl	8000618 <__aeabi_dmul>
 800ce4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce4e:	1124      	asrs	r4, r4, #4
 800ce50:	2300      	movs	r3, #0
 800ce52:	2602      	movs	r6, #2
 800ce54:	2c00      	cmp	r4, #0
 800ce56:	f040 80b2 	bne.w	800cfbe <_dtoa_r+0x4fe>
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d1d3      	bne.n	800ce06 <_dtoa_r+0x346>
 800ce5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ce60:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	f000 80b7 	beq.w	800cfd8 <_dtoa_r+0x518>
 800ce6a:	4b86      	ldr	r3, [pc, #536]	@ (800d084 <_dtoa_r+0x5c4>)
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	4620      	mov	r0, r4
 800ce70:	4629      	mov	r1, r5
 800ce72:	f7f3 fe43 	bl	8000afc <__aeabi_dcmplt>
 800ce76:	2800      	cmp	r0, #0
 800ce78:	f000 80ae 	beq.w	800cfd8 <_dtoa_r+0x518>
 800ce7c:	9b07      	ldr	r3, [sp, #28]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	f000 80aa 	beq.w	800cfd8 <_dtoa_r+0x518>
 800ce84:	9b00      	ldr	r3, [sp, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	dd37      	ble.n	800cefa <_dtoa_r+0x43a>
 800ce8a:	1e7b      	subs	r3, r7, #1
 800ce8c:	9304      	str	r3, [sp, #16]
 800ce8e:	4620      	mov	r0, r4
 800ce90:	4b7d      	ldr	r3, [pc, #500]	@ (800d088 <_dtoa_r+0x5c8>)
 800ce92:	2200      	movs	r2, #0
 800ce94:	4629      	mov	r1, r5
 800ce96:	f7f3 fbbf 	bl	8000618 <__aeabi_dmul>
 800ce9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce9e:	9c00      	ldr	r4, [sp, #0]
 800cea0:	3601      	adds	r6, #1
 800cea2:	4630      	mov	r0, r6
 800cea4:	f7f3 fb4e 	bl	8000544 <__aeabi_i2d>
 800cea8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ceac:	f7f3 fbb4 	bl	8000618 <__aeabi_dmul>
 800ceb0:	4b76      	ldr	r3, [pc, #472]	@ (800d08c <_dtoa_r+0x5cc>)
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	f7f3 f9fa 	bl	80002ac <__adddf3>
 800ceb8:	4605      	mov	r5, r0
 800ceba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cebe:	2c00      	cmp	r4, #0
 800cec0:	f040 808d 	bne.w	800cfde <_dtoa_r+0x51e>
 800cec4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cec8:	4b71      	ldr	r3, [pc, #452]	@ (800d090 <_dtoa_r+0x5d0>)
 800ceca:	2200      	movs	r2, #0
 800cecc:	f7f3 f9ec 	bl	80002a8 <__aeabi_dsub>
 800ced0:	4602      	mov	r2, r0
 800ced2:	460b      	mov	r3, r1
 800ced4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ced8:	462a      	mov	r2, r5
 800ceda:	4633      	mov	r3, r6
 800cedc:	f7f3 fe2c 	bl	8000b38 <__aeabi_dcmpgt>
 800cee0:	2800      	cmp	r0, #0
 800cee2:	f040 828b 	bne.w	800d3fc <_dtoa_r+0x93c>
 800cee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ceea:	462a      	mov	r2, r5
 800ceec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cef0:	f7f3 fe04 	bl	8000afc <__aeabi_dcmplt>
 800cef4:	2800      	cmp	r0, #0
 800cef6:	f040 8128 	bne.w	800d14a <_dtoa_r+0x68a>
 800cefa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cefe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cf02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	f2c0 815a 	blt.w	800d1be <_dtoa_r+0x6fe>
 800cf0a:	2f0e      	cmp	r7, #14
 800cf0c:	f300 8157 	bgt.w	800d1be <_dtoa_r+0x6fe>
 800cf10:	4b5a      	ldr	r3, [pc, #360]	@ (800d07c <_dtoa_r+0x5bc>)
 800cf12:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cf16:	ed93 7b00 	vldr	d7, [r3]
 800cf1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	ed8d 7b00 	vstr	d7, [sp]
 800cf22:	da03      	bge.n	800cf2c <_dtoa_r+0x46c>
 800cf24:	9b07      	ldr	r3, [sp, #28]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	f340 8101 	ble.w	800d12e <_dtoa_r+0x66e>
 800cf2c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cf30:	4656      	mov	r6, sl
 800cf32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf36:	4620      	mov	r0, r4
 800cf38:	4629      	mov	r1, r5
 800cf3a:	f7f3 fc97 	bl	800086c <__aeabi_ddiv>
 800cf3e:	f7f3 fe1b 	bl	8000b78 <__aeabi_d2iz>
 800cf42:	4680      	mov	r8, r0
 800cf44:	f7f3 fafe 	bl	8000544 <__aeabi_i2d>
 800cf48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf4c:	f7f3 fb64 	bl	8000618 <__aeabi_dmul>
 800cf50:	4602      	mov	r2, r0
 800cf52:	460b      	mov	r3, r1
 800cf54:	4620      	mov	r0, r4
 800cf56:	4629      	mov	r1, r5
 800cf58:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cf5c:	f7f3 f9a4 	bl	80002a8 <__aeabi_dsub>
 800cf60:	f806 4b01 	strb.w	r4, [r6], #1
 800cf64:	9d07      	ldr	r5, [sp, #28]
 800cf66:	eba6 040a 	sub.w	r4, r6, sl
 800cf6a:	42a5      	cmp	r5, r4
 800cf6c:	4602      	mov	r2, r0
 800cf6e:	460b      	mov	r3, r1
 800cf70:	f040 8117 	bne.w	800d1a2 <_dtoa_r+0x6e2>
 800cf74:	f7f3 f99a 	bl	80002ac <__adddf3>
 800cf78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf7c:	4604      	mov	r4, r0
 800cf7e:	460d      	mov	r5, r1
 800cf80:	f7f3 fdda 	bl	8000b38 <__aeabi_dcmpgt>
 800cf84:	2800      	cmp	r0, #0
 800cf86:	f040 80f9 	bne.w	800d17c <_dtoa_r+0x6bc>
 800cf8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf8e:	4620      	mov	r0, r4
 800cf90:	4629      	mov	r1, r5
 800cf92:	f7f3 fda9 	bl	8000ae8 <__aeabi_dcmpeq>
 800cf96:	b118      	cbz	r0, 800cfa0 <_dtoa_r+0x4e0>
 800cf98:	f018 0f01 	tst.w	r8, #1
 800cf9c:	f040 80ee 	bne.w	800d17c <_dtoa_r+0x6bc>
 800cfa0:	4649      	mov	r1, r9
 800cfa2:	4658      	mov	r0, fp
 800cfa4:	f000 fbda 	bl	800d75c <_Bfree>
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	7033      	strb	r3, [r6, #0]
 800cfac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cfae:	3701      	adds	r7, #1
 800cfb0:	601f      	str	r7, [r3, #0]
 800cfb2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	f000 831d 	beq.w	800d5f4 <_dtoa_r+0xb34>
 800cfba:	601e      	str	r6, [r3, #0]
 800cfbc:	e31a      	b.n	800d5f4 <_dtoa_r+0xb34>
 800cfbe:	07e2      	lsls	r2, r4, #31
 800cfc0:	d505      	bpl.n	800cfce <_dtoa_r+0x50e>
 800cfc2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cfc6:	f7f3 fb27 	bl	8000618 <__aeabi_dmul>
 800cfca:	3601      	adds	r6, #1
 800cfcc:	2301      	movs	r3, #1
 800cfce:	1064      	asrs	r4, r4, #1
 800cfd0:	3508      	adds	r5, #8
 800cfd2:	e73f      	b.n	800ce54 <_dtoa_r+0x394>
 800cfd4:	2602      	movs	r6, #2
 800cfd6:	e742      	b.n	800ce5e <_dtoa_r+0x39e>
 800cfd8:	9c07      	ldr	r4, [sp, #28]
 800cfda:	9704      	str	r7, [sp, #16]
 800cfdc:	e761      	b.n	800cea2 <_dtoa_r+0x3e2>
 800cfde:	4b27      	ldr	r3, [pc, #156]	@ (800d07c <_dtoa_r+0x5bc>)
 800cfe0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cfe2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cfe6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cfea:	4454      	add	r4, sl
 800cfec:	2900      	cmp	r1, #0
 800cfee:	d053      	beq.n	800d098 <_dtoa_r+0x5d8>
 800cff0:	4928      	ldr	r1, [pc, #160]	@ (800d094 <_dtoa_r+0x5d4>)
 800cff2:	2000      	movs	r0, #0
 800cff4:	f7f3 fc3a 	bl	800086c <__aeabi_ddiv>
 800cff8:	4633      	mov	r3, r6
 800cffa:	462a      	mov	r2, r5
 800cffc:	f7f3 f954 	bl	80002a8 <__aeabi_dsub>
 800d000:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d004:	4656      	mov	r6, sl
 800d006:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d00a:	f7f3 fdb5 	bl	8000b78 <__aeabi_d2iz>
 800d00e:	4605      	mov	r5, r0
 800d010:	f7f3 fa98 	bl	8000544 <__aeabi_i2d>
 800d014:	4602      	mov	r2, r0
 800d016:	460b      	mov	r3, r1
 800d018:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d01c:	f7f3 f944 	bl	80002a8 <__aeabi_dsub>
 800d020:	3530      	adds	r5, #48	@ 0x30
 800d022:	4602      	mov	r2, r0
 800d024:	460b      	mov	r3, r1
 800d026:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d02a:	f806 5b01 	strb.w	r5, [r6], #1
 800d02e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d032:	f7f3 fd63 	bl	8000afc <__aeabi_dcmplt>
 800d036:	2800      	cmp	r0, #0
 800d038:	d171      	bne.n	800d11e <_dtoa_r+0x65e>
 800d03a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d03e:	4911      	ldr	r1, [pc, #68]	@ (800d084 <_dtoa_r+0x5c4>)
 800d040:	2000      	movs	r0, #0
 800d042:	f7f3 f931 	bl	80002a8 <__aeabi_dsub>
 800d046:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d04a:	f7f3 fd57 	bl	8000afc <__aeabi_dcmplt>
 800d04e:	2800      	cmp	r0, #0
 800d050:	f040 8095 	bne.w	800d17e <_dtoa_r+0x6be>
 800d054:	42a6      	cmp	r6, r4
 800d056:	f43f af50 	beq.w	800cefa <_dtoa_r+0x43a>
 800d05a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d05e:	4b0a      	ldr	r3, [pc, #40]	@ (800d088 <_dtoa_r+0x5c8>)
 800d060:	2200      	movs	r2, #0
 800d062:	f7f3 fad9 	bl	8000618 <__aeabi_dmul>
 800d066:	4b08      	ldr	r3, [pc, #32]	@ (800d088 <_dtoa_r+0x5c8>)
 800d068:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d06c:	2200      	movs	r2, #0
 800d06e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d072:	f7f3 fad1 	bl	8000618 <__aeabi_dmul>
 800d076:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d07a:	e7c4      	b.n	800d006 <_dtoa_r+0x546>
 800d07c:	0800ef78 	.word	0x0800ef78
 800d080:	0800ef50 	.word	0x0800ef50
 800d084:	3ff00000 	.word	0x3ff00000
 800d088:	40240000 	.word	0x40240000
 800d08c:	401c0000 	.word	0x401c0000
 800d090:	40140000 	.word	0x40140000
 800d094:	3fe00000 	.word	0x3fe00000
 800d098:	4631      	mov	r1, r6
 800d09a:	4628      	mov	r0, r5
 800d09c:	f7f3 fabc 	bl	8000618 <__aeabi_dmul>
 800d0a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d0a4:	9415      	str	r4, [sp, #84]	@ 0x54
 800d0a6:	4656      	mov	r6, sl
 800d0a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0ac:	f7f3 fd64 	bl	8000b78 <__aeabi_d2iz>
 800d0b0:	4605      	mov	r5, r0
 800d0b2:	f7f3 fa47 	bl	8000544 <__aeabi_i2d>
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0be:	f7f3 f8f3 	bl	80002a8 <__aeabi_dsub>
 800d0c2:	3530      	adds	r5, #48	@ 0x30
 800d0c4:	f806 5b01 	strb.w	r5, [r6], #1
 800d0c8:	4602      	mov	r2, r0
 800d0ca:	460b      	mov	r3, r1
 800d0cc:	42a6      	cmp	r6, r4
 800d0ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d0d2:	f04f 0200 	mov.w	r2, #0
 800d0d6:	d124      	bne.n	800d122 <_dtoa_r+0x662>
 800d0d8:	4bac      	ldr	r3, [pc, #688]	@ (800d38c <_dtoa_r+0x8cc>)
 800d0da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d0de:	f7f3 f8e5 	bl	80002ac <__adddf3>
 800d0e2:	4602      	mov	r2, r0
 800d0e4:	460b      	mov	r3, r1
 800d0e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0ea:	f7f3 fd25 	bl	8000b38 <__aeabi_dcmpgt>
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	d145      	bne.n	800d17e <_dtoa_r+0x6be>
 800d0f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d0f6:	49a5      	ldr	r1, [pc, #660]	@ (800d38c <_dtoa_r+0x8cc>)
 800d0f8:	2000      	movs	r0, #0
 800d0fa:	f7f3 f8d5 	bl	80002a8 <__aeabi_dsub>
 800d0fe:	4602      	mov	r2, r0
 800d100:	460b      	mov	r3, r1
 800d102:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d106:	f7f3 fcf9 	bl	8000afc <__aeabi_dcmplt>
 800d10a:	2800      	cmp	r0, #0
 800d10c:	f43f aef5 	beq.w	800cefa <_dtoa_r+0x43a>
 800d110:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d112:	1e73      	subs	r3, r6, #1
 800d114:	9315      	str	r3, [sp, #84]	@ 0x54
 800d116:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d11a:	2b30      	cmp	r3, #48	@ 0x30
 800d11c:	d0f8      	beq.n	800d110 <_dtoa_r+0x650>
 800d11e:	9f04      	ldr	r7, [sp, #16]
 800d120:	e73e      	b.n	800cfa0 <_dtoa_r+0x4e0>
 800d122:	4b9b      	ldr	r3, [pc, #620]	@ (800d390 <_dtoa_r+0x8d0>)
 800d124:	f7f3 fa78 	bl	8000618 <__aeabi_dmul>
 800d128:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d12c:	e7bc      	b.n	800d0a8 <_dtoa_r+0x5e8>
 800d12e:	d10c      	bne.n	800d14a <_dtoa_r+0x68a>
 800d130:	4b98      	ldr	r3, [pc, #608]	@ (800d394 <_dtoa_r+0x8d4>)
 800d132:	2200      	movs	r2, #0
 800d134:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d138:	f7f3 fa6e 	bl	8000618 <__aeabi_dmul>
 800d13c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d140:	f7f3 fcf0 	bl	8000b24 <__aeabi_dcmpge>
 800d144:	2800      	cmp	r0, #0
 800d146:	f000 8157 	beq.w	800d3f8 <_dtoa_r+0x938>
 800d14a:	2400      	movs	r4, #0
 800d14c:	4625      	mov	r5, r4
 800d14e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d150:	43db      	mvns	r3, r3
 800d152:	9304      	str	r3, [sp, #16]
 800d154:	4656      	mov	r6, sl
 800d156:	2700      	movs	r7, #0
 800d158:	4621      	mov	r1, r4
 800d15a:	4658      	mov	r0, fp
 800d15c:	f000 fafe 	bl	800d75c <_Bfree>
 800d160:	2d00      	cmp	r5, #0
 800d162:	d0dc      	beq.n	800d11e <_dtoa_r+0x65e>
 800d164:	b12f      	cbz	r7, 800d172 <_dtoa_r+0x6b2>
 800d166:	42af      	cmp	r7, r5
 800d168:	d003      	beq.n	800d172 <_dtoa_r+0x6b2>
 800d16a:	4639      	mov	r1, r7
 800d16c:	4658      	mov	r0, fp
 800d16e:	f000 faf5 	bl	800d75c <_Bfree>
 800d172:	4629      	mov	r1, r5
 800d174:	4658      	mov	r0, fp
 800d176:	f000 faf1 	bl	800d75c <_Bfree>
 800d17a:	e7d0      	b.n	800d11e <_dtoa_r+0x65e>
 800d17c:	9704      	str	r7, [sp, #16]
 800d17e:	4633      	mov	r3, r6
 800d180:	461e      	mov	r6, r3
 800d182:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d186:	2a39      	cmp	r2, #57	@ 0x39
 800d188:	d107      	bne.n	800d19a <_dtoa_r+0x6da>
 800d18a:	459a      	cmp	sl, r3
 800d18c:	d1f8      	bne.n	800d180 <_dtoa_r+0x6c0>
 800d18e:	9a04      	ldr	r2, [sp, #16]
 800d190:	3201      	adds	r2, #1
 800d192:	9204      	str	r2, [sp, #16]
 800d194:	2230      	movs	r2, #48	@ 0x30
 800d196:	f88a 2000 	strb.w	r2, [sl]
 800d19a:	781a      	ldrb	r2, [r3, #0]
 800d19c:	3201      	adds	r2, #1
 800d19e:	701a      	strb	r2, [r3, #0]
 800d1a0:	e7bd      	b.n	800d11e <_dtoa_r+0x65e>
 800d1a2:	4b7b      	ldr	r3, [pc, #492]	@ (800d390 <_dtoa_r+0x8d0>)
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	f7f3 fa37 	bl	8000618 <__aeabi_dmul>
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	4604      	mov	r4, r0
 800d1b0:	460d      	mov	r5, r1
 800d1b2:	f7f3 fc99 	bl	8000ae8 <__aeabi_dcmpeq>
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	f43f aebb 	beq.w	800cf32 <_dtoa_r+0x472>
 800d1bc:	e6f0      	b.n	800cfa0 <_dtoa_r+0x4e0>
 800d1be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d1c0:	2a00      	cmp	r2, #0
 800d1c2:	f000 80db 	beq.w	800d37c <_dtoa_r+0x8bc>
 800d1c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d1c8:	2a01      	cmp	r2, #1
 800d1ca:	f300 80bf 	bgt.w	800d34c <_dtoa_r+0x88c>
 800d1ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d1d0:	2a00      	cmp	r2, #0
 800d1d2:	f000 80b7 	beq.w	800d344 <_dtoa_r+0x884>
 800d1d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d1da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d1dc:	4646      	mov	r6, r8
 800d1de:	9a08      	ldr	r2, [sp, #32]
 800d1e0:	2101      	movs	r1, #1
 800d1e2:	441a      	add	r2, r3
 800d1e4:	4658      	mov	r0, fp
 800d1e6:	4498      	add	r8, r3
 800d1e8:	9208      	str	r2, [sp, #32]
 800d1ea:	f000 fb6b 	bl	800d8c4 <__i2b>
 800d1ee:	4605      	mov	r5, r0
 800d1f0:	b15e      	cbz	r6, 800d20a <_dtoa_r+0x74a>
 800d1f2:	9b08      	ldr	r3, [sp, #32]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	dd08      	ble.n	800d20a <_dtoa_r+0x74a>
 800d1f8:	42b3      	cmp	r3, r6
 800d1fa:	9a08      	ldr	r2, [sp, #32]
 800d1fc:	bfa8      	it	ge
 800d1fe:	4633      	movge	r3, r6
 800d200:	eba8 0803 	sub.w	r8, r8, r3
 800d204:	1af6      	subs	r6, r6, r3
 800d206:	1ad3      	subs	r3, r2, r3
 800d208:	9308      	str	r3, [sp, #32]
 800d20a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d20c:	b1f3      	cbz	r3, 800d24c <_dtoa_r+0x78c>
 800d20e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d210:	2b00      	cmp	r3, #0
 800d212:	f000 80b7 	beq.w	800d384 <_dtoa_r+0x8c4>
 800d216:	b18c      	cbz	r4, 800d23c <_dtoa_r+0x77c>
 800d218:	4629      	mov	r1, r5
 800d21a:	4622      	mov	r2, r4
 800d21c:	4658      	mov	r0, fp
 800d21e:	f000 fc11 	bl	800da44 <__pow5mult>
 800d222:	464a      	mov	r2, r9
 800d224:	4601      	mov	r1, r0
 800d226:	4605      	mov	r5, r0
 800d228:	4658      	mov	r0, fp
 800d22a:	f000 fb61 	bl	800d8f0 <__multiply>
 800d22e:	4649      	mov	r1, r9
 800d230:	9004      	str	r0, [sp, #16]
 800d232:	4658      	mov	r0, fp
 800d234:	f000 fa92 	bl	800d75c <_Bfree>
 800d238:	9b04      	ldr	r3, [sp, #16]
 800d23a:	4699      	mov	r9, r3
 800d23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d23e:	1b1a      	subs	r2, r3, r4
 800d240:	d004      	beq.n	800d24c <_dtoa_r+0x78c>
 800d242:	4649      	mov	r1, r9
 800d244:	4658      	mov	r0, fp
 800d246:	f000 fbfd 	bl	800da44 <__pow5mult>
 800d24a:	4681      	mov	r9, r0
 800d24c:	2101      	movs	r1, #1
 800d24e:	4658      	mov	r0, fp
 800d250:	f000 fb38 	bl	800d8c4 <__i2b>
 800d254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d256:	4604      	mov	r4, r0
 800d258:	2b00      	cmp	r3, #0
 800d25a:	f000 81cf 	beq.w	800d5fc <_dtoa_r+0xb3c>
 800d25e:	461a      	mov	r2, r3
 800d260:	4601      	mov	r1, r0
 800d262:	4658      	mov	r0, fp
 800d264:	f000 fbee 	bl	800da44 <__pow5mult>
 800d268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d26a:	2b01      	cmp	r3, #1
 800d26c:	4604      	mov	r4, r0
 800d26e:	f300 8095 	bgt.w	800d39c <_dtoa_r+0x8dc>
 800d272:	9b02      	ldr	r3, [sp, #8]
 800d274:	2b00      	cmp	r3, #0
 800d276:	f040 8087 	bne.w	800d388 <_dtoa_r+0x8c8>
 800d27a:	9b03      	ldr	r3, [sp, #12]
 800d27c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d280:	2b00      	cmp	r3, #0
 800d282:	f040 8089 	bne.w	800d398 <_dtoa_r+0x8d8>
 800d286:	9b03      	ldr	r3, [sp, #12]
 800d288:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d28c:	0d1b      	lsrs	r3, r3, #20
 800d28e:	051b      	lsls	r3, r3, #20
 800d290:	b12b      	cbz	r3, 800d29e <_dtoa_r+0x7de>
 800d292:	9b08      	ldr	r3, [sp, #32]
 800d294:	3301      	adds	r3, #1
 800d296:	9308      	str	r3, [sp, #32]
 800d298:	f108 0801 	add.w	r8, r8, #1
 800d29c:	2301      	movs	r3, #1
 800d29e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	f000 81b0 	beq.w	800d608 <_dtoa_r+0xb48>
 800d2a8:	6923      	ldr	r3, [r4, #16]
 800d2aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d2ae:	6918      	ldr	r0, [r3, #16]
 800d2b0:	f000 fabc 	bl	800d82c <__hi0bits>
 800d2b4:	f1c0 0020 	rsb	r0, r0, #32
 800d2b8:	9b08      	ldr	r3, [sp, #32]
 800d2ba:	4418      	add	r0, r3
 800d2bc:	f010 001f 	ands.w	r0, r0, #31
 800d2c0:	d077      	beq.n	800d3b2 <_dtoa_r+0x8f2>
 800d2c2:	f1c0 0320 	rsb	r3, r0, #32
 800d2c6:	2b04      	cmp	r3, #4
 800d2c8:	dd6b      	ble.n	800d3a2 <_dtoa_r+0x8e2>
 800d2ca:	9b08      	ldr	r3, [sp, #32]
 800d2cc:	f1c0 001c 	rsb	r0, r0, #28
 800d2d0:	4403      	add	r3, r0
 800d2d2:	4480      	add	r8, r0
 800d2d4:	4406      	add	r6, r0
 800d2d6:	9308      	str	r3, [sp, #32]
 800d2d8:	f1b8 0f00 	cmp.w	r8, #0
 800d2dc:	dd05      	ble.n	800d2ea <_dtoa_r+0x82a>
 800d2de:	4649      	mov	r1, r9
 800d2e0:	4642      	mov	r2, r8
 800d2e2:	4658      	mov	r0, fp
 800d2e4:	f000 fc08 	bl	800daf8 <__lshift>
 800d2e8:	4681      	mov	r9, r0
 800d2ea:	9b08      	ldr	r3, [sp, #32]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	dd05      	ble.n	800d2fc <_dtoa_r+0x83c>
 800d2f0:	4621      	mov	r1, r4
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	4658      	mov	r0, fp
 800d2f6:	f000 fbff 	bl	800daf8 <__lshift>
 800d2fa:	4604      	mov	r4, r0
 800d2fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d059      	beq.n	800d3b6 <_dtoa_r+0x8f6>
 800d302:	4621      	mov	r1, r4
 800d304:	4648      	mov	r0, r9
 800d306:	f000 fc63 	bl	800dbd0 <__mcmp>
 800d30a:	2800      	cmp	r0, #0
 800d30c:	da53      	bge.n	800d3b6 <_dtoa_r+0x8f6>
 800d30e:	1e7b      	subs	r3, r7, #1
 800d310:	9304      	str	r3, [sp, #16]
 800d312:	4649      	mov	r1, r9
 800d314:	2300      	movs	r3, #0
 800d316:	220a      	movs	r2, #10
 800d318:	4658      	mov	r0, fp
 800d31a:	f000 fa41 	bl	800d7a0 <__multadd>
 800d31e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d320:	4681      	mov	r9, r0
 800d322:	2b00      	cmp	r3, #0
 800d324:	f000 8172 	beq.w	800d60c <_dtoa_r+0xb4c>
 800d328:	2300      	movs	r3, #0
 800d32a:	4629      	mov	r1, r5
 800d32c:	220a      	movs	r2, #10
 800d32e:	4658      	mov	r0, fp
 800d330:	f000 fa36 	bl	800d7a0 <__multadd>
 800d334:	9b00      	ldr	r3, [sp, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	4605      	mov	r5, r0
 800d33a:	dc67      	bgt.n	800d40c <_dtoa_r+0x94c>
 800d33c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d33e:	2b02      	cmp	r3, #2
 800d340:	dc41      	bgt.n	800d3c6 <_dtoa_r+0x906>
 800d342:	e063      	b.n	800d40c <_dtoa_r+0x94c>
 800d344:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d346:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d34a:	e746      	b.n	800d1da <_dtoa_r+0x71a>
 800d34c:	9b07      	ldr	r3, [sp, #28]
 800d34e:	1e5c      	subs	r4, r3, #1
 800d350:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d352:	42a3      	cmp	r3, r4
 800d354:	bfbf      	itttt	lt
 800d356:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d358:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d35a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d35c:	1ae3      	sublt	r3, r4, r3
 800d35e:	bfb4      	ite	lt
 800d360:	18d2      	addlt	r2, r2, r3
 800d362:	1b1c      	subge	r4, r3, r4
 800d364:	9b07      	ldr	r3, [sp, #28]
 800d366:	bfbc      	itt	lt
 800d368:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d36a:	2400      	movlt	r4, #0
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	bfb5      	itete	lt
 800d370:	eba8 0603 	sublt.w	r6, r8, r3
 800d374:	9b07      	ldrge	r3, [sp, #28]
 800d376:	2300      	movlt	r3, #0
 800d378:	4646      	movge	r6, r8
 800d37a:	e730      	b.n	800d1de <_dtoa_r+0x71e>
 800d37c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d37e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d380:	4646      	mov	r6, r8
 800d382:	e735      	b.n	800d1f0 <_dtoa_r+0x730>
 800d384:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d386:	e75c      	b.n	800d242 <_dtoa_r+0x782>
 800d388:	2300      	movs	r3, #0
 800d38a:	e788      	b.n	800d29e <_dtoa_r+0x7de>
 800d38c:	3fe00000 	.word	0x3fe00000
 800d390:	40240000 	.word	0x40240000
 800d394:	40140000 	.word	0x40140000
 800d398:	9b02      	ldr	r3, [sp, #8]
 800d39a:	e780      	b.n	800d29e <_dtoa_r+0x7de>
 800d39c:	2300      	movs	r3, #0
 800d39e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d3a0:	e782      	b.n	800d2a8 <_dtoa_r+0x7e8>
 800d3a2:	d099      	beq.n	800d2d8 <_dtoa_r+0x818>
 800d3a4:	9a08      	ldr	r2, [sp, #32]
 800d3a6:	331c      	adds	r3, #28
 800d3a8:	441a      	add	r2, r3
 800d3aa:	4498      	add	r8, r3
 800d3ac:	441e      	add	r6, r3
 800d3ae:	9208      	str	r2, [sp, #32]
 800d3b0:	e792      	b.n	800d2d8 <_dtoa_r+0x818>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	e7f6      	b.n	800d3a4 <_dtoa_r+0x8e4>
 800d3b6:	9b07      	ldr	r3, [sp, #28]
 800d3b8:	9704      	str	r7, [sp, #16]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	dc20      	bgt.n	800d400 <_dtoa_r+0x940>
 800d3be:	9300      	str	r3, [sp, #0]
 800d3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3c2:	2b02      	cmp	r3, #2
 800d3c4:	dd1e      	ble.n	800d404 <_dtoa_r+0x944>
 800d3c6:	9b00      	ldr	r3, [sp, #0]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	f47f aec0 	bne.w	800d14e <_dtoa_r+0x68e>
 800d3ce:	4621      	mov	r1, r4
 800d3d0:	2205      	movs	r2, #5
 800d3d2:	4658      	mov	r0, fp
 800d3d4:	f000 f9e4 	bl	800d7a0 <__multadd>
 800d3d8:	4601      	mov	r1, r0
 800d3da:	4604      	mov	r4, r0
 800d3dc:	4648      	mov	r0, r9
 800d3de:	f000 fbf7 	bl	800dbd0 <__mcmp>
 800d3e2:	2800      	cmp	r0, #0
 800d3e4:	f77f aeb3 	ble.w	800d14e <_dtoa_r+0x68e>
 800d3e8:	4656      	mov	r6, sl
 800d3ea:	2331      	movs	r3, #49	@ 0x31
 800d3ec:	f806 3b01 	strb.w	r3, [r6], #1
 800d3f0:	9b04      	ldr	r3, [sp, #16]
 800d3f2:	3301      	adds	r3, #1
 800d3f4:	9304      	str	r3, [sp, #16]
 800d3f6:	e6ae      	b.n	800d156 <_dtoa_r+0x696>
 800d3f8:	9c07      	ldr	r4, [sp, #28]
 800d3fa:	9704      	str	r7, [sp, #16]
 800d3fc:	4625      	mov	r5, r4
 800d3fe:	e7f3      	b.n	800d3e8 <_dtoa_r+0x928>
 800d400:	9b07      	ldr	r3, [sp, #28]
 800d402:	9300      	str	r3, [sp, #0]
 800d404:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d406:	2b00      	cmp	r3, #0
 800d408:	f000 8104 	beq.w	800d614 <_dtoa_r+0xb54>
 800d40c:	2e00      	cmp	r6, #0
 800d40e:	dd05      	ble.n	800d41c <_dtoa_r+0x95c>
 800d410:	4629      	mov	r1, r5
 800d412:	4632      	mov	r2, r6
 800d414:	4658      	mov	r0, fp
 800d416:	f000 fb6f 	bl	800daf8 <__lshift>
 800d41a:	4605      	mov	r5, r0
 800d41c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d05a      	beq.n	800d4d8 <_dtoa_r+0xa18>
 800d422:	6869      	ldr	r1, [r5, #4]
 800d424:	4658      	mov	r0, fp
 800d426:	f000 f959 	bl	800d6dc <_Balloc>
 800d42a:	4606      	mov	r6, r0
 800d42c:	b928      	cbnz	r0, 800d43a <_dtoa_r+0x97a>
 800d42e:	4b84      	ldr	r3, [pc, #528]	@ (800d640 <_dtoa_r+0xb80>)
 800d430:	4602      	mov	r2, r0
 800d432:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d436:	f7ff bb5a 	b.w	800caee <_dtoa_r+0x2e>
 800d43a:	692a      	ldr	r2, [r5, #16]
 800d43c:	3202      	adds	r2, #2
 800d43e:	0092      	lsls	r2, r2, #2
 800d440:	f105 010c 	add.w	r1, r5, #12
 800d444:	300c      	adds	r0, #12
 800d446:	f7ff fa84 	bl	800c952 <memcpy>
 800d44a:	2201      	movs	r2, #1
 800d44c:	4631      	mov	r1, r6
 800d44e:	4658      	mov	r0, fp
 800d450:	f000 fb52 	bl	800daf8 <__lshift>
 800d454:	f10a 0301 	add.w	r3, sl, #1
 800d458:	9307      	str	r3, [sp, #28]
 800d45a:	9b00      	ldr	r3, [sp, #0]
 800d45c:	4453      	add	r3, sl
 800d45e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d460:	9b02      	ldr	r3, [sp, #8]
 800d462:	f003 0301 	and.w	r3, r3, #1
 800d466:	462f      	mov	r7, r5
 800d468:	930a      	str	r3, [sp, #40]	@ 0x28
 800d46a:	4605      	mov	r5, r0
 800d46c:	9b07      	ldr	r3, [sp, #28]
 800d46e:	4621      	mov	r1, r4
 800d470:	3b01      	subs	r3, #1
 800d472:	4648      	mov	r0, r9
 800d474:	9300      	str	r3, [sp, #0]
 800d476:	f7ff fa99 	bl	800c9ac <quorem>
 800d47a:	4639      	mov	r1, r7
 800d47c:	9002      	str	r0, [sp, #8]
 800d47e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d482:	4648      	mov	r0, r9
 800d484:	f000 fba4 	bl	800dbd0 <__mcmp>
 800d488:	462a      	mov	r2, r5
 800d48a:	9008      	str	r0, [sp, #32]
 800d48c:	4621      	mov	r1, r4
 800d48e:	4658      	mov	r0, fp
 800d490:	f000 fbba 	bl	800dc08 <__mdiff>
 800d494:	68c2      	ldr	r2, [r0, #12]
 800d496:	4606      	mov	r6, r0
 800d498:	bb02      	cbnz	r2, 800d4dc <_dtoa_r+0xa1c>
 800d49a:	4601      	mov	r1, r0
 800d49c:	4648      	mov	r0, r9
 800d49e:	f000 fb97 	bl	800dbd0 <__mcmp>
 800d4a2:	4602      	mov	r2, r0
 800d4a4:	4631      	mov	r1, r6
 800d4a6:	4658      	mov	r0, fp
 800d4a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800d4aa:	f000 f957 	bl	800d75c <_Bfree>
 800d4ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d4b2:	9e07      	ldr	r6, [sp, #28]
 800d4b4:	ea43 0102 	orr.w	r1, r3, r2
 800d4b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4ba:	4319      	orrs	r1, r3
 800d4bc:	d110      	bne.n	800d4e0 <_dtoa_r+0xa20>
 800d4be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d4c2:	d029      	beq.n	800d518 <_dtoa_r+0xa58>
 800d4c4:	9b08      	ldr	r3, [sp, #32]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	dd02      	ble.n	800d4d0 <_dtoa_r+0xa10>
 800d4ca:	9b02      	ldr	r3, [sp, #8]
 800d4cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d4d0:	9b00      	ldr	r3, [sp, #0]
 800d4d2:	f883 8000 	strb.w	r8, [r3]
 800d4d6:	e63f      	b.n	800d158 <_dtoa_r+0x698>
 800d4d8:	4628      	mov	r0, r5
 800d4da:	e7bb      	b.n	800d454 <_dtoa_r+0x994>
 800d4dc:	2201      	movs	r2, #1
 800d4de:	e7e1      	b.n	800d4a4 <_dtoa_r+0x9e4>
 800d4e0:	9b08      	ldr	r3, [sp, #32]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	db04      	blt.n	800d4f0 <_dtoa_r+0xa30>
 800d4e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d4e8:	430b      	orrs	r3, r1
 800d4ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4ec:	430b      	orrs	r3, r1
 800d4ee:	d120      	bne.n	800d532 <_dtoa_r+0xa72>
 800d4f0:	2a00      	cmp	r2, #0
 800d4f2:	dded      	ble.n	800d4d0 <_dtoa_r+0xa10>
 800d4f4:	4649      	mov	r1, r9
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	4658      	mov	r0, fp
 800d4fa:	f000 fafd 	bl	800daf8 <__lshift>
 800d4fe:	4621      	mov	r1, r4
 800d500:	4681      	mov	r9, r0
 800d502:	f000 fb65 	bl	800dbd0 <__mcmp>
 800d506:	2800      	cmp	r0, #0
 800d508:	dc03      	bgt.n	800d512 <_dtoa_r+0xa52>
 800d50a:	d1e1      	bne.n	800d4d0 <_dtoa_r+0xa10>
 800d50c:	f018 0f01 	tst.w	r8, #1
 800d510:	d0de      	beq.n	800d4d0 <_dtoa_r+0xa10>
 800d512:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d516:	d1d8      	bne.n	800d4ca <_dtoa_r+0xa0a>
 800d518:	9a00      	ldr	r2, [sp, #0]
 800d51a:	2339      	movs	r3, #57	@ 0x39
 800d51c:	7013      	strb	r3, [r2, #0]
 800d51e:	4633      	mov	r3, r6
 800d520:	461e      	mov	r6, r3
 800d522:	3b01      	subs	r3, #1
 800d524:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d528:	2a39      	cmp	r2, #57	@ 0x39
 800d52a:	d052      	beq.n	800d5d2 <_dtoa_r+0xb12>
 800d52c:	3201      	adds	r2, #1
 800d52e:	701a      	strb	r2, [r3, #0]
 800d530:	e612      	b.n	800d158 <_dtoa_r+0x698>
 800d532:	2a00      	cmp	r2, #0
 800d534:	dd07      	ble.n	800d546 <_dtoa_r+0xa86>
 800d536:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d53a:	d0ed      	beq.n	800d518 <_dtoa_r+0xa58>
 800d53c:	9a00      	ldr	r2, [sp, #0]
 800d53e:	f108 0301 	add.w	r3, r8, #1
 800d542:	7013      	strb	r3, [r2, #0]
 800d544:	e608      	b.n	800d158 <_dtoa_r+0x698>
 800d546:	9b07      	ldr	r3, [sp, #28]
 800d548:	9a07      	ldr	r2, [sp, #28]
 800d54a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d54e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d550:	4293      	cmp	r3, r2
 800d552:	d028      	beq.n	800d5a6 <_dtoa_r+0xae6>
 800d554:	4649      	mov	r1, r9
 800d556:	2300      	movs	r3, #0
 800d558:	220a      	movs	r2, #10
 800d55a:	4658      	mov	r0, fp
 800d55c:	f000 f920 	bl	800d7a0 <__multadd>
 800d560:	42af      	cmp	r7, r5
 800d562:	4681      	mov	r9, r0
 800d564:	f04f 0300 	mov.w	r3, #0
 800d568:	f04f 020a 	mov.w	r2, #10
 800d56c:	4639      	mov	r1, r7
 800d56e:	4658      	mov	r0, fp
 800d570:	d107      	bne.n	800d582 <_dtoa_r+0xac2>
 800d572:	f000 f915 	bl	800d7a0 <__multadd>
 800d576:	4607      	mov	r7, r0
 800d578:	4605      	mov	r5, r0
 800d57a:	9b07      	ldr	r3, [sp, #28]
 800d57c:	3301      	adds	r3, #1
 800d57e:	9307      	str	r3, [sp, #28]
 800d580:	e774      	b.n	800d46c <_dtoa_r+0x9ac>
 800d582:	f000 f90d 	bl	800d7a0 <__multadd>
 800d586:	4629      	mov	r1, r5
 800d588:	4607      	mov	r7, r0
 800d58a:	2300      	movs	r3, #0
 800d58c:	220a      	movs	r2, #10
 800d58e:	4658      	mov	r0, fp
 800d590:	f000 f906 	bl	800d7a0 <__multadd>
 800d594:	4605      	mov	r5, r0
 800d596:	e7f0      	b.n	800d57a <_dtoa_r+0xaba>
 800d598:	9b00      	ldr	r3, [sp, #0]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	bfcc      	ite	gt
 800d59e:	461e      	movgt	r6, r3
 800d5a0:	2601      	movle	r6, #1
 800d5a2:	4456      	add	r6, sl
 800d5a4:	2700      	movs	r7, #0
 800d5a6:	4649      	mov	r1, r9
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	4658      	mov	r0, fp
 800d5ac:	f000 faa4 	bl	800daf8 <__lshift>
 800d5b0:	4621      	mov	r1, r4
 800d5b2:	4681      	mov	r9, r0
 800d5b4:	f000 fb0c 	bl	800dbd0 <__mcmp>
 800d5b8:	2800      	cmp	r0, #0
 800d5ba:	dcb0      	bgt.n	800d51e <_dtoa_r+0xa5e>
 800d5bc:	d102      	bne.n	800d5c4 <_dtoa_r+0xb04>
 800d5be:	f018 0f01 	tst.w	r8, #1
 800d5c2:	d1ac      	bne.n	800d51e <_dtoa_r+0xa5e>
 800d5c4:	4633      	mov	r3, r6
 800d5c6:	461e      	mov	r6, r3
 800d5c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d5cc:	2a30      	cmp	r2, #48	@ 0x30
 800d5ce:	d0fa      	beq.n	800d5c6 <_dtoa_r+0xb06>
 800d5d0:	e5c2      	b.n	800d158 <_dtoa_r+0x698>
 800d5d2:	459a      	cmp	sl, r3
 800d5d4:	d1a4      	bne.n	800d520 <_dtoa_r+0xa60>
 800d5d6:	9b04      	ldr	r3, [sp, #16]
 800d5d8:	3301      	adds	r3, #1
 800d5da:	9304      	str	r3, [sp, #16]
 800d5dc:	2331      	movs	r3, #49	@ 0x31
 800d5de:	f88a 3000 	strb.w	r3, [sl]
 800d5e2:	e5b9      	b.n	800d158 <_dtoa_r+0x698>
 800d5e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d5e6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d644 <_dtoa_r+0xb84>
 800d5ea:	b11b      	cbz	r3, 800d5f4 <_dtoa_r+0xb34>
 800d5ec:	f10a 0308 	add.w	r3, sl, #8
 800d5f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d5f2:	6013      	str	r3, [r2, #0]
 800d5f4:	4650      	mov	r0, sl
 800d5f6:	b019      	add	sp, #100	@ 0x64
 800d5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5fe:	2b01      	cmp	r3, #1
 800d600:	f77f ae37 	ble.w	800d272 <_dtoa_r+0x7b2>
 800d604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d606:	930a      	str	r3, [sp, #40]	@ 0x28
 800d608:	2001      	movs	r0, #1
 800d60a:	e655      	b.n	800d2b8 <_dtoa_r+0x7f8>
 800d60c:	9b00      	ldr	r3, [sp, #0]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	f77f aed6 	ble.w	800d3c0 <_dtoa_r+0x900>
 800d614:	4656      	mov	r6, sl
 800d616:	4621      	mov	r1, r4
 800d618:	4648      	mov	r0, r9
 800d61a:	f7ff f9c7 	bl	800c9ac <quorem>
 800d61e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d622:	f806 8b01 	strb.w	r8, [r6], #1
 800d626:	9b00      	ldr	r3, [sp, #0]
 800d628:	eba6 020a 	sub.w	r2, r6, sl
 800d62c:	4293      	cmp	r3, r2
 800d62e:	ddb3      	ble.n	800d598 <_dtoa_r+0xad8>
 800d630:	4649      	mov	r1, r9
 800d632:	2300      	movs	r3, #0
 800d634:	220a      	movs	r2, #10
 800d636:	4658      	mov	r0, fp
 800d638:	f000 f8b2 	bl	800d7a0 <__multadd>
 800d63c:	4681      	mov	r9, r0
 800d63e:	e7ea      	b.n	800d616 <_dtoa_r+0xb56>
 800d640:	0800eed7 	.word	0x0800eed7
 800d644:	0800ee72 	.word	0x0800ee72

0800d648 <_free_r>:
 800d648:	b538      	push	{r3, r4, r5, lr}
 800d64a:	4605      	mov	r5, r0
 800d64c:	2900      	cmp	r1, #0
 800d64e:	d041      	beq.n	800d6d4 <_free_r+0x8c>
 800d650:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d654:	1f0c      	subs	r4, r1, #4
 800d656:	2b00      	cmp	r3, #0
 800d658:	bfb8      	it	lt
 800d65a:	18e4      	addlt	r4, r4, r3
 800d65c:	f7fe fa2a 	bl	800bab4 <__malloc_lock>
 800d660:	4a1d      	ldr	r2, [pc, #116]	@ (800d6d8 <_free_r+0x90>)
 800d662:	6813      	ldr	r3, [r2, #0]
 800d664:	b933      	cbnz	r3, 800d674 <_free_r+0x2c>
 800d666:	6063      	str	r3, [r4, #4]
 800d668:	6014      	str	r4, [r2, #0]
 800d66a:	4628      	mov	r0, r5
 800d66c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d670:	f7fe ba26 	b.w	800bac0 <__malloc_unlock>
 800d674:	42a3      	cmp	r3, r4
 800d676:	d908      	bls.n	800d68a <_free_r+0x42>
 800d678:	6820      	ldr	r0, [r4, #0]
 800d67a:	1821      	adds	r1, r4, r0
 800d67c:	428b      	cmp	r3, r1
 800d67e:	bf01      	itttt	eq
 800d680:	6819      	ldreq	r1, [r3, #0]
 800d682:	685b      	ldreq	r3, [r3, #4]
 800d684:	1809      	addeq	r1, r1, r0
 800d686:	6021      	streq	r1, [r4, #0]
 800d688:	e7ed      	b.n	800d666 <_free_r+0x1e>
 800d68a:	461a      	mov	r2, r3
 800d68c:	685b      	ldr	r3, [r3, #4]
 800d68e:	b10b      	cbz	r3, 800d694 <_free_r+0x4c>
 800d690:	42a3      	cmp	r3, r4
 800d692:	d9fa      	bls.n	800d68a <_free_r+0x42>
 800d694:	6811      	ldr	r1, [r2, #0]
 800d696:	1850      	adds	r0, r2, r1
 800d698:	42a0      	cmp	r0, r4
 800d69a:	d10b      	bne.n	800d6b4 <_free_r+0x6c>
 800d69c:	6820      	ldr	r0, [r4, #0]
 800d69e:	4401      	add	r1, r0
 800d6a0:	1850      	adds	r0, r2, r1
 800d6a2:	4283      	cmp	r3, r0
 800d6a4:	6011      	str	r1, [r2, #0]
 800d6a6:	d1e0      	bne.n	800d66a <_free_r+0x22>
 800d6a8:	6818      	ldr	r0, [r3, #0]
 800d6aa:	685b      	ldr	r3, [r3, #4]
 800d6ac:	6053      	str	r3, [r2, #4]
 800d6ae:	4408      	add	r0, r1
 800d6b0:	6010      	str	r0, [r2, #0]
 800d6b2:	e7da      	b.n	800d66a <_free_r+0x22>
 800d6b4:	d902      	bls.n	800d6bc <_free_r+0x74>
 800d6b6:	230c      	movs	r3, #12
 800d6b8:	602b      	str	r3, [r5, #0]
 800d6ba:	e7d6      	b.n	800d66a <_free_r+0x22>
 800d6bc:	6820      	ldr	r0, [r4, #0]
 800d6be:	1821      	adds	r1, r4, r0
 800d6c0:	428b      	cmp	r3, r1
 800d6c2:	bf04      	itt	eq
 800d6c4:	6819      	ldreq	r1, [r3, #0]
 800d6c6:	685b      	ldreq	r3, [r3, #4]
 800d6c8:	6063      	str	r3, [r4, #4]
 800d6ca:	bf04      	itt	eq
 800d6cc:	1809      	addeq	r1, r1, r0
 800d6ce:	6021      	streq	r1, [r4, #0]
 800d6d0:	6054      	str	r4, [r2, #4]
 800d6d2:	e7ca      	b.n	800d66a <_free_r+0x22>
 800d6d4:	bd38      	pop	{r3, r4, r5, pc}
 800d6d6:	bf00      	nop
 800d6d8:	20003378 	.word	0x20003378

0800d6dc <_Balloc>:
 800d6dc:	b570      	push	{r4, r5, r6, lr}
 800d6de:	69c6      	ldr	r6, [r0, #28]
 800d6e0:	4604      	mov	r4, r0
 800d6e2:	460d      	mov	r5, r1
 800d6e4:	b976      	cbnz	r6, 800d704 <_Balloc+0x28>
 800d6e6:	2010      	movs	r0, #16
 800d6e8:	f7fe f93a 	bl	800b960 <malloc>
 800d6ec:	4602      	mov	r2, r0
 800d6ee:	61e0      	str	r0, [r4, #28]
 800d6f0:	b920      	cbnz	r0, 800d6fc <_Balloc+0x20>
 800d6f2:	4b18      	ldr	r3, [pc, #96]	@ (800d754 <_Balloc+0x78>)
 800d6f4:	4818      	ldr	r0, [pc, #96]	@ (800d758 <_Balloc+0x7c>)
 800d6f6:	216b      	movs	r1, #107	@ 0x6b
 800d6f8:	f7ff f93a 	bl	800c970 <__assert_func>
 800d6fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d700:	6006      	str	r6, [r0, #0]
 800d702:	60c6      	str	r6, [r0, #12]
 800d704:	69e6      	ldr	r6, [r4, #28]
 800d706:	68f3      	ldr	r3, [r6, #12]
 800d708:	b183      	cbz	r3, 800d72c <_Balloc+0x50>
 800d70a:	69e3      	ldr	r3, [r4, #28]
 800d70c:	68db      	ldr	r3, [r3, #12]
 800d70e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d712:	b9b8      	cbnz	r0, 800d744 <_Balloc+0x68>
 800d714:	2101      	movs	r1, #1
 800d716:	fa01 f605 	lsl.w	r6, r1, r5
 800d71a:	1d72      	adds	r2, r6, #5
 800d71c:	0092      	lsls	r2, r2, #2
 800d71e:	4620      	mov	r0, r4
 800d720:	f7fe f90a 	bl	800b938 <_calloc_r>
 800d724:	b160      	cbz	r0, 800d740 <_Balloc+0x64>
 800d726:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d72a:	e00e      	b.n	800d74a <_Balloc+0x6e>
 800d72c:	2221      	movs	r2, #33	@ 0x21
 800d72e:	2104      	movs	r1, #4
 800d730:	4620      	mov	r0, r4
 800d732:	f7fe f901 	bl	800b938 <_calloc_r>
 800d736:	69e3      	ldr	r3, [r4, #28]
 800d738:	60f0      	str	r0, [r6, #12]
 800d73a:	68db      	ldr	r3, [r3, #12]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d1e4      	bne.n	800d70a <_Balloc+0x2e>
 800d740:	2000      	movs	r0, #0
 800d742:	bd70      	pop	{r4, r5, r6, pc}
 800d744:	6802      	ldr	r2, [r0, #0]
 800d746:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d74a:	2300      	movs	r3, #0
 800d74c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d750:	e7f7      	b.n	800d742 <_Balloc+0x66>
 800d752:	bf00      	nop
 800d754:	0800edc5 	.word	0x0800edc5
 800d758:	0800eee8 	.word	0x0800eee8

0800d75c <_Bfree>:
 800d75c:	b570      	push	{r4, r5, r6, lr}
 800d75e:	69c6      	ldr	r6, [r0, #28]
 800d760:	4605      	mov	r5, r0
 800d762:	460c      	mov	r4, r1
 800d764:	b976      	cbnz	r6, 800d784 <_Bfree+0x28>
 800d766:	2010      	movs	r0, #16
 800d768:	f7fe f8fa 	bl	800b960 <malloc>
 800d76c:	4602      	mov	r2, r0
 800d76e:	61e8      	str	r0, [r5, #28]
 800d770:	b920      	cbnz	r0, 800d77c <_Bfree+0x20>
 800d772:	4b09      	ldr	r3, [pc, #36]	@ (800d798 <_Bfree+0x3c>)
 800d774:	4809      	ldr	r0, [pc, #36]	@ (800d79c <_Bfree+0x40>)
 800d776:	218f      	movs	r1, #143	@ 0x8f
 800d778:	f7ff f8fa 	bl	800c970 <__assert_func>
 800d77c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d780:	6006      	str	r6, [r0, #0]
 800d782:	60c6      	str	r6, [r0, #12]
 800d784:	b13c      	cbz	r4, 800d796 <_Bfree+0x3a>
 800d786:	69eb      	ldr	r3, [r5, #28]
 800d788:	6862      	ldr	r2, [r4, #4]
 800d78a:	68db      	ldr	r3, [r3, #12]
 800d78c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d790:	6021      	str	r1, [r4, #0]
 800d792:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d796:	bd70      	pop	{r4, r5, r6, pc}
 800d798:	0800edc5 	.word	0x0800edc5
 800d79c:	0800eee8 	.word	0x0800eee8

0800d7a0 <__multadd>:
 800d7a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7a4:	690d      	ldr	r5, [r1, #16]
 800d7a6:	4607      	mov	r7, r0
 800d7a8:	460c      	mov	r4, r1
 800d7aa:	461e      	mov	r6, r3
 800d7ac:	f101 0c14 	add.w	ip, r1, #20
 800d7b0:	2000      	movs	r0, #0
 800d7b2:	f8dc 3000 	ldr.w	r3, [ip]
 800d7b6:	b299      	uxth	r1, r3
 800d7b8:	fb02 6101 	mla	r1, r2, r1, r6
 800d7bc:	0c1e      	lsrs	r6, r3, #16
 800d7be:	0c0b      	lsrs	r3, r1, #16
 800d7c0:	fb02 3306 	mla	r3, r2, r6, r3
 800d7c4:	b289      	uxth	r1, r1
 800d7c6:	3001      	adds	r0, #1
 800d7c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d7cc:	4285      	cmp	r5, r0
 800d7ce:	f84c 1b04 	str.w	r1, [ip], #4
 800d7d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d7d6:	dcec      	bgt.n	800d7b2 <__multadd+0x12>
 800d7d8:	b30e      	cbz	r6, 800d81e <__multadd+0x7e>
 800d7da:	68a3      	ldr	r3, [r4, #8]
 800d7dc:	42ab      	cmp	r3, r5
 800d7de:	dc19      	bgt.n	800d814 <__multadd+0x74>
 800d7e0:	6861      	ldr	r1, [r4, #4]
 800d7e2:	4638      	mov	r0, r7
 800d7e4:	3101      	adds	r1, #1
 800d7e6:	f7ff ff79 	bl	800d6dc <_Balloc>
 800d7ea:	4680      	mov	r8, r0
 800d7ec:	b928      	cbnz	r0, 800d7fa <__multadd+0x5a>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	4b0c      	ldr	r3, [pc, #48]	@ (800d824 <__multadd+0x84>)
 800d7f2:	480d      	ldr	r0, [pc, #52]	@ (800d828 <__multadd+0x88>)
 800d7f4:	21ba      	movs	r1, #186	@ 0xba
 800d7f6:	f7ff f8bb 	bl	800c970 <__assert_func>
 800d7fa:	6922      	ldr	r2, [r4, #16]
 800d7fc:	3202      	adds	r2, #2
 800d7fe:	f104 010c 	add.w	r1, r4, #12
 800d802:	0092      	lsls	r2, r2, #2
 800d804:	300c      	adds	r0, #12
 800d806:	f7ff f8a4 	bl	800c952 <memcpy>
 800d80a:	4621      	mov	r1, r4
 800d80c:	4638      	mov	r0, r7
 800d80e:	f7ff ffa5 	bl	800d75c <_Bfree>
 800d812:	4644      	mov	r4, r8
 800d814:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d818:	3501      	adds	r5, #1
 800d81a:	615e      	str	r6, [r3, #20]
 800d81c:	6125      	str	r5, [r4, #16]
 800d81e:	4620      	mov	r0, r4
 800d820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d824:	0800eed7 	.word	0x0800eed7
 800d828:	0800eee8 	.word	0x0800eee8

0800d82c <__hi0bits>:
 800d82c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d830:	4603      	mov	r3, r0
 800d832:	bf36      	itet	cc
 800d834:	0403      	lslcc	r3, r0, #16
 800d836:	2000      	movcs	r0, #0
 800d838:	2010      	movcc	r0, #16
 800d83a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d83e:	bf3c      	itt	cc
 800d840:	021b      	lslcc	r3, r3, #8
 800d842:	3008      	addcc	r0, #8
 800d844:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d848:	bf3c      	itt	cc
 800d84a:	011b      	lslcc	r3, r3, #4
 800d84c:	3004      	addcc	r0, #4
 800d84e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d852:	bf3c      	itt	cc
 800d854:	009b      	lslcc	r3, r3, #2
 800d856:	3002      	addcc	r0, #2
 800d858:	2b00      	cmp	r3, #0
 800d85a:	db05      	blt.n	800d868 <__hi0bits+0x3c>
 800d85c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d860:	f100 0001 	add.w	r0, r0, #1
 800d864:	bf08      	it	eq
 800d866:	2020      	moveq	r0, #32
 800d868:	4770      	bx	lr

0800d86a <__lo0bits>:
 800d86a:	6803      	ldr	r3, [r0, #0]
 800d86c:	4602      	mov	r2, r0
 800d86e:	f013 0007 	ands.w	r0, r3, #7
 800d872:	d00b      	beq.n	800d88c <__lo0bits+0x22>
 800d874:	07d9      	lsls	r1, r3, #31
 800d876:	d421      	bmi.n	800d8bc <__lo0bits+0x52>
 800d878:	0798      	lsls	r0, r3, #30
 800d87a:	bf49      	itett	mi
 800d87c:	085b      	lsrmi	r3, r3, #1
 800d87e:	089b      	lsrpl	r3, r3, #2
 800d880:	2001      	movmi	r0, #1
 800d882:	6013      	strmi	r3, [r2, #0]
 800d884:	bf5c      	itt	pl
 800d886:	6013      	strpl	r3, [r2, #0]
 800d888:	2002      	movpl	r0, #2
 800d88a:	4770      	bx	lr
 800d88c:	b299      	uxth	r1, r3
 800d88e:	b909      	cbnz	r1, 800d894 <__lo0bits+0x2a>
 800d890:	0c1b      	lsrs	r3, r3, #16
 800d892:	2010      	movs	r0, #16
 800d894:	b2d9      	uxtb	r1, r3
 800d896:	b909      	cbnz	r1, 800d89c <__lo0bits+0x32>
 800d898:	3008      	adds	r0, #8
 800d89a:	0a1b      	lsrs	r3, r3, #8
 800d89c:	0719      	lsls	r1, r3, #28
 800d89e:	bf04      	itt	eq
 800d8a0:	091b      	lsreq	r3, r3, #4
 800d8a2:	3004      	addeq	r0, #4
 800d8a4:	0799      	lsls	r1, r3, #30
 800d8a6:	bf04      	itt	eq
 800d8a8:	089b      	lsreq	r3, r3, #2
 800d8aa:	3002      	addeq	r0, #2
 800d8ac:	07d9      	lsls	r1, r3, #31
 800d8ae:	d403      	bmi.n	800d8b8 <__lo0bits+0x4e>
 800d8b0:	085b      	lsrs	r3, r3, #1
 800d8b2:	f100 0001 	add.w	r0, r0, #1
 800d8b6:	d003      	beq.n	800d8c0 <__lo0bits+0x56>
 800d8b8:	6013      	str	r3, [r2, #0]
 800d8ba:	4770      	bx	lr
 800d8bc:	2000      	movs	r0, #0
 800d8be:	4770      	bx	lr
 800d8c0:	2020      	movs	r0, #32
 800d8c2:	4770      	bx	lr

0800d8c4 <__i2b>:
 800d8c4:	b510      	push	{r4, lr}
 800d8c6:	460c      	mov	r4, r1
 800d8c8:	2101      	movs	r1, #1
 800d8ca:	f7ff ff07 	bl	800d6dc <_Balloc>
 800d8ce:	4602      	mov	r2, r0
 800d8d0:	b928      	cbnz	r0, 800d8de <__i2b+0x1a>
 800d8d2:	4b05      	ldr	r3, [pc, #20]	@ (800d8e8 <__i2b+0x24>)
 800d8d4:	4805      	ldr	r0, [pc, #20]	@ (800d8ec <__i2b+0x28>)
 800d8d6:	f240 1145 	movw	r1, #325	@ 0x145
 800d8da:	f7ff f849 	bl	800c970 <__assert_func>
 800d8de:	2301      	movs	r3, #1
 800d8e0:	6144      	str	r4, [r0, #20]
 800d8e2:	6103      	str	r3, [r0, #16]
 800d8e4:	bd10      	pop	{r4, pc}
 800d8e6:	bf00      	nop
 800d8e8:	0800eed7 	.word	0x0800eed7
 800d8ec:	0800eee8 	.word	0x0800eee8

0800d8f0 <__multiply>:
 800d8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f4:	4614      	mov	r4, r2
 800d8f6:	690a      	ldr	r2, [r1, #16]
 800d8f8:	6923      	ldr	r3, [r4, #16]
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	bfa8      	it	ge
 800d8fe:	4623      	movge	r3, r4
 800d900:	460f      	mov	r7, r1
 800d902:	bfa4      	itt	ge
 800d904:	460c      	movge	r4, r1
 800d906:	461f      	movge	r7, r3
 800d908:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d90c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d910:	68a3      	ldr	r3, [r4, #8]
 800d912:	6861      	ldr	r1, [r4, #4]
 800d914:	eb0a 0609 	add.w	r6, sl, r9
 800d918:	42b3      	cmp	r3, r6
 800d91a:	b085      	sub	sp, #20
 800d91c:	bfb8      	it	lt
 800d91e:	3101      	addlt	r1, #1
 800d920:	f7ff fedc 	bl	800d6dc <_Balloc>
 800d924:	b930      	cbnz	r0, 800d934 <__multiply+0x44>
 800d926:	4602      	mov	r2, r0
 800d928:	4b44      	ldr	r3, [pc, #272]	@ (800da3c <__multiply+0x14c>)
 800d92a:	4845      	ldr	r0, [pc, #276]	@ (800da40 <__multiply+0x150>)
 800d92c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d930:	f7ff f81e 	bl	800c970 <__assert_func>
 800d934:	f100 0514 	add.w	r5, r0, #20
 800d938:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d93c:	462b      	mov	r3, r5
 800d93e:	2200      	movs	r2, #0
 800d940:	4543      	cmp	r3, r8
 800d942:	d321      	bcc.n	800d988 <__multiply+0x98>
 800d944:	f107 0114 	add.w	r1, r7, #20
 800d948:	f104 0214 	add.w	r2, r4, #20
 800d94c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d950:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d954:	9302      	str	r3, [sp, #8]
 800d956:	1b13      	subs	r3, r2, r4
 800d958:	3b15      	subs	r3, #21
 800d95a:	f023 0303 	bic.w	r3, r3, #3
 800d95e:	3304      	adds	r3, #4
 800d960:	f104 0715 	add.w	r7, r4, #21
 800d964:	42ba      	cmp	r2, r7
 800d966:	bf38      	it	cc
 800d968:	2304      	movcc	r3, #4
 800d96a:	9301      	str	r3, [sp, #4]
 800d96c:	9b02      	ldr	r3, [sp, #8]
 800d96e:	9103      	str	r1, [sp, #12]
 800d970:	428b      	cmp	r3, r1
 800d972:	d80c      	bhi.n	800d98e <__multiply+0x9e>
 800d974:	2e00      	cmp	r6, #0
 800d976:	dd03      	ble.n	800d980 <__multiply+0x90>
 800d978:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d05b      	beq.n	800da38 <__multiply+0x148>
 800d980:	6106      	str	r6, [r0, #16]
 800d982:	b005      	add	sp, #20
 800d984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d988:	f843 2b04 	str.w	r2, [r3], #4
 800d98c:	e7d8      	b.n	800d940 <__multiply+0x50>
 800d98e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d992:	f1ba 0f00 	cmp.w	sl, #0
 800d996:	d024      	beq.n	800d9e2 <__multiply+0xf2>
 800d998:	f104 0e14 	add.w	lr, r4, #20
 800d99c:	46a9      	mov	r9, r5
 800d99e:	f04f 0c00 	mov.w	ip, #0
 800d9a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d9a6:	f8d9 3000 	ldr.w	r3, [r9]
 800d9aa:	fa1f fb87 	uxth.w	fp, r7
 800d9ae:	b29b      	uxth	r3, r3
 800d9b0:	fb0a 330b 	mla	r3, sl, fp, r3
 800d9b4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d9b8:	f8d9 7000 	ldr.w	r7, [r9]
 800d9bc:	4463      	add	r3, ip
 800d9be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d9c2:	fb0a c70b 	mla	r7, sl, fp, ip
 800d9c6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d9ca:	b29b      	uxth	r3, r3
 800d9cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d9d0:	4572      	cmp	r2, lr
 800d9d2:	f849 3b04 	str.w	r3, [r9], #4
 800d9d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d9da:	d8e2      	bhi.n	800d9a2 <__multiply+0xb2>
 800d9dc:	9b01      	ldr	r3, [sp, #4]
 800d9de:	f845 c003 	str.w	ip, [r5, r3]
 800d9e2:	9b03      	ldr	r3, [sp, #12]
 800d9e4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d9e8:	3104      	adds	r1, #4
 800d9ea:	f1b9 0f00 	cmp.w	r9, #0
 800d9ee:	d021      	beq.n	800da34 <__multiply+0x144>
 800d9f0:	682b      	ldr	r3, [r5, #0]
 800d9f2:	f104 0c14 	add.w	ip, r4, #20
 800d9f6:	46ae      	mov	lr, r5
 800d9f8:	f04f 0a00 	mov.w	sl, #0
 800d9fc:	f8bc b000 	ldrh.w	fp, [ip]
 800da00:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800da04:	fb09 770b 	mla	r7, r9, fp, r7
 800da08:	4457      	add	r7, sl
 800da0a:	b29b      	uxth	r3, r3
 800da0c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800da10:	f84e 3b04 	str.w	r3, [lr], #4
 800da14:	f85c 3b04 	ldr.w	r3, [ip], #4
 800da18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da1c:	f8be 3000 	ldrh.w	r3, [lr]
 800da20:	fb09 330a 	mla	r3, r9, sl, r3
 800da24:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800da28:	4562      	cmp	r2, ip
 800da2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da2e:	d8e5      	bhi.n	800d9fc <__multiply+0x10c>
 800da30:	9f01      	ldr	r7, [sp, #4]
 800da32:	51eb      	str	r3, [r5, r7]
 800da34:	3504      	adds	r5, #4
 800da36:	e799      	b.n	800d96c <__multiply+0x7c>
 800da38:	3e01      	subs	r6, #1
 800da3a:	e79b      	b.n	800d974 <__multiply+0x84>
 800da3c:	0800eed7 	.word	0x0800eed7
 800da40:	0800eee8 	.word	0x0800eee8

0800da44 <__pow5mult>:
 800da44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da48:	4615      	mov	r5, r2
 800da4a:	f012 0203 	ands.w	r2, r2, #3
 800da4e:	4607      	mov	r7, r0
 800da50:	460e      	mov	r6, r1
 800da52:	d007      	beq.n	800da64 <__pow5mult+0x20>
 800da54:	4c25      	ldr	r4, [pc, #148]	@ (800daec <__pow5mult+0xa8>)
 800da56:	3a01      	subs	r2, #1
 800da58:	2300      	movs	r3, #0
 800da5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da5e:	f7ff fe9f 	bl	800d7a0 <__multadd>
 800da62:	4606      	mov	r6, r0
 800da64:	10ad      	asrs	r5, r5, #2
 800da66:	d03d      	beq.n	800dae4 <__pow5mult+0xa0>
 800da68:	69fc      	ldr	r4, [r7, #28]
 800da6a:	b97c      	cbnz	r4, 800da8c <__pow5mult+0x48>
 800da6c:	2010      	movs	r0, #16
 800da6e:	f7fd ff77 	bl	800b960 <malloc>
 800da72:	4602      	mov	r2, r0
 800da74:	61f8      	str	r0, [r7, #28]
 800da76:	b928      	cbnz	r0, 800da84 <__pow5mult+0x40>
 800da78:	4b1d      	ldr	r3, [pc, #116]	@ (800daf0 <__pow5mult+0xac>)
 800da7a:	481e      	ldr	r0, [pc, #120]	@ (800daf4 <__pow5mult+0xb0>)
 800da7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800da80:	f7fe ff76 	bl	800c970 <__assert_func>
 800da84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da88:	6004      	str	r4, [r0, #0]
 800da8a:	60c4      	str	r4, [r0, #12]
 800da8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800da90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da94:	b94c      	cbnz	r4, 800daaa <__pow5mult+0x66>
 800da96:	f240 2171 	movw	r1, #625	@ 0x271
 800da9a:	4638      	mov	r0, r7
 800da9c:	f7ff ff12 	bl	800d8c4 <__i2b>
 800daa0:	2300      	movs	r3, #0
 800daa2:	f8c8 0008 	str.w	r0, [r8, #8]
 800daa6:	4604      	mov	r4, r0
 800daa8:	6003      	str	r3, [r0, #0]
 800daaa:	f04f 0900 	mov.w	r9, #0
 800daae:	07eb      	lsls	r3, r5, #31
 800dab0:	d50a      	bpl.n	800dac8 <__pow5mult+0x84>
 800dab2:	4631      	mov	r1, r6
 800dab4:	4622      	mov	r2, r4
 800dab6:	4638      	mov	r0, r7
 800dab8:	f7ff ff1a 	bl	800d8f0 <__multiply>
 800dabc:	4631      	mov	r1, r6
 800dabe:	4680      	mov	r8, r0
 800dac0:	4638      	mov	r0, r7
 800dac2:	f7ff fe4b 	bl	800d75c <_Bfree>
 800dac6:	4646      	mov	r6, r8
 800dac8:	106d      	asrs	r5, r5, #1
 800daca:	d00b      	beq.n	800dae4 <__pow5mult+0xa0>
 800dacc:	6820      	ldr	r0, [r4, #0]
 800dace:	b938      	cbnz	r0, 800dae0 <__pow5mult+0x9c>
 800dad0:	4622      	mov	r2, r4
 800dad2:	4621      	mov	r1, r4
 800dad4:	4638      	mov	r0, r7
 800dad6:	f7ff ff0b 	bl	800d8f0 <__multiply>
 800dada:	6020      	str	r0, [r4, #0]
 800dadc:	f8c0 9000 	str.w	r9, [r0]
 800dae0:	4604      	mov	r4, r0
 800dae2:	e7e4      	b.n	800daae <__pow5mult+0x6a>
 800dae4:	4630      	mov	r0, r6
 800dae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800daea:	bf00      	nop
 800daec:	0800ef44 	.word	0x0800ef44
 800daf0:	0800edc5 	.word	0x0800edc5
 800daf4:	0800eee8 	.word	0x0800eee8

0800daf8 <__lshift>:
 800daf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dafc:	460c      	mov	r4, r1
 800dafe:	6849      	ldr	r1, [r1, #4]
 800db00:	6923      	ldr	r3, [r4, #16]
 800db02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800db06:	68a3      	ldr	r3, [r4, #8]
 800db08:	4607      	mov	r7, r0
 800db0a:	4691      	mov	r9, r2
 800db0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db10:	f108 0601 	add.w	r6, r8, #1
 800db14:	42b3      	cmp	r3, r6
 800db16:	db0b      	blt.n	800db30 <__lshift+0x38>
 800db18:	4638      	mov	r0, r7
 800db1a:	f7ff fddf 	bl	800d6dc <_Balloc>
 800db1e:	4605      	mov	r5, r0
 800db20:	b948      	cbnz	r0, 800db36 <__lshift+0x3e>
 800db22:	4602      	mov	r2, r0
 800db24:	4b28      	ldr	r3, [pc, #160]	@ (800dbc8 <__lshift+0xd0>)
 800db26:	4829      	ldr	r0, [pc, #164]	@ (800dbcc <__lshift+0xd4>)
 800db28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800db2c:	f7fe ff20 	bl	800c970 <__assert_func>
 800db30:	3101      	adds	r1, #1
 800db32:	005b      	lsls	r3, r3, #1
 800db34:	e7ee      	b.n	800db14 <__lshift+0x1c>
 800db36:	2300      	movs	r3, #0
 800db38:	f100 0114 	add.w	r1, r0, #20
 800db3c:	f100 0210 	add.w	r2, r0, #16
 800db40:	4618      	mov	r0, r3
 800db42:	4553      	cmp	r3, sl
 800db44:	db33      	blt.n	800dbae <__lshift+0xb6>
 800db46:	6920      	ldr	r0, [r4, #16]
 800db48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db4c:	f104 0314 	add.w	r3, r4, #20
 800db50:	f019 091f 	ands.w	r9, r9, #31
 800db54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800db58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800db5c:	d02b      	beq.n	800dbb6 <__lshift+0xbe>
 800db5e:	f1c9 0e20 	rsb	lr, r9, #32
 800db62:	468a      	mov	sl, r1
 800db64:	2200      	movs	r2, #0
 800db66:	6818      	ldr	r0, [r3, #0]
 800db68:	fa00 f009 	lsl.w	r0, r0, r9
 800db6c:	4310      	orrs	r0, r2
 800db6e:	f84a 0b04 	str.w	r0, [sl], #4
 800db72:	f853 2b04 	ldr.w	r2, [r3], #4
 800db76:	459c      	cmp	ip, r3
 800db78:	fa22 f20e 	lsr.w	r2, r2, lr
 800db7c:	d8f3      	bhi.n	800db66 <__lshift+0x6e>
 800db7e:	ebac 0304 	sub.w	r3, ip, r4
 800db82:	3b15      	subs	r3, #21
 800db84:	f023 0303 	bic.w	r3, r3, #3
 800db88:	3304      	adds	r3, #4
 800db8a:	f104 0015 	add.w	r0, r4, #21
 800db8e:	4584      	cmp	ip, r0
 800db90:	bf38      	it	cc
 800db92:	2304      	movcc	r3, #4
 800db94:	50ca      	str	r2, [r1, r3]
 800db96:	b10a      	cbz	r2, 800db9c <__lshift+0xa4>
 800db98:	f108 0602 	add.w	r6, r8, #2
 800db9c:	3e01      	subs	r6, #1
 800db9e:	4638      	mov	r0, r7
 800dba0:	612e      	str	r6, [r5, #16]
 800dba2:	4621      	mov	r1, r4
 800dba4:	f7ff fdda 	bl	800d75c <_Bfree>
 800dba8:	4628      	mov	r0, r5
 800dbaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbae:	f842 0f04 	str.w	r0, [r2, #4]!
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	e7c5      	b.n	800db42 <__lshift+0x4a>
 800dbb6:	3904      	subs	r1, #4
 800dbb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbbc:	f841 2f04 	str.w	r2, [r1, #4]!
 800dbc0:	459c      	cmp	ip, r3
 800dbc2:	d8f9      	bhi.n	800dbb8 <__lshift+0xc0>
 800dbc4:	e7ea      	b.n	800db9c <__lshift+0xa4>
 800dbc6:	bf00      	nop
 800dbc8:	0800eed7 	.word	0x0800eed7
 800dbcc:	0800eee8 	.word	0x0800eee8

0800dbd0 <__mcmp>:
 800dbd0:	690a      	ldr	r2, [r1, #16]
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	6900      	ldr	r0, [r0, #16]
 800dbd6:	1a80      	subs	r0, r0, r2
 800dbd8:	b530      	push	{r4, r5, lr}
 800dbda:	d10e      	bne.n	800dbfa <__mcmp+0x2a>
 800dbdc:	3314      	adds	r3, #20
 800dbde:	3114      	adds	r1, #20
 800dbe0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dbe4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dbe8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dbec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dbf0:	4295      	cmp	r5, r2
 800dbf2:	d003      	beq.n	800dbfc <__mcmp+0x2c>
 800dbf4:	d205      	bcs.n	800dc02 <__mcmp+0x32>
 800dbf6:	f04f 30ff 	mov.w	r0, #4294967295
 800dbfa:	bd30      	pop	{r4, r5, pc}
 800dbfc:	42a3      	cmp	r3, r4
 800dbfe:	d3f3      	bcc.n	800dbe8 <__mcmp+0x18>
 800dc00:	e7fb      	b.n	800dbfa <__mcmp+0x2a>
 800dc02:	2001      	movs	r0, #1
 800dc04:	e7f9      	b.n	800dbfa <__mcmp+0x2a>
	...

0800dc08 <__mdiff>:
 800dc08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc0c:	4689      	mov	r9, r1
 800dc0e:	4606      	mov	r6, r0
 800dc10:	4611      	mov	r1, r2
 800dc12:	4648      	mov	r0, r9
 800dc14:	4614      	mov	r4, r2
 800dc16:	f7ff ffdb 	bl	800dbd0 <__mcmp>
 800dc1a:	1e05      	subs	r5, r0, #0
 800dc1c:	d112      	bne.n	800dc44 <__mdiff+0x3c>
 800dc1e:	4629      	mov	r1, r5
 800dc20:	4630      	mov	r0, r6
 800dc22:	f7ff fd5b 	bl	800d6dc <_Balloc>
 800dc26:	4602      	mov	r2, r0
 800dc28:	b928      	cbnz	r0, 800dc36 <__mdiff+0x2e>
 800dc2a:	4b3f      	ldr	r3, [pc, #252]	@ (800dd28 <__mdiff+0x120>)
 800dc2c:	f240 2137 	movw	r1, #567	@ 0x237
 800dc30:	483e      	ldr	r0, [pc, #248]	@ (800dd2c <__mdiff+0x124>)
 800dc32:	f7fe fe9d 	bl	800c970 <__assert_func>
 800dc36:	2301      	movs	r3, #1
 800dc38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc3c:	4610      	mov	r0, r2
 800dc3e:	b003      	add	sp, #12
 800dc40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc44:	bfbc      	itt	lt
 800dc46:	464b      	movlt	r3, r9
 800dc48:	46a1      	movlt	r9, r4
 800dc4a:	4630      	mov	r0, r6
 800dc4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dc50:	bfba      	itte	lt
 800dc52:	461c      	movlt	r4, r3
 800dc54:	2501      	movlt	r5, #1
 800dc56:	2500      	movge	r5, #0
 800dc58:	f7ff fd40 	bl	800d6dc <_Balloc>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	b918      	cbnz	r0, 800dc68 <__mdiff+0x60>
 800dc60:	4b31      	ldr	r3, [pc, #196]	@ (800dd28 <__mdiff+0x120>)
 800dc62:	f240 2145 	movw	r1, #581	@ 0x245
 800dc66:	e7e3      	b.n	800dc30 <__mdiff+0x28>
 800dc68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dc6c:	6926      	ldr	r6, [r4, #16]
 800dc6e:	60c5      	str	r5, [r0, #12]
 800dc70:	f109 0310 	add.w	r3, r9, #16
 800dc74:	f109 0514 	add.w	r5, r9, #20
 800dc78:	f104 0e14 	add.w	lr, r4, #20
 800dc7c:	f100 0b14 	add.w	fp, r0, #20
 800dc80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dc84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dc88:	9301      	str	r3, [sp, #4]
 800dc8a:	46d9      	mov	r9, fp
 800dc8c:	f04f 0c00 	mov.w	ip, #0
 800dc90:	9b01      	ldr	r3, [sp, #4]
 800dc92:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dc96:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dc9a:	9301      	str	r3, [sp, #4]
 800dc9c:	fa1f f38a 	uxth.w	r3, sl
 800dca0:	4619      	mov	r1, r3
 800dca2:	b283      	uxth	r3, r0
 800dca4:	1acb      	subs	r3, r1, r3
 800dca6:	0c00      	lsrs	r0, r0, #16
 800dca8:	4463      	add	r3, ip
 800dcaa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dcae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dcb2:	b29b      	uxth	r3, r3
 800dcb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dcb8:	4576      	cmp	r6, lr
 800dcba:	f849 3b04 	str.w	r3, [r9], #4
 800dcbe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dcc2:	d8e5      	bhi.n	800dc90 <__mdiff+0x88>
 800dcc4:	1b33      	subs	r3, r6, r4
 800dcc6:	3b15      	subs	r3, #21
 800dcc8:	f023 0303 	bic.w	r3, r3, #3
 800dccc:	3415      	adds	r4, #21
 800dcce:	3304      	adds	r3, #4
 800dcd0:	42a6      	cmp	r6, r4
 800dcd2:	bf38      	it	cc
 800dcd4:	2304      	movcc	r3, #4
 800dcd6:	441d      	add	r5, r3
 800dcd8:	445b      	add	r3, fp
 800dcda:	461e      	mov	r6, r3
 800dcdc:	462c      	mov	r4, r5
 800dcde:	4544      	cmp	r4, r8
 800dce0:	d30e      	bcc.n	800dd00 <__mdiff+0xf8>
 800dce2:	f108 0103 	add.w	r1, r8, #3
 800dce6:	1b49      	subs	r1, r1, r5
 800dce8:	f021 0103 	bic.w	r1, r1, #3
 800dcec:	3d03      	subs	r5, #3
 800dcee:	45a8      	cmp	r8, r5
 800dcf0:	bf38      	it	cc
 800dcf2:	2100      	movcc	r1, #0
 800dcf4:	440b      	add	r3, r1
 800dcf6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dcfa:	b191      	cbz	r1, 800dd22 <__mdiff+0x11a>
 800dcfc:	6117      	str	r7, [r2, #16]
 800dcfe:	e79d      	b.n	800dc3c <__mdiff+0x34>
 800dd00:	f854 1b04 	ldr.w	r1, [r4], #4
 800dd04:	46e6      	mov	lr, ip
 800dd06:	0c08      	lsrs	r0, r1, #16
 800dd08:	fa1c fc81 	uxtah	ip, ip, r1
 800dd0c:	4471      	add	r1, lr
 800dd0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dd12:	b289      	uxth	r1, r1
 800dd14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dd18:	f846 1b04 	str.w	r1, [r6], #4
 800dd1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd20:	e7dd      	b.n	800dcde <__mdiff+0xd6>
 800dd22:	3f01      	subs	r7, #1
 800dd24:	e7e7      	b.n	800dcf6 <__mdiff+0xee>
 800dd26:	bf00      	nop
 800dd28:	0800eed7 	.word	0x0800eed7
 800dd2c:	0800eee8 	.word	0x0800eee8

0800dd30 <__d2b>:
 800dd30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd34:	460f      	mov	r7, r1
 800dd36:	2101      	movs	r1, #1
 800dd38:	ec59 8b10 	vmov	r8, r9, d0
 800dd3c:	4616      	mov	r6, r2
 800dd3e:	f7ff fccd 	bl	800d6dc <_Balloc>
 800dd42:	4604      	mov	r4, r0
 800dd44:	b930      	cbnz	r0, 800dd54 <__d2b+0x24>
 800dd46:	4602      	mov	r2, r0
 800dd48:	4b23      	ldr	r3, [pc, #140]	@ (800ddd8 <__d2b+0xa8>)
 800dd4a:	4824      	ldr	r0, [pc, #144]	@ (800dddc <__d2b+0xac>)
 800dd4c:	f240 310f 	movw	r1, #783	@ 0x30f
 800dd50:	f7fe fe0e 	bl	800c970 <__assert_func>
 800dd54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dd58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dd5c:	b10d      	cbz	r5, 800dd62 <__d2b+0x32>
 800dd5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd62:	9301      	str	r3, [sp, #4]
 800dd64:	f1b8 0300 	subs.w	r3, r8, #0
 800dd68:	d023      	beq.n	800ddb2 <__d2b+0x82>
 800dd6a:	4668      	mov	r0, sp
 800dd6c:	9300      	str	r3, [sp, #0]
 800dd6e:	f7ff fd7c 	bl	800d86a <__lo0bits>
 800dd72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dd76:	b1d0      	cbz	r0, 800ddae <__d2b+0x7e>
 800dd78:	f1c0 0320 	rsb	r3, r0, #32
 800dd7c:	fa02 f303 	lsl.w	r3, r2, r3
 800dd80:	430b      	orrs	r3, r1
 800dd82:	40c2      	lsrs	r2, r0
 800dd84:	6163      	str	r3, [r4, #20]
 800dd86:	9201      	str	r2, [sp, #4]
 800dd88:	9b01      	ldr	r3, [sp, #4]
 800dd8a:	61a3      	str	r3, [r4, #24]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	bf0c      	ite	eq
 800dd90:	2201      	moveq	r2, #1
 800dd92:	2202      	movne	r2, #2
 800dd94:	6122      	str	r2, [r4, #16]
 800dd96:	b1a5      	cbz	r5, 800ddc2 <__d2b+0x92>
 800dd98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dd9c:	4405      	add	r5, r0
 800dd9e:	603d      	str	r5, [r7, #0]
 800dda0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dda4:	6030      	str	r0, [r6, #0]
 800dda6:	4620      	mov	r0, r4
 800dda8:	b003      	add	sp, #12
 800ddaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddae:	6161      	str	r1, [r4, #20]
 800ddb0:	e7ea      	b.n	800dd88 <__d2b+0x58>
 800ddb2:	a801      	add	r0, sp, #4
 800ddb4:	f7ff fd59 	bl	800d86a <__lo0bits>
 800ddb8:	9b01      	ldr	r3, [sp, #4]
 800ddba:	6163      	str	r3, [r4, #20]
 800ddbc:	3020      	adds	r0, #32
 800ddbe:	2201      	movs	r2, #1
 800ddc0:	e7e8      	b.n	800dd94 <__d2b+0x64>
 800ddc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ddc6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ddca:	6038      	str	r0, [r7, #0]
 800ddcc:	6918      	ldr	r0, [r3, #16]
 800ddce:	f7ff fd2d 	bl	800d82c <__hi0bits>
 800ddd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ddd6:	e7e5      	b.n	800dda4 <__d2b+0x74>
 800ddd8:	0800eed7 	.word	0x0800eed7
 800dddc:	0800eee8 	.word	0x0800eee8

0800dde0 <__ssputs_r>:
 800dde0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde4:	688e      	ldr	r6, [r1, #8]
 800dde6:	461f      	mov	r7, r3
 800dde8:	42be      	cmp	r6, r7
 800ddea:	680b      	ldr	r3, [r1, #0]
 800ddec:	4682      	mov	sl, r0
 800ddee:	460c      	mov	r4, r1
 800ddf0:	4690      	mov	r8, r2
 800ddf2:	d82d      	bhi.n	800de50 <__ssputs_r+0x70>
 800ddf4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ddf8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ddfc:	d026      	beq.n	800de4c <__ssputs_r+0x6c>
 800ddfe:	6965      	ldr	r5, [r4, #20]
 800de00:	6909      	ldr	r1, [r1, #16]
 800de02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800de06:	eba3 0901 	sub.w	r9, r3, r1
 800de0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800de0e:	1c7b      	adds	r3, r7, #1
 800de10:	444b      	add	r3, r9
 800de12:	106d      	asrs	r5, r5, #1
 800de14:	429d      	cmp	r5, r3
 800de16:	bf38      	it	cc
 800de18:	461d      	movcc	r5, r3
 800de1a:	0553      	lsls	r3, r2, #21
 800de1c:	d527      	bpl.n	800de6e <__ssputs_r+0x8e>
 800de1e:	4629      	mov	r1, r5
 800de20:	f7fd fdc8 	bl	800b9b4 <_malloc_r>
 800de24:	4606      	mov	r6, r0
 800de26:	b360      	cbz	r0, 800de82 <__ssputs_r+0xa2>
 800de28:	6921      	ldr	r1, [r4, #16]
 800de2a:	464a      	mov	r2, r9
 800de2c:	f7fe fd91 	bl	800c952 <memcpy>
 800de30:	89a3      	ldrh	r3, [r4, #12]
 800de32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800de36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de3a:	81a3      	strh	r3, [r4, #12]
 800de3c:	6126      	str	r6, [r4, #16]
 800de3e:	6165      	str	r5, [r4, #20]
 800de40:	444e      	add	r6, r9
 800de42:	eba5 0509 	sub.w	r5, r5, r9
 800de46:	6026      	str	r6, [r4, #0]
 800de48:	60a5      	str	r5, [r4, #8]
 800de4a:	463e      	mov	r6, r7
 800de4c:	42be      	cmp	r6, r7
 800de4e:	d900      	bls.n	800de52 <__ssputs_r+0x72>
 800de50:	463e      	mov	r6, r7
 800de52:	6820      	ldr	r0, [r4, #0]
 800de54:	4632      	mov	r2, r6
 800de56:	4641      	mov	r1, r8
 800de58:	f000 f9d8 	bl	800e20c <memmove>
 800de5c:	68a3      	ldr	r3, [r4, #8]
 800de5e:	1b9b      	subs	r3, r3, r6
 800de60:	60a3      	str	r3, [r4, #8]
 800de62:	6823      	ldr	r3, [r4, #0]
 800de64:	4433      	add	r3, r6
 800de66:	6023      	str	r3, [r4, #0]
 800de68:	2000      	movs	r0, #0
 800de6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de6e:	462a      	mov	r2, r5
 800de70:	f000 f9ff 	bl	800e272 <_realloc_r>
 800de74:	4606      	mov	r6, r0
 800de76:	2800      	cmp	r0, #0
 800de78:	d1e0      	bne.n	800de3c <__ssputs_r+0x5c>
 800de7a:	6921      	ldr	r1, [r4, #16]
 800de7c:	4650      	mov	r0, sl
 800de7e:	f7ff fbe3 	bl	800d648 <_free_r>
 800de82:	230c      	movs	r3, #12
 800de84:	f8ca 3000 	str.w	r3, [sl]
 800de88:	89a3      	ldrh	r3, [r4, #12]
 800de8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de8e:	81a3      	strh	r3, [r4, #12]
 800de90:	f04f 30ff 	mov.w	r0, #4294967295
 800de94:	e7e9      	b.n	800de6a <__ssputs_r+0x8a>
	...

0800de98 <_svfiprintf_r>:
 800de98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de9c:	4698      	mov	r8, r3
 800de9e:	898b      	ldrh	r3, [r1, #12]
 800dea0:	061b      	lsls	r3, r3, #24
 800dea2:	b09d      	sub	sp, #116	@ 0x74
 800dea4:	4607      	mov	r7, r0
 800dea6:	460d      	mov	r5, r1
 800dea8:	4614      	mov	r4, r2
 800deaa:	d510      	bpl.n	800dece <_svfiprintf_r+0x36>
 800deac:	690b      	ldr	r3, [r1, #16]
 800deae:	b973      	cbnz	r3, 800dece <_svfiprintf_r+0x36>
 800deb0:	2140      	movs	r1, #64	@ 0x40
 800deb2:	f7fd fd7f 	bl	800b9b4 <_malloc_r>
 800deb6:	6028      	str	r0, [r5, #0]
 800deb8:	6128      	str	r0, [r5, #16]
 800deba:	b930      	cbnz	r0, 800deca <_svfiprintf_r+0x32>
 800debc:	230c      	movs	r3, #12
 800debe:	603b      	str	r3, [r7, #0]
 800dec0:	f04f 30ff 	mov.w	r0, #4294967295
 800dec4:	b01d      	add	sp, #116	@ 0x74
 800dec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deca:	2340      	movs	r3, #64	@ 0x40
 800decc:	616b      	str	r3, [r5, #20]
 800dece:	2300      	movs	r3, #0
 800ded0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ded2:	2320      	movs	r3, #32
 800ded4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ded8:	f8cd 800c 	str.w	r8, [sp, #12]
 800dedc:	2330      	movs	r3, #48	@ 0x30
 800dede:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e07c <_svfiprintf_r+0x1e4>
 800dee2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dee6:	f04f 0901 	mov.w	r9, #1
 800deea:	4623      	mov	r3, r4
 800deec:	469a      	mov	sl, r3
 800deee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800def2:	b10a      	cbz	r2, 800def8 <_svfiprintf_r+0x60>
 800def4:	2a25      	cmp	r2, #37	@ 0x25
 800def6:	d1f9      	bne.n	800deec <_svfiprintf_r+0x54>
 800def8:	ebba 0b04 	subs.w	fp, sl, r4
 800defc:	d00b      	beq.n	800df16 <_svfiprintf_r+0x7e>
 800defe:	465b      	mov	r3, fp
 800df00:	4622      	mov	r2, r4
 800df02:	4629      	mov	r1, r5
 800df04:	4638      	mov	r0, r7
 800df06:	f7ff ff6b 	bl	800dde0 <__ssputs_r>
 800df0a:	3001      	adds	r0, #1
 800df0c:	f000 80a7 	beq.w	800e05e <_svfiprintf_r+0x1c6>
 800df10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df12:	445a      	add	r2, fp
 800df14:	9209      	str	r2, [sp, #36]	@ 0x24
 800df16:	f89a 3000 	ldrb.w	r3, [sl]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	f000 809f 	beq.w	800e05e <_svfiprintf_r+0x1c6>
 800df20:	2300      	movs	r3, #0
 800df22:	f04f 32ff 	mov.w	r2, #4294967295
 800df26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df2a:	f10a 0a01 	add.w	sl, sl, #1
 800df2e:	9304      	str	r3, [sp, #16]
 800df30:	9307      	str	r3, [sp, #28]
 800df32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800df36:	931a      	str	r3, [sp, #104]	@ 0x68
 800df38:	4654      	mov	r4, sl
 800df3a:	2205      	movs	r2, #5
 800df3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df40:	484e      	ldr	r0, [pc, #312]	@ (800e07c <_svfiprintf_r+0x1e4>)
 800df42:	f7f2 f955 	bl	80001f0 <memchr>
 800df46:	9a04      	ldr	r2, [sp, #16]
 800df48:	b9d8      	cbnz	r0, 800df82 <_svfiprintf_r+0xea>
 800df4a:	06d0      	lsls	r0, r2, #27
 800df4c:	bf44      	itt	mi
 800df4e:	2320      	movmi	r3, #32
 800df50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df54:	0711      	lsls	r1, r2, #28
 800df56:	bf44      	itt	mi
 800df58:	232b      	movmi	r3, #43	@ 0x2b
 800df5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df5e:	f89a 3000 	ldrb.w	r3, [sl]
 800df62:	2b2a      	cmp	r3, #42	@ 0x2a
 800df64:	d015      	beq.n	800df92 <_svfiprintf_r+0xfa>
 800df66:	9a07      	ldr	r2, [sp, #28]
 800df68:	4654      	mov	r4, sl
 800df6a:	2000      	movs	r0, #0
 800df6c:	f04f 0c0a 	mov.w	ip, #10
 800df70:	4621      	mov	r1, r4
 800df72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df76:	3b30      	subs	r3, #48	@ 0x30
 800df78:	2b09      	cmp	r3, #9
 800df7a:	d94b      	bls.n	800e014 <_svfiprintf_r+0x17c>
 800df7c:	b1b0      	cbz	r0, 800dfac <_svfiprintf_r+0x114>
 800df7e:	9207      	str	r2, [sp, #28]
 800df80:	e014      	b.n	800dfac <_svfiprintf_r+0x114>
 800df82:	eba0 0308 	sub.w	r3, r0, r8
 800df86:	fa09 f303 	lsl.w	r3, r9, r3
 800df8a:	4313      	orrs	r3, r2
 800df8c:	9304      	str	r3, [sp, #16]
 800df8e:	46a2      	mov	sl, r4
 800df90:	e7d2      	b.n	800df38 <_svfiprintf_r+0xa0>
 800df92:	9b03      	ldr	r3, [sp, #12]
 800df94:	1d19      	adds	r1, r3, #4
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	9103      	str	r1, [sp, #12]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	bfbb      	ittet	lt
 800df9e:	425b      	neglt	r3, r3
 800dfa0:	f042 0202 	orrlt.w	r2, r2, #2
 800dfa4:	9307      	strge	r3, [sp, #28]
 800dfa6:	9307      	strlt	r3, [sp, #28]
 800dfa8:	bfb8      	it	lt
 800dfaa:	9204      	strlt	r2, [sp, #16]
 800dfac:	7823      	ldrb	r3, [r4, #0]
 800dfae:	2b2e      	cmp	r3, #46	@ 0x2e
 800dfb0:	d10a      	bne.n	800dfc8 <_svfiprintf_r+0x130>
 800dfb2:	7863      	ldrb	r3, [r4, #1]
 800dfb4:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfb6:	d132      	bne.n	800e01e <_svfiprintf_r+0x186>
 800dfb8:	9b03      	ldr	r3, [sp, #12]
 800dfba:	1d1a      	adds	r2, r3, #4
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	9203      	str	r2, [sp, #12]
 800dfc0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dfc4:	3402      	adds	r4, #2
 800dfc6:	9305      	str	r3, [sp, #20]
 800dfc8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e08c <_svfiprintf_r+0x1f4>
 800dfcc:	7821      	ldrb	r1, [r4, #0]
 800dfce:	2203      	movs	r2, #3
 800dfd0:	4650      	mov	r0, sl
 800dfd2:	f7f2 f90d 	bl	80001f0 <memchr>
 800dfd6:	b138      	cbz	r0, 800dfe8 <_svfiprintf_r+0x150>
 800dfd8:	9b04      	ldr	r3, [sp, #16]
 800dfda:	eba0 000a 	sub.w	r0, r0, sl
 800dfde:	2240      	movs	r2, #64	@ 0x40
 800dfe0:	4082      	lsls	r2, r0
 800dfe2:	4313      	orrs	r3, r2
 800dfe4:	3401      	adds	r4, #1
 800dfe6:	9304      	str	r3, [sp, #16]
 800dfe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfec:	4824      	ldr	r0, [pc, #144]	@ (800e080 <_svfiprintf_r+0x1e8>)
 800dfee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dff2:	2206      	movs	r2, #6
 800dff4:	f7f2 f8fc 	bl	80001f0 <memchr>
 800dff8:	2800      	cmp	r0, #0
 800dffa:	d036      	beq.n	800e06a <_svfiprintf_r+0x1d2>
 800dffc:	4b21      	ldr	r3, [pc, #132]	@ (800e084 <_svfiprintf_r+0x1ec>)
 800dffe:	bb1b      	cbnz	r3, 800e048 <_svfiprintf_r+0x1b0>
 800e000:	9b03      	ldr	r3, [sp, #12]
 800e002:	3307      	adds	r3, #7
 800e004:	f023 0307 	bic.w	r3, r3, #7
 800e008:	3308      	adds	r3, #8
 800e00a:	9303      	str	r3, [sp, #12]
 800e00c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e00e:	4433      	add	r3, r6
 800e010:	9309      	str	r3, [sp, #36]	@ 0x24
 800e012:	e76a      	b.n	800deea <_svfiprintf_r+0x52>
 800e014:	fb0c 3202 	mla	r2, ip, r2, r3
 800e018:	460c      	mov	r4, r1
 800e01a:	2001      	movs	r0, #1
 800e01c:	e7a8      	b.n	800df70 <_svfiprintf_r+0xd8>
 800e01e:	2300      	movs	r3, #0
 800e020:	3401      	adds	r4, #1
 800e022:	9305      	str	r3, [sp, #20]
 800e024:	4619      	mov	r1, r3
 800e026:	f04f 0c0a 	mov.w	ip, #10
 800e02a:	4620      	mov	r0, r4
 800e02c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e030:	3a30      	subs	r2, #48	@ 0x30
 800e032:	2a09      	cmp	r2, #9
 800e034:	d903      	bls.n	800e03e <_svfiprintf_r+0x1a6>
 800e036:	2b00      	cmp	r3, #0
 800e038:	d0c6      	beq.n	800dfc8 <_svfiprintf_r+0x130>
 800e03a:	9105      	str	r1, [sp, #20]
 800e03c:	e7c4      	b.n	800dfc8 <_svfiprintf_r+0x130>
 800e03e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e042:	4604      	mov	r4, r0
 800e044:	2301      	movs	r3, #1
 800e046:	e7f0      	b.n	800e02a <_svfiprintf_r+0x192>
 800e048:	ab03      	add	r3, sp, #12
 800e04a:	9300      	str	r3, [sp, #0]
 800e04c:	462a      	mov	r2, r5
 800e04e:	4b0e      	ldr	r3, [pc, #56]	@ (800e088 <_svfiprintf_r+0x1f0>)
 800e050:	a904      	add	r1, sp, #16
 800e052:	4638      	mov	r0, r7
 800e054:	f7fd fe5e 	bl	800bd14 <_printf_float>
 800e058:	1c42      	adds	r2, r0, #1
 800e05a:	4606      	mov	r6, r0
 800e05c:	d1d6      	bne.n	800e00c <_svfiprintf_r+0x174>
 800e05e:	89ab      	ldrh	r3, [r5, #12]
 800e060:	065b      	lsls	r3, r3, #25
 800e062:	f53f af2d 	bmi.w	800dec0 <_svfiprintf_r+0x28>
 800e066:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e068:	e72c      	b.n	800dec4 <_svfiprintf_r+0x2c>
 800e06a:	ab03      	add	r3, sp, #12
 800e06c:	9300      	str	r3, [sp, #0]
 800e06e:	462a      	mov	r2, r5
 800e070:	4b05      	ldr	r3, [pc, #20]	@ (800e088 <_svfiprintf_r+0x1f0>)
 800e072:	a904      	add	r1, sp, #16
 800e074:	4638      	mov	r0, r7
 800e076:	f7fe f8e5 	bl	800c244 <_printf_i>
 800e07a:	e7ed      	b.n	800e058 <_svfiprintf_r+0x1c0>
 800e07c:	0800f040 	.word	0x0800f040
 800e080:	0800f04a 	.word	0x0800f04a
 800e084:	0800bd15 	.word	0x0800bd15
 800e088:	0800dde1 	.word	0x0800dde1
 800e08c:	0800f046 	.word	0x0800f046

0800e090 <__sflush_r>:
 800e090:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e098:	0716      	lsls	r6, r2, #28
 800e09a:	4605      	mov	r5, r0
 800e09c:	460c      	mov	r4, r1
 800e09e:	d454      	bmi.n	800e14a <__sflush_r+0xba>
 800e0a0:	684b      	ldr	r3, [r1, #4]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	dc02      	bgt.n	800e0ac <__sflush_r+0x1c>
 800e0a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	dd48      	ble.n	800e13e <__sflush_r+0xae>
 800e0ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e0ae:	2e00      	cmp	r6, #0
 800e0b0:	d045      	beq.n	800e13e <__sflush_r+0xae>
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e0b8:	682f      	ldr	r7, [r5, #0]
 800e0ba:	6a21      	ldr	r1, [r4, #32]
 800e0bc:	602b      	str	r3, [r5, #0]
 800e0be:	d030      	beq.n	800e122 <__sflush_r+0x92>
 800e0c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e0c2:	89a3      	ldrh	r3, [r4, #12]
 800e0c4:	0759      	lsls	r1, r3, #29
 800e0c6:	d505      	bpl.n	800e0d4 <__sflush_r+0x44>
 800e0c8:	6863      	ldr	r3, [r4, #4]
 800e0ca:	1ad2      	subs	r2, r2, r3
 800e0cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e0ce:	b10b      	cbz	r3, 800e0d4 <__sflush_r+0x44>
 800e0d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e0d2:	1ad2      	subs	r2, r2, r3
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e0d8:	6a21      	ldr	r1, [r4, #32]
 800e0da:	4628      	mov	r0, r5
 800e0dc:	47b0      	blx	r6
 800e0de:	1c43      	adds	r3, r0, #1
 800e0e0:	89a3      	ldrh	r3, [r4, #12]
 800e0e2:	d106      	bne.n	800e0f2 <__sflush_r+0x62>
 800e0e4:	6829      	ldr	r1, [r5, #0]
 800e0e6:	291d      	cmp	r1, #29
 800e0e8:	d82b      	bhi.n	800e142 <__sflush_r+0xb2>
 800e0ea:	4a2a      	ldr	r2, [pc, #168]	@ (800e194 <__sflush_r+0x104>)
 800e0ec:	410a      	asrs	r2, r1
 800e0ee:	07d6      	lsls	r6, r2, #31
 800e0f0:	d427      	bmi.n	800e142 <__sflush_r+0xb2>
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	6062      	str	r2, [r4, #4]
 800e0f6:	04d9      	lsls	r1, r3, #19
 800e0f8:	6922      	ldr	r2, [r4, #16]
 800e0fa:	6022      	str	r2, [r4, #0]
 800e0fc:	d504      	bpl.n	800e108 <__sflush_r+0x78>
 800e0fe:	1c42      	adds	r2, r0, #1
 800e100:	d101      	bne.n	800e106 <__sflush_r+0x76>
 800e102:	682b      	ldr	r3, [r5, #0]
 800e104:	b903      	cbnz	r3, 800e108 <__sflush_r+0x78>
 800e106:	6560      	str	r0, [r4, #84]	@ 0x54
 800e108:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e10a:	602f      	str	r7, [r5, #0]
 800e10c:	b1b9      	cbz	r1, 800e13e <__sflush_r+0xae>
 800e10e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e112:	4299      	cmp	r1, r3
 800e114:	d002      	beq.n	800e11c <__sflush_r+0x8c>
 800e116:	4628      	mov	r0, r5
 800e118:	f7ff fa96 	bl	800d648 <_free_r>
 800e11c:	2300      	movs	r3, #0
 800e11e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e120:	e00d      	b.n	800e13e <__sflush_r+0xae>
 800e122:	2301      	movs	r3, #1
 800e124:	4628      	mov	r0, r5
 800e126:	47b0      	blx	r6
 800e128:	4602      	mov	r2, r0
 800e12a:	1c50      	adds	r0, r2, #1
 800e12c:	d1c9      	bne.n	800e0c2 <__sflush_r+0x32>
 800e12e:	682b      	ldr	r3, [r5, #0]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d0c6      	beq.n	800e0c2 <__sflush_r+0x32>
 800e134:	2b1d      	cmp	r3, #29
 800e136:	d001      	beq.n	800e13c <__sflush_r+0xac>
 800e138:	2b16      	cmp	r3, #22
 800e13a:	d11e      	bne.n	800e17a <__sflush_r+0xea>
 800e13c:	602f      	str	r7, [r5, #0]
 800e13e:	2000      	movs	r0, #0
 800e140:	e022      	b.n	800e188 <__sflush_r+0xf8>
 800e142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e146:	b21b      	sxth	r3, r3
 800e148:	e01b      	b.n	800e182 <__sflush_r+0xf2>
 800e14a:	690f      	ldr	r7, [r1, #16]
 800e14c:	2f00      	cmp	r7, #0
 800e14e:	d0f6      	beq.n	800e13e <__sflush_r+0xae>
 800e150:	0793      	lsls	r3, r2, #30
 800e152:	680e      	ldr	r6, [r1, #0]
 800e154:	bf08      	it	eq
 800e156:	694b      	ldreq	r3, [r1, #20]
 800e158:	600f      	str	r7, [r1, #0]
 800e15a:	bf18      	it	ne
 800e15c:	2300      	movne	r3, #0
 800e15e:	eba6 0807 	sub.w	r8, r6, r7
 800e162:	608b      	str	r3, [r1, #8]
 800e164:	f1b8 0f00 	cmp.w	r8, #0
 800e168:	dde9      	ble.n	800e13e <__sflush_r+0xae>
 800e16a:	6a21      	ldr	r1, [r4, #32]
 800e16c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e16e:	4643      	mov	r3, r8
 800e170:	463a      	mov	r2, r7
 800e172:	4628      	mov	r0, r5
 800e174:	47b0      	blx	r6
 800e176:	2800      	cmp	r0, #0
 800e178:	dc08      	bgt.n	800e18c <__sflush_r+0xfc>
 800e17a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e17e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e182:	81a3      	strh	r3, [r4, #12]
 800e184:	f04f 30ff 	mov.w	r0, #4294967295
 800e188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e18c:	4407      	add	r7, r0
 800e18e:	eba8 0800 	sub.w	r8, r8, r0
 800e192:	e7e7      	b.n	800e164 <__sflush_r+0xd4>
 800e194:	dfbffffe 	.word	0xdfbffffe

0800e198 <_fflush_r>:
 800e198:	b538      	push	{r3, r4, r5, lr}
 800e19a:	690b      	ldr	r3, [r1, #16]
 800e19c:	4605      	mov	r5, r0
 800e19e:	460c      	mov	r4, r1
 800e1a0:	b913      	cbnz	r3, 800e1a8 <_fflush_r+0x10>
 800e1a2:	2500      	movs	r5, #0
 800e1a4:	4628      	mov	r0, r5
 800e1a6:	bd38      	pop	{r3, r4, r5, pc}
 800e1a8:	b118      	cbz	r0, 800e1b2 <_fflush_r+0x1a>
 800e1aa:	6a03      	ldr	r3, [r0, #32]
 800e1ac:	b90b      	cbnz	r3, 800e1b2 <_fflush_r+0x1a>
 800e1ae:	f7fe f9f5 	bl	800c59c <__sinit>
 800e1b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d0f3      	beq.n	800e1a2 <_fflush_r+0xa>
 800e1ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e1bc:	07d0      	lsls	r0, r2, #31
 800e1be:	d404      	bmi.n	800e1ca <_fflush_r+0x32>
 800e1c0:	0599      	lsls	r1, r3, #22
 800e1c2:	d402      	bmi.n	800e1ca <_fflush_r+0x32>
 800e1c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1c6:	f7fe fbc2 	bl	800c94e <__retarget_lock_acquire_recursive>
 800e1ca:	4628      	mov	r0, r5
 800e1cc:	4621      	mov	r1, r4
 800e1ce:	f7ff ff5f 	bl	800e090 <__sflush_r>
 800e1d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1d4:	07da      	lsls	r2, r3, #31
 800e1d6:	4605      	mov	r5, r0
 800e1d8:	d4e4      	bmi.n	800e1a4 <_fflush_r+0xc>
 800e1da:	89a3      	ldrh	r3, [r4, #12]
 800e1dc:	059b      	lsls	r3, r3, #22
 800e1de:	d4e1      	bmi.n	800e1a4 <_fflush_r+0xc>
 800e1e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1e2:	f7fe fbb5 	bl	800c950 <__retarget_lock_release_recursive>
 800e1e6:	e7dd      	b.n	800e1a4 <_fflush_r+0xc>

0800e1e8 <fiprintf>:
 800e1e8:	b40e      	push	{r1, r2, r3}
 800e1ea:	b503      	push	{r0, r1, lr}
 800e1ec:	4601      	mov	r1, r0
 800e1ee:	ab03      	add	r3, sp, #12
 800e1f0:	4805      	ldr	r0, [pc, #20]	@ (800e208 <fiprintf+0x20>)
 800e1f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1f6:	6800      	ldr	r0, [r0, #0]
 800e1f8:	9301      	str	r3, [sp, #4]
 800e1fa:	f000 f89f 	bl	800e33c <_vfiprintf_r>
 800e1fe:	b002      	add	sp, #8
 800e200:	f85d eb04 	ldr.w	lr, [sp], #4
 800e204:	b003      	add	sp, #12
 800e206:	4770      	bx	lr
 800e208:	20000140 	.word	0x20000140

0800e20c <memmove>:
 800e20c:	4288      	cmp	r0, r1
 800e20e:	b510      	push	{r4, lr}
 800e210:	eb01 0402 	add.w	r4, r1, r2
 800e214:	d902      	bls.n	800e21c <memmove+0x10>
 800e216:	4284      	cmp	r4, r0
 800e218:	4623      	mov	r3, r4
 800e21a:	d807      	bhi.n	800e22c <memmove+0x20>
 800e21c:	1e43      	subs	r3, r0, #1
 800e21e:	42a1      	cmp	r1, r4
 800e220:	d008      	beq.n	800e234 <memmove+0x28>
 800e222:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e226:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e22a:	e7f8      	b.n	800e21e <memmove+0x12>
 800e22c:	4402      	add	r2, r0
 800e22e:	4601      	mov	r1, r0
 800e230:	428a      	cmp	r2, r1
 800e232:	d100      	bne.n	800e236 <memmove+0x2a>
 800e234:	bd10      	pop	{r4, pc}
 800e236:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e23a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e23e:	e7f7      	b.n	800e230 <memmove+0x24>

0800e240 <abort>:
 800e240:	b508      	push	{r3, lr}
 800e242:	2006      	movs	r0, #6
 800e244:	f000 fa4e 	bl	800e6e4 <raise>
 800e248:	2001      	movs	r0, #1
 800e24a:	f7f3 fd9b 	bl	8001d84 <_exit>

0800e24e <__ascii_mbtowc>:
 800e24e:	b082      	sub	sp, #8
 800e250:	b901      	cbnz	r1, 800e254 <__ascii_mbtowc+0x6>
 800e252:	a901      	add	r1, sp, #4
 800e254:	b142      	cbz	r2, 800e268 <__ascii_mbtowc+0x1a>
 800e256:	b14b      	cbz	r3, 800e26c <__ascii_mbtowc+0x1e>
 800e258:	7813      	ldrb	r3, [r2, #0]
 800e25a:	600b      	str	r3, [r1, #0]
 800e25c:	7812      	ldrb	r2, [r2, #0]
 800e25e:	1e10      	subs	r0, r2, #0
 800e260:	bf18      	it	ne
 800e262:	2001      	movne	r0, #1
 800e264:	b002      	add	sp, #8
 800e266:	4770      	bx	lr
 800e268:	4610      	mov	r0, r2
 800e26a:	e7fb      	b.n	800e264 <__ascii_mbtowc+0x16>
 800e26c:	f06f 0001 	mvn.w	r0, #1
 800e270:	e7f8      	b.n	800e264 <__ascii_mbtowc+0x16>

0800e272 <_realloc_r>:
 800e272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e276:	4680      	mov	r8, r0
 800e278:	4615      	mov	r5, r2
 800e27a:	460c      	mov	r4, r1
 800e27c:	b921      	cbnz	r1, 800e288 <_realloc_r+0x16>
 800e27e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e282:	4611      	mov	r1, r2
 800e284:	f7fd bb96 	b.w	800b9b4 <_malloc_r>
 800e288:	b92a      	cbnz	r2, 800e296 <_realloc_r+0x24>
 800e28a:	f7ff f9dd 	bl	800d648 <_free_r>
 800e28e:	2400      	movs	r4, #0
 800e290:	4620      	mov	r0, r4
 800e292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e296:	f000 fa41 	bl	800e71c <_malloc_usable_size_r>
 800e29a:	4285      	cmp	r5, r0
 800e29c:	4606      	mov	r6, r0
 800e29e:	d802      	bhi.n	800e2a6 <_realloc_r+0x34>
 800e2a0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e2a4:	d8f4      	bhi.n	800e290 <_realloc_r+0x1e>
 800e2a6:	4629      	mov	r1, r5
 800e2a8:	4640      	mov	r0, r8
 800e2aa:	f7fd fb83 	bl	800b9b4 <_malloc_r>
 800e2ae:	4607      	mov	r7, r0
 800e2b0:	2800      	cmp	r0, #0
 800e2b2:	d0ec      	beq.n	800e28e <_realloc_r+0x1c>
 800e2b4:	42b5      	cmp	r5, r6
 800e2b6:	462a      	mov	r2, r5
 800e2b8:	4621      	mov	r1, r4
 800e2ba:	bf28      	it	cs
 800e2bc:	4632      	movcs	r2, r6
 800e2be:	f7fe fb48 	bl	800c952 <memcpy>
 800e2c2:	4621      	mov	r1, r4
 800e2c4:	4640      	mov	r0, r8
 800e2c6:	f7ff f9bf 	bl	800d648 <_free_r>
 800e2ca:	463c      	mov	r4, r7
 800e2cc:	e7e0      	b.n	800e290 <_realloc_r+0x1e>

0800e2ce <__ascii_wctomb>:
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	4608      	mov	r0, r1
 800e2d2:	b141      	cbz	r1, 800e2e6 <__ascii_wctomb+0x18>
 800e2d4:	2aff      	cmp	r2, #255	@ 0xff
 800e2d6:	d904      	bls.n	800e2e2 <__ascii_wctomb+0x14>
 800e2d8:	228a      	movs	r2, #138	@ 0x8a
 800e2da:	601a      	str	r2, [r3, #0]
 800e2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e2e0:	4770      	bx	lr
 800e2e2:	700a      	strb	r2, [r1, #0]
 800e2e4:	2001      	movs	r0, #1
 800e2e6:	4770      	bx	lr

0800e2e8 <__sfputc_r>:
 800e2e8:	6893      	ldr	r3, [r2, #8]
 800e2ea:	3b01      	subs	r3, #1
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	b410      	push	{r4}
 800e2f0:	6093      	str	r3, [r2, #8]
 800e2f2:	da08      	bge.n	800e306 <__sfputc_r+0x1e>
 800e2f4:	6994      	ldr	r4, [r2, #24]
 800e2f6:	42a3      	cmp	r3, r4
 800e2f8:	db01      	blt.n	800e2fe <__sfputc_r+0x16>
 800e2fa:	290a      	cmp	r1, #10
 800e2fc:	d103      	bne.n	800e306 <__sfputc_r+0x1e>
 800e2fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e302:	f000 b933 	b.w	800e56c <__swbuf_r>
 800e306:	6813      	ldr	r3, [r2, #0]
 800e308:	1c58      	adds	r0, r3, #1
 800e30a:	6010      	str	r0, [r2, #0]
 800e30c:	7019      	strb	r1, [r3, #0]
 800e30e:	4608      	mov	r0, r1
 800e310:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e314:	4770      	bx	lr

0800e316 <__sfputs_r>:
 800e316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e318:	4606      	mov	r6, r0
 800e31a:	460f      	mov	r7, r1
 800e31c:	4614      	mov	r4, r2
 800e31e:	18d5      	adds	r5, r2, r3
 800e320:	42ac      	cmp	r4, r5
 800e322:	d101      	bne.n	800e328 <__sfputs_r+0x12>
 800e324:	2000      	movs	r0, #0
 800e326:	e007      	b.n	800e338 <__sfputs_r+0x22>
 800e328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e32c:	463a      	mov	r2, r7
 800e32e:	4630      	mov	r0, r6
 800e330:	f7ff ffda 	bl	800e2e8 <__sfputc_r>
 800e334:	1c43      	adds	r3, r0, #1
 800e336:	d1f3      	bne.n	800e320 <__sfputs_r+0xa>
 800e338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e33c <_vfiprintf_r>:
 800e33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e340:	460d      	mov	r5, r1
 800e342:	b09d      	sub	sp, #116	@ 0x74
 800e344:	4614      	mov	r4, r2
 800e346:	4698      	mov	r8, r3
 800e348:	4606      	mov	r6, r0
 800e34a:	b118      	cbz	r0, 800e354 <_vfiprintf_r+0x18>
 800e34c:	6a03      	ldr	r3, [r0, #32]
 800e34e:	b90b      	cbnz	r3, 800e354 <_vfiprintf_r+0x18>
 800e350:	f7fe f924 	bl	800c59c <__sinit>
 800e354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e356:	07d9      	lsls	r1, r3, #31
 800e358:	d405      	bmi.n	800e366 <_vfiprintf_r+0x2a>
 800e35a:	89ab      	ldrh	r3, [r5, #12]
 800e35c:	059a      	lsls	r2, r3, #22
 800e35e:	d402      	bmi.n	800e366 <_vfiprintf_r+0x2a>
 800e360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e362:	f7fe faf4 	bl	800c94e <__retarget_lock_acquire_recursive>
 800e366:	89ab      	ldrh	r3, [r5, #12]
 800e368:	071b      	lsls	r3, r3, #28
 800e36a:	d501      	bpl.n	800e370 <_vfiprintf_r+0x34>
 800e36c:	692b      	ldr	r3, [r5, #16]
 800e36e:	b99b      	cbnz	r3, 800e398 <_vfiprintf_r+0x5c>
 800e370:	4629      	mov	r1, r5
 800e372:	4630      	mov	r0, r6
 800e374:	f000 f938 	bl	800e5e8 <__swsetup_r>
 800e378:	b170      	cbz	r0, 800e398 <_vfiprintf_r+0x5c>
 800e37a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e37c:	07dc      	lsls	r4, r3, #31
 800e37e:	d504      	bpl.n	800e38a <_vfiprintf_r+0x4e>
 800e380:	f04f 30ff 	mov.w	r0, #4294967295
 800e384:	b01d      	add	sp, #116	@ 0x74
 800e386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e38a:	89ab      	ldrh	r3, [r5, #12]
 800e38c:	0598      	lsls	r0, r3, #22
 800e38e:	d4f7      	bmi.n	800e380 <_vfiprintf_r+0x44>
 800e390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e392:	f7fe fadd 	bl	800c950 <__retarget_lock_release_recursive>
 800e396:	e7f3      	b.n	800e380 <_vfiprintf_r+0x44>
 800e398:	2300      	movs	r3, #0
 800e39a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e39c:	2320      	movs	r3, #32
 800e39e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e3a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e3a6:	2330      	movs	r3, #48	@ 0x30
 800e3a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e558 <_vfiprintf_r+0x21c>
 800e3ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e3b0:	f04f 0901 	mov.w	r9, #1
 800e3b4:	4623      	mov	r3, r4
 800e3b6:	469a      	mov	sl, r3
 800e3b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e3bc:	b10a      	cbz	r2, 800e3c2 <_vfiprintf_r+0x86>
 800e3be:	2a25      	cmp	r2, #37	@ 0x25
 800e3c0:	d1f9      	bne.n	800e3b6 <_vfiprintf_r+0x7a>
 800e3c2:	ebba 0b04 	subs.w	fp, sl, r4
 800e3c6:	d00b      	beq.n	800e3e0 <_vfiprintf_r+0xa4>
 800e3c8:	465b      	mov	r3, fp
 800e3ca:	4622      	mov	r2, r4
 800e3cc:	4629      	mov	r1, r5
 800e3ce:	4630      	mov	r0, r6
 800e3d0:	f7ff ffa1 	bl	800e316 <__sfputs_r>
 800e3d4:	3001      	adds	r0, #1
 800e3d6:	f000 80a7 	beq.w	800e528 <_vfiprintf_r+0x1ec>
 800e3da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3dc:	445a      	add	r2, fp
 800e3de:	9209      	str	r2, [sp, #36]	@ 0x24
 800e3e0:	f89a 3000 	ldrb.w	r3, [sl]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	f000 809f 	beq.w	800e528 <_vfiprintf_r+0x1ec>
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e3f4:	f10a 0a01 	add.w	sl, sl, #1
 800e3f8:	9304      	str	r3, [sp, #16]
 800e3fa:	9307      	str	r3, [sp, #28]
 800e3fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e400:	931a      	str	r3, [sp, #104]	@ 0x68
 800e402:	4654      	mov	r4, sl
 800e404:	2205      	movs	r2, #5
 800e406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e40a:	4853      	ldr	r0, [pc, #332]	@ (800e558 <_vfiprintf_r+0x21c>)
 800e40c:	f7f1 fef0 	bl	80001f0 <memchr>
 800e410:	9a04      	ldr	r2, [sp, #16]
 800e412:	b9d8      	cbnz	r0, 800e44c <_vfiprintf_r+0x110>
 800e414:	06d1      	lsls	r1, r2, #27
 800e416:	bf44      	itt	mi
 800e418:	2320      	movmi	r3, #32
 800e41a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e41e:	0713      	lsls	r3, r2, #28
 800e420:	bf44      	itt	mi
 800e422:	232b      	movmi	r3, #43	@ 0x2b
 800e424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e428:	f89a 3000 	ldrb.w	r3, [sl]
 800e42c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e42e:	d015      	beq.n	800e45c <_vfiprintf_r+0x120>
 800e430:	9a07      	ldr	r2, [sp, #28]
 800e432:	4654      	mov	r4, sl
 800e434:	2000      	movs	r0, #0
 800e436:	f04f 0c0a 	mov.w	ip, #10
 800e43a:	4621      	mov	r1, r4
 800e43c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e440:	3b30      	subs	r3, #48	@ 0x30
 800e442:	2b09      	cmp	r3, #9
 800e444:	d94b      	bls.n	800e4de <_vfiprintf_r+0x1a2>
 800e446:	b1b0      	cbz	r0, 800e476 <_vfiprintf_r+0x13a>
 800e448:	9207      	str	r2, [sp, #28]
 800e44a:	e014      	b.n	800e476 <_vfiprintf_r+0x13a>
 800e44c:	eba0 0308 	sub.w	r3, r0, r8
 800e450:	fa09 f303 	lsl.w	r3, r9, r3
 800e454:	4313      	orrs	r3, r2
 800e456:	9304      	str	r3, [sp, #16]
 800e458:	46a2      	mov	sl, r4
 800e45a:	e7d2      	b.n	800e402 <_vfiprintf_r+0xc6>
 800e45c:	9b03      	ldr	r3, [sp, #12]
 800e45e:	1d19      	adds	r1, r3, #4
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	9103      	str	r1, [sp, #12]
 800e464:	2b00      	cmp	r3, #0
 800e466:	bfbb      	ittet	lt
 800e468:	425b      	neglt	r3, r3
 800e46a:	f042 0202 	orrlt.w	r2, r2, #2
 800e46e:	9307      	strge	r3, [sp, #28]
 800e470:	9307      	strlt	r3, [sp, #28]
 800e472:	bfb8      	it	lt
 800e474:	9204      	strlt	r2, [sp, #16]
 800e476:	7823      	ldrb	r3, [r4, #0]
 800e478:	2b2e      	cmp	r3, #46	@ 0x2e
 800e47a:	d10a      	bne.n	800e492 <_vfiprintf_r+0x156>
 800e47c:	7863      	ldrb	r3, [r4, #1]
 800e47e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e480:	d132      	bne.n	800e4e8 <_vfiprintf_r+0x1ac>
 800e482:	9b03      	ldr	r3, [sp, #12]
 800e484:	1d1a      	adds	r2, r3, #4
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	9203      	str	r2, [sp, #12]
 800e48a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e48e:	3402      	adds	r4, #2
 800e490:	9305      	str	r3, [sp, #20]
 800e492:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e568 <_vfiprintf_r+0x22c>
 800e496:	7821      	ldrb	r1, [r4, #0]
 800e498:	2203      	movs	r2, #3
 800e49a:	4650      	mov	r0, sl
 800e49c:	f7f1 fea8 	bl	80001f0 <memchr>
 800e4a0:	b138      	cbz	r0, 800e4b2 <_vfiprintf_r+0x176>
 800e4a2:	9b04      	ldr	r3, [sp, #16]
 800e4a4:	eba0 000a 	sub.w	r0, r0, sl
 800e4a8:	2240      	movs	r2, #64	@ 0x40
 800e4aa:	4082      	lsls	r2, r0
 800e4ac:	4313      	orrs	r3, r2
 800e4ae:	3401      	adds	r4, #1
 800e4b0:	9304      	str	r3, [sp, #16]
 800e4b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4b6:	4829      	ldr	r0, [pc, #164]	@ (800e55c <_vfiprintf_r+0x220>)
 800e4b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e4bc:	2206      	movs	r2, #6
 800e4be:	f7f1 fe97 	bl	80001f0 <memchr>
 800e4c2:	2800      	cmp	r0, #0
 800e4c4:	d03f      	beq.n	800e546 <_vfiprintf_r+0x20a>
 800e4c6:	4b26      	ldr	r3, [pc, #152]	@ (800e560 <_vfiprintf_r+0x224>)
 800e4c8:	bb1b      	cbnz	r3, 800e512 <_vfiprintf_r+0x1d6>
 800e4ca:	9b03      	ldr	r3, [sp, #12]
 800e4cc:	3307      	adds	r3, #7
 800e4ce:	f023 0307 	bic.w	r3, r3, #7
 800e4d2:	3308      	adds	r3, #8
 800e4d4:	9303      	str	r3, [sp, #12]
 800e4d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4d8:	443b      	add	r3, r7
 800e4da:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4dc:	e76a      	b.n	800e3b4 <_vfiprintf_r+0x78>
 800e4de:	fb0c 3202 	mla	r2, ip, r2, r3
 800e4e2:	460c      	mov	r4, r1
 800e4e4:	2001      	movs	r0, #1
 800e4e6:	e7a8      	b.n	800e43a <_vfiprintf_r+0xfe>
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	3401      	adds	r4, #1
 800e4ec:	9305      	str	r3, [sp, #20]
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	f04f 0c0a 	mov.w	ip, #10
 800e4f4:	4620      	mov	r0, r4
 800e4f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e4fa:	3a30      	subs	r2, #48	@ 0x30
 800e4fc:	2a09      	cmp	r2, #9
 800e4fe:	d903      	bls.n	800e508 <_vfiprintf_r+0x1cc>
 800e500:	2b00      	cmp	r3, #0
 800e502:	d0c6      	beq.n	800e492 <_vfiprintf_r+0x156>
 800e504:	9105      	str	r1, [sp, #20]
 800e506:	e7c4      	b.n	800e492 <_vfiprintf_r+0x156>
 800e508:	fb0c 2101 	mla	r1, ip, r1, r2
 800e50c:	4604      	mov	r4, r0
 800e50e:	2301      	movs	r3, #1
 800e510:	e7f0      	b.n	800e4f4 <_vfiprintf_r+0x1b8>
 800e512:	ab03      	add	r3, sp, #12
 800e514:	9300      	str	r3, [sp, #0]
 800e516:	462a      	mov	r2, r5
 800e518:	4b12      	ldr	r3, [pc, #72]	@ (800e564 <_vfiprintf_r+0x228>)
 800e51a:	a904      	add	r1, sp, #16
 800e51c:	4630      	mov	r0, r6
 800e51e:	f7fd fbf9 	bl	800bd14 <_printf_float>
 800e522:	4607      	mov	r7, r0
 800e524:	1c78      	adds	r0, r7, #1
 800e526:	d1d6      	bne.n	800e4d6 <_vfiprintf_r+0x19a>
 800e528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e52a:	07d9      	lsls	r1, r3, #31
 800e52c:	d405      	bmi.n	800e53a <_vfiprintf_r+0x1fe>
 800e52e:	89ab      	ldrh	r3, [r5, #12]
 800e530:	059a      	lsls	r2, r3, #22
 800e532:	d402      	bmi.n	800e53a <_vfiprintf_r+0x1fe>
 800e534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e536:	f7fe fa0b 	bl	800c950 <__retarget_lock_release_recursive>
 800e53a:	89ab      	ldrh	r3, [r5, #12]
 800e53c:	065b      	lsls	r3, r3, #25
 800e53e:	f53f af1f 	bmi.w	800e380 <_vfiprintf_r+0x44>
 800e542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e544:	e71e      	b.n	800e384 <_vfiprintf_r+0x48>
 800e546:	ab03      	add	r3, sp, #12
 800e548:	9300      	str	r3, [sp, #0]
 800e54a:	462a      	mov	r2, r5
 800e54c:	4b05      	ldr	r3, [pc, #20]	@ (800e564 <_vfiprintf_r+0x228>)
 800e54e:	a904      	add	r1, sp, #16
 800e550:	4630      	mov	r0, r6
 800e552:	f7fd fe77 	bl	800c244 <_printf_i>
 800e556:	e7e4      	b.n	800e522 <_vfiprintf_r+0x1e6>
 800e558:	0800f040 	.word	0x0800f040
 800e55c:	0800f04a 	.word	0x0800f04a
 800e560:	0800bd15 	.word	0x0800bd15
 800e564:	0800e317 	.word	0x0800e317
 800e568:	0800f046 	.word	0x0800f046

0800e56c <__swbuf_r>:
 800e56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e56e:	460e      	mov	r6, r1
 800e570:	4614      	mov	r4, r2
 800e572:	4605      	mov	r5, r0
 800e574:	b118      	cbz	r0, 800e57e <__swbuf_r+0x12>
 800e576:	6a03      	ldr	r3, [r0, #32]
 800e578:	b90b      	cbnz	r3, 800e57e <__swbuf_r+0x12>
 800e57a:	f7fe f80f 	bl	800c59c <__sinit>
 800e57e:	69a3      	ldr	r3, [r4, #24]
 800e580:	60a3      	str	r3, [r4, #8]
 800e582:	89a3      	ldrh	r3, [r4, #12]
 800e584:	071a      	lsls	r2, r3, #28
 800e586:	d501      	bpl.n	800e58c <__swbuf_r+0x20>
 800e588:	6923      	ldr	r3, [r4, #16]
 800e58a:	b943      	cbnz	r3, 800e59e <__swbuf_r+0x32>
 800e58c:	4621      	mov	r1, r4
 800e58e:	4628      	mov	r0, r5
 800e590:	f000 f82a 	bl	800e5e8 <__swsetup_r>
 800e594:	b118      	cbz	r0, 800e59e <__swbuf_r+0x32>
 800e596:	f04f 37ff 	mov.w	r7, #4294967295
 800e59a:	4638      	mov	r0, r7
 800e59c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e59e:	6823      	ldr	r3, [r4, #0]
 800e5a0:	6922      	ldr	r2, [r4, #16]
 800e5a2:	1a98      	subs	r0, r3, r2
 800e5a4:	6963      	ldr	r3, [r4, #20]
 800e5a6:	b2f6      	uxtb	r6, r6
 800e5a8:	4283      	cmp	r3, r0
 800e5aa:	4637      	mov	r7, r6
 800e5ac:	dc05      	bgt.n	800e5ba <__swbuf_r+0x4e>
 800e5ae:	4621      	mov	r1, r4
 800e5b0:	4628      	mov	r0, r5
 800e5b2:	f7ff fdf1 	bl	800e198 <_fflush_r>
 800e5b6:	2800      	cmp	r0, #0
 800e5b8:	d1ed      	bne.n	800e596 <__swbuf_r+0x2a>
 800e5ba:	68a3      	ldr	r3, [r4, #8]
 800e5bc:	3b01      	subs	r3, #1
 800e5be:	60a3      	str	r3, [r4, #8]
 800e5c0:	6823      	ldr	r3, [r4, #0]
 800e5c2:	1c5a      	adds	r2, r3, #1
 800e5c4:	6022      	str	r2, [r4, #0]
 800e5c6:	701e      	strb	r6, [r3, #0]
 800e5c8:	6962      	ldr	r2, [r4, #20]
 800e5ca:	1c43      	adds	r3, r0, #1
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d004      	beq.n	800e5da <__swbuf_r+0x6e>
 800e5d0:	89a3      	ldrh	r3, [r4, #12]
 800e5d2:	07db      	lsls	r3, r3, #31
 800e5d4:	d5e1      	bpl.n	800e59a <__swbuf_r+0x2e>
 800e5d6:	2e0a      	cmp	r6, #10
 800e5d8:	d1df      	bne.n	800e59a <__swbuf_r+0x2e>
 800e5da:	4621      	mov	r1, r4
 800e5dc:	4628      	mov	r0, r5
 800e5de:	f7ff fddb 	bl	800e198 <_fflush_r>
 800e5e2:	2800      	cmp	r0, #0
 800e5e4:	d0d9      	beq.n	800e59a <__swbuf_r+0x2e>
 800e5e6:	e7d6      	b.n	800e596 <__swbuf_r+0x2a>

0800e5e8 <__swsetup_r>:
 800e5e8:	b538      	push	{r3, r4, r5, lr}
 800e5ea:	4b29      	ldr	r3, [pc, #164]	@ (800e690 <__swsetup_r+0xa8>)
 800e5ec:	4605      	mov	r5, r0
 800e5ee:	6818      	ldr	r0, [r3, #0]
 800e5f0:	460c      	mov	r4, r1
 800e5f2:	b118      	cbz	r0, 800e5fc <__swsetup_r+0x14>
 800e5f4:	6a03      	ldr	r3, [r0, #32]
 800e5f6:	b90b      	cbnz	r3, 800e5fc <__swsetup_r+0x14>
 800e5f8:	f7fd ffd0 	bl	800c59c <__sinit>
 800e5fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e600:	0719      	lsls	r1, r3, #28
 800e602:	d422      	bmi.n	800e64a <__swsetup_r+0x62>
 800e604:	06da      	lsls	r2, r3, #27
 800e606:	d407      	bmi.n	800e618 <__swsetup_r+0x30>
 800e608:	2209      	movs	r2, #9
 800e60a:	602a      	str	r2, [r5, #0]
 800e60c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e610:	81a3      	strh	r3, [r4, #12]
 800e612:	f04f 30ff 	mov.w	r0, #4294967295
 800e616:	e033      	b.n	800e680 <__swsetup_r+0x98>
 800e618:	0758      	lsls	r0, r3, #29
 800e61a:	d512      	bpl.n	800e642 <__swsetup_r+0x5a>
 800e61c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e61e:	b141      	cbz	r1, 800e632 <__swsetup_r+0x4a>
 800e620:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e624:	4299      	cmp	r1, r3
 800e626:	d002      	beq.n	800e62e <__swsetup_r+0x46>
 800e628:	4628      	mov	r0, r5
 800e62a:	f7ff f80d 	bl	800d648 <_free_r>
 800e62e:	2300      	movs	r3, #0
 800e630:	6363      	str	r3, [r4, #52]	@ 0x34
 800e632:	89a3      	ldrh	r3, [r4, #12]
 800e634:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e638:	81a3      	strh	r3, [r4, #12]
 800e63a:	2300      	movs	r3, #0
 800e63c:	6063      	str	r3, [r4, #4]
 800e63e:	6923      	ldr	r3, [r4, #16]
 800e640:	6023      	str	r3, [r4, #0]
 800e642:	89a3      	ldrh	r3, [r4, #12]
 800e644:	f043 0308 	orr.w	r3, r3, #8
 800e648:	81a3      	strh	r3, [r4, #12]
 800e64a:	6923      	ldr	r3, [r4, #16]
 800e64c:	b94b      	cbnz	r3, 800e662 <__swsetup_r+0x7a>
 800e64e:	89a3      	ldrh	r3, [r4, #12]
 800e650:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e658:	d003      	beq.n	800e662 <__swsetup_r+0x7a>
 800e65a:	4621      	mov	r1, r4
 800e65c:	4628      	mov	r0, r5
 800e65e:	f000 f88b 	bl	800e778 <__smakebuf_r>
 800e662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e666:	f013 0201 	ands.w	r2, r3, #1
 800e66a:	d00a      	beq.n	800e682 <__swsetup_r+0x9a>
 800e66c:	2200      	movs	r2, #0
 800e66e:	60a2      	str	r2, [r4, #8]
 800e670:	6962      	ldr	r2, [r4, #20]
 800e672:	4252      	negs	r2, r2
 800e674:	61a2      	str	r2, [r4, #24]
 800e676:	6922      	ldr	r2, [r4, #16]
 800e678:	b942      	cbnz	r2, 800e68c <__swsetup_r+0xa4>
 800e67a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e67e:	d1c5      	bne.n	800e60c <__swsetup_r+0x24>
 800e680:	bd38      	pop	{r3, r4, r5, pc}
 800e682:	0799      	lsls	r1, r3, #30
 800e684:	bf58      	it	pl
 800e686:	6962      	ldrpl	r2, [r4, #20]
 800e688:	60a2      	str	r2, [r4, #8]
 800e68a:	e7f4      	b.n	800e676 <__swsetup_r+0x8e>
 800e68c:	2000      	movs	r0, #0
 800e68e:	e7f7      	b.n	800e680 <__swsetup_r+0x98>
 800e690:	20000140 	.word	0x20000140

0800e694 <_raise_r>:
 800e694:	291f      	cmp	r1, #31
 800e696:	b538      	push	{r3, r4, r5, lr}
 800e698:	4605      	mov	r5, r0
 800e69a:	460c      	mov	r4, r1
 800e69c:	d904      	bls.n	800e6a8 <_raise_r+0x14>
 800e69e:	2316      	movs	r3, #22
 800e6a0:	6003      	str	r3, [r0, #0]
 800e6a2:	f04f 30ff 	mov.w	r0, #4294967295
 800e6a6:	bd38      	pop	{r3, r4, r5, pc}
 800e6a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e6aa:	b112      	cbz	r2, 800e6b2 <_raise_r+0x1e>
 800e6ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e6b0:	b94b      	cbnz	r3, 800e6c6 <_raise_r+0x32>
 800e6b2:	4628      	mov	r0, r5
 800e6b4:	f000 f830 	bl	800e718 <_getpid_r>
 800e6b8:	4622      	mov	r2, r4
 800e6ba:	4601      	mov	r1, r0
 800e6bc:	4628      	mov	r0, r5
 800e6be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e6c2:	f000 b817 	b.w	800e6f4 <_kill_r>
 800e6c6:	2b01      	cmp	r3, #1
 800e6c8:	d00a      	beq.n	800e6e0 <_raise_r+0x4c>
 800e6ca:	1c59      	adds	r1, r3, #1
 800e6cc:	d103      	bne.n	800e6d6 <_raise_r+0x42>
 800e6ce:	2316      	movs	r3, #22
 800e6d0:	6003      	str	r3, [r0, #0]
 800e6d2:	2001      	movs	r0, #1
 800e6d4:	e7e7      	b.n	800e6a6 <_raise_r+0x12>
 800e6d6:	2100      	movs	r1, #0
 800e6d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e6dc:	4620      	mov	r0, r4
 800e6de:	4798      	blx	r3
 800e6e0:	2000      	movs	r0, #0
 800e6e2:	e7e0      	b.n	800e6a6 <_raise_r+0x12>

0800e6e4 <raise>:
 800e6e4:	4b02      	ldr	r3, [pc, #8]	@ (800e6f0 <raise+0xc>)
 800e6e6:	4601      	mov	r1, r0
 800e6e8:	6818      	ldr	r0, [r3, #0]
 800e6ea:	f7ff bfd3 	b.w	800e694 <_raise_r>
 800e6ee:	bf00      	nop
 800e6f0:	20000140 	.word	0x20000140

0800e6f4 <_kill_r>:
 800e6f4:	b538      	push	{r3, r4, r5, lr}
 800e6f6:	4d07      	ldr	r5, [pc, #28]	@ (800e714 <_kill_r+0x20>)
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	4604      	mov	r4, r0
 800e6fc:	4608      	mov	r0, r1
 800e6fe:	4611      	mov	r1, r2
 800e700:	602b      	str	r3, [r5, #0]
 800e702:	f7f3 fb2f 	bl	8001d64 <_kill>
 800e706:	1c43      	adds	r3, r0, #1
 800e708:	d102      	bne.n	800e710 <_kill_r+0x1c>
 800e70a:	682b      	ldr	r3, [r5, #0]
 800e70c:	b103      	cbz	r3, 800e710 <_kill_r+0x1c>
 800e70e:	6023      	str	r3, [r4, #0]
 800e710:	bd38      	pop	{r3, r4, r5, pc}
 800e712:	bf00      	nop
 800e714:	200034b8 	.word	0x200034b8

0800e718 <_getpid_r>:
 800e718:	f7f3 bb1c 	b.w	8001d54 <_getpid>

0800e71c <_malloc_usable_size_r>:
 800e71c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e720:	1f18      	subs	r0, r3, #4
 800e722:	2b00      	cmp	r3, #0
 800e724:	bfbc      	itt	lt
 800e726:	580b      	ldrlt	r3, [r1, r0]
 800e728:	18c0      	addlt	r0, r0, r3
 800e72a:	4770      	bx	lr

0800e72c <__swhatbuf_r>:
 800e72c:	b570      	push	{r4, r5, r6, lr}
 800e72e:	460c      	mov	r4, r1
 800e730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e734:	2900      	cmp	r1, #0
 800e736:	b096      	sub	sp, #88	@ 0x58
 800e738:	4615      	mov	r5, r2
 800e73a:	461e      	mov	r6, r3
 800e73c:	da0d      	bge.n	800e75a <__swhatbuf_r+0x2e>
 800e73e:	89a3      	ldrh	r3, [r4, #12]
 800e740:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e744:	f04f 0100 	mov.w	r1, #0
 800e748:	bf14      	ite	ne
 800e74a:	2340      	movne	r3, #64	@ 0x40
 800e74c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e750:	2000      	movs	r0, #0
 800e752:	6031      	str	r1, [r6, #0]
 800e754:	602b      	str	r3, [r5, #0]
 800e756:	b016      	add	sp, #88	@ 0x58
 800e758:	bd70      	pop	{r4, r5, r6, pc}
 800e75a:	466a      	mov	r2, sp
 800e75c:	f000 f848 	bl	800e7f0 <_fstat_r>
 800e760:	2800      	cmp	r0, #0
 800e762:	dbec      	blt.n	800e73e <__swhatbuf_r+0x12>
 800e764:	9901      	ldr	r1, [sp, #4]
 800e766:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e76a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e76e:	4259      	negs	r1, r3
 800e770:	4159      	adcs	r1, r3
 800e772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e776:	e7eb      	b.n	800e750 <__swhatbuf_r+0x24>

0800e778 <__smakebuf_r>:
 800e778:	898b      	ldrh	r3, [r1, #12]
 800e77a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e77c:	079d      	lsls	r5, r3, #30
 800e77e:	4606      	mov	r6, r0
 800e780:	460c      	mov	r4, r1
 800e782:	d507      	bpl.n	800e794 <__smakebuf_r+0x1c>
 800e784:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e788:	6023      	str	r3, [r4, #0]
 800e78a:	6123      	str	r3, [r4, #16]
 800e78c:	2301      	movs	r3, #1
 800e78e:	6163      	str	r3, [r4, #20]
 800e790:	b003      	add	sp, #12
 800e792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e794:	ab01      	add	r3, sp, #4
 800e796:	466a      	mov	r2, sp
 800e798:	f7ff ffc8 	bl	800e72c <__swhatbuf_r>
 800e79c:	9f00      	ldr	r7, [sp, #0]
 800e79e:	4605      	mov	r5, r0
 800e7a0:	4639      	mov	r1, r7
 800e7a2:	4630      	mov	r0, r6
 800e7a4:	f7fd f906 	bl	800b9b4 <_malloc_r>
 800e7a8:	b948      	cbnz	r0, 800e7be <__smakebuf_r+0x46>
 800e7aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7ae:	059a      	lsls	r2, r3, #22
 800e7b0:	d4ee      	bmi.n	800e790 <__smakebuf_r+0x18>
 800e7b2:	f023 0303 	bic.w	r3, r3, #3
 800e7b6:	f043 0302 	orr.w	r3, r3, #2
 800e7ba:	81a3      	strh	r3, [r4, #12]
 800e7bc:	e7e2      	b.n	800e784 <__smakebuf_r+0xc>
 800e7be:	89a3      	ldrh	r3, [r4, #12]
 800e7c0:	6020      	str	r0, [r4, #0]
 800e7c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7c6:	81a3      	strh	r3, [r4, #12]
 800e7c8:	9b01      	ldr	r3, [sp, #4]
 800e7ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e7ce:	b15b      	cbz	r3, 800e7e8 <__smakebuf_r+0x70>
 800e7d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e7d4:	4630      	mov	r0, r6
 800e7d6:	f000 f81d 	bl	800e814 <_isatty_r>
 800e7da:	b128      	cbz	r0, 800e7e8 <__smakebuf_r+0x70>
 800e7dc:	89a3      	ldrh	r3, [r4, #12]
 800e7de:	f023 0303 	bic.w	r3, r3, #3
 800e7e2:	f043 0301 	orr.w	r3, r3, #1
 800e7e6:	81a3      	strh	r3, [r4, #12]
 800e7e8:	89a3      	ldrh	r3, [r4, #12]
 800e7ea:	431d      	orrs	r5, r3
 800e7ec:	81a5      	strh	r5, [r4, #12]
 800e7ee:	e7cf      	b.n	800e790 <__smakebuf_r+0x18>

0800e7f0 <_fstat_r>:
 800e7f0:	b538      	push	{r3, r4, r5, lr}
 800e7f2:	4d07      	ldr	r5, [pc, #28]	@ (800e810 <_fstat_r+0x20>)
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	4604      	mov	r4, r0
 800e7f8:	4608      	mov	r0, r1
 800e7fa:	4611      	mov	r1, r2
 800e7fc:	602b      	str	r3, [r5, #0]
 800e7fe:	f7f3 fb11 	bl	8001e24 <_fstat>
 800e802:	1c43      	adds	r3, r0, #1
 800e804:	d102      	bne.n	800e80c <_fstat_r+0x1c>
 800e806:	682b      	ldr	r3, [r5, #0]
 800e808:	b103      	cbz	r3, 800e80c <_fstat_r+0x1c>
 800e80a:	6023      	str	r3, [r4, #0]
 800e80c:	bd38      	pop	{r3, r4, r5, pc}
 800e80e:	bf00      	nop
 800e810:	200034b8 	.word	0x200034b8

0800e814 <_isatty_r>:
 800e814:	b538      	push	{r3, r4, r5, lr}
 800e816:	4d06      	ldr	r5, [pc, #24]	@ (800e830 <_isatty_r+0x1c>)
 800e818:	2300      	movs	r3, #0
 800e81a:	4604      	mov	r4, r0
 800e81c:	4608      	mov	r0, r1
 800e81e:	602b      	str	r3, [r5, #0]
 800e820:	f7f3 fb10 	bl	8001e44 <_isatty>
 800e824:	1c43      	adds	r3, r0, #1
 800e826:	d102      	bne.n	800e82e <_isatty_r+0x1a>
 800e828:	682b      	ldr	r3, [r5, #0]
 800e82a:	b103      	cbz	r3, 800e82e <_isatty_r+0x1a>
 800e82c:	6023      	str	r3, [r4, #0]
 800e82e:	bd38      	pop	{r3, r4, r5, pc}
 800e830:	200034b8 	.word	0x200034b8

0800e834 <_init>:
 800e834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e836:	bf00      	nop
 800e838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e83a:	bc08      	pop	{r3}
 800e83c:	469e      	mov	lr, r3
 800e83e:	4770      	bx	lr

0800e840 <_fini>:
 800e840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e842:	bf00      	nop
 800e844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e846:	bc08      	pop	{r3}
 800e848:	469e      	mov	lr, r3
 800e84a:	4770      	bx	lr
