// Seed: 3485486426
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output wor id_2,
    input wand id_3,
    input tri id_4
    , id_11,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri id_9
);
  reg id_12;
  final begin
    id_12 <= 1;
  end
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    output logic id_3
);
  final if (1) id_3 <= 1;
  wire id_5;
  module_0(
      id_1, id_2, id_2, id_1, id_1, id_1, id_1, id_1, id_0, id_2
  );
  wire id_6;
  wire id_7;
  id_8(
      .id_0("" == id_0)
  );
endmodule
