============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Oct 25 2025  10:19:13 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2651 ps) Setup Check with Pin in_latch_reg[8][3][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) in_latch_reg[7][3][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) in_latch_reg[8][3][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    2765                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=    2651                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  xif_clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  in_latch_reg[7][3][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  in_latch_reg[7][3][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  in_latch_reg[7][3][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  in_latch[7][3][15]         -       -      -     (net)          -    -     -     -       -    (-,-) 
  in_latch_reg[8][3][15]/D   <<<     -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    3000    (-,-) 
  xif_clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  in_latch_reg[8][3][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    3000    (-,-) 
#---------------------------------------------------------------------------------------------------


