DSCH3
VERSION 12/1/2015 10:00:18 AM
BB(-20,5,75,95)
SYM  #button
BB(-19,21,-10,29)
TITLE -15 25  #button1
MODEL 59
PROP                                                                                                                                   
REC(-18,22,6,6,r)
VIS 1
PIN(-10,25,0.000,0.000)in1
LIG(-11,25,-10,25)
LIG(-19,29,-19,21)
LIG(-11,29,-19,29)
LIG(-11,21,-11,29)
LIG(-19,21,-11,21)
LIG(-18,28,-18,22)
LIG(-12,28,-18,28)
LIG(-12,22,-12,28)
LIG(-18,22,-12,22)
FSYM
SYM  #clock
BB(-20,37,-5,43)
TITLE -15 40  #clock1
MODEL 69
PROP   10.00 10.00                                                                                                                               
REC(-18,38,6,4,r)
VIS 1
PIN(-5,40,1.500,3.500)clk1
LIG(-10,40,-5,40)
LIG(-15,38,-17,38)
LIG(-11,38,-13,38)
LIG(-10,37,-10,43)
LIG(-20,43,-20,37)
LIG(-15,42,-15,38)
LIG(-13,38,-13,42)
LIG(-13,42,-15,42)
LIG(-17,42,-19,42)
LIG(-17,38,-17,42)
LIG(-10,43,-20,43)
LIG(-10,37,-20,37)
FSYM
SYM  #and2
BB(40,5,75,25)
TITLE 52 16  #&
MODEL 402
PROP                                                                                                                                   
REC(15,0,0,0, )
VIS 0
PIN(40,20,0.000,0.000)b
PIN(40,10,0.000,0.000)a
PIN(75,15,0.090,0.140)s
LIG(40,20,48,20)
LIG(48,5,48,25)
LIG(68,15,75,15)
LIG(67,17,64,21)
LIG(68,15,67,17)
LIG(67,13,68,15)
LIG(64,9,67,13)
LIG(59,6,64,9)
LIG(64,21,59,24)
LIG(59,24,48,25)
LIG(48,5,59,6)
LIG(40,10,48,10)
VLG  and and2(out,a,b);
FSYM
SYM  #and2
BB(35,75,70,95)
TITLE 47 86  #&
MODEL 402
PROP                                                                                                                                   
REC(10,40,0,0, )
VIS 0
PIN(35,90,0.000,0.000)b
PIN(35,80,0.000,0.000)a
PIN(70,85,0.090,0.140)s
LIG(35,90,43,90)
LIG(43,75,43,95)
LIG(63,85,70,85)
LIG(62,87,59,91)
LIG(63,85,62,87)
LIG(62,83,63,85)
LIG(59,79,62,83)
LIG(54,76,59,79)
LIG(59,91,54,94)
LIG(54,94,43,95)
LIG(43,75,54,76)
LIG(35,80,43,80)
VLG  and and2(out,a,b);
FSYM
SYM  #inv
BB(0,70,35,90)
TITLE 15 80  #~
MODEL 101
PROP                                                                                                                                   
REC(5,0,0,0, )
VIS 0
PIN(0,80,0.000,0.000)in
PIN(35,80,0.030,0.070)out
LIG(0,80,10,80)
LIG(10,70,10,90)
LIG(10,70,25,80)
LIG(10,90,25,80)
LIG(27,80,27,80)
LIG(29,80,35,80)
VLG  not not1(out,in);
FSYM
CNC(0 25)
CNC(0 25)
LIG(-10,25,0,25)
LIG(5,25,5,10)
LIG(5,10,40,10)
LIG(0,25,0,80)
LIG(0,25,5,25)
FFIG Z:\home\jeff\git_repos\clock_work\D_Flip_flop.sch
