Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sun Dec  8 11:46:32 2024
| Host              : eecs-digital-26 running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-3   Critical Warning  Invalid primary clock on Clock Modifying Block  1           
LUTAR-1    Warning           LUT drives async reset alert                    6           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-16  Warning           Large setup violation                           294         
TIMING-18  Warning           Missing input or output delay                   10          
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.548    -2500.528                    337                61700        0.010        0.000                      0                61636        2.741        0.000                       0                 22239  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
RFADC0_CLK                         {0.000 43.403}       86.806          11.520          
RFADC1_CLK                         {0.000 5.000}        10.000          100.000         
RFADC2_CLK                         {0.000 43.403}       86.806          11.520          
RFADC3_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC1_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC2_CLK                         {0.000 5.000}        10.000          100.000         
RFDAC3_CLK                         {0.000 5.000}        10.000          100.000         
clk_pl_0                           {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 43.403}       86.805          11.520          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 3.391}        6.782           147.457         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                                                                                                                                          42.870        0.000                       0                     2  
clk_pl_0                                 2.231        0.000                      0                24713        0.010        0.000                      0                24713        3.400        0.000                       0                  9989  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   13.195        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1      -18.548    -2500.528                    337                36722        0.010        0.000                      0                36722        2.741        0.000                       0                 12247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_pl_0                               5.703        0.000                      0                  240                                                                        
clk_pl_0                         clk_out1_design_1_clk_wiz_0_0_1        9.350        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.630        0.000                      0                  201        0.189        0.000                      0                  201  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1  
(none)                           clk_pl_0                         clk_out1_design_1_clk_wiz_0_0_1  
(none)                                                            clk_pl_0                         
(none)                           RFADC0_CLK                       clk_pl_0                         
(none)                           RFADC1_CLK                       clk_pl_0                         
(none)                           RFADC2_CLK                       clk_pl_0                         
(none)                           RFADC3_CLK                       clk_pl_0                         
(none)                           RFDAC0_CLK                       clk_pl_0                         
(none)                           RFDAC1_CLK                       clk_pl_0                         
(none)                           RFDAC2_CLK                       clk_pl_0                         
(none)                           RFDAC3_CLK                       clk_pl_0                         
(none)                           clk_out1_design_1_clk_wiz_0_0_1  clk_pl_0                         
(none)                           clk_pl_0                         clk_pl_0                         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_pl_0                                                          
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  
(none)                                                            clk_pl_0                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       42.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 43.403 }
Period(ns):         86.806
Sources:            { design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RFADC/CLK_ADC  n/a            1.333         86.806      85.473     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     BUFG_GT/I      n/a            1.290         86.806      85.516     BUFG_GT_X1Y4  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/I
Low Pulse Width   Slow    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Fast    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Slow    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    RFADC/CLK_ADC  n/a            0.533         43.403      42.870     RFADC_X0Y0    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc3_slice2_irq_en_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 0.452ns (5.945%)  route 7.151ns (94.055%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 12.422 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.696ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.099     3.323    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.358 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.562     4.920    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y80         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.019 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[18]_INST_0/O
                         net (fo=1, routed)           0.321     5.340    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[50]
    SLICE_X24Y75         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[18]_INST_0/O
                         net (fo=53, routed)          4.768    10.208    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[18]
    SLICE_X107Y107       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc3_slice2_irq_en_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.240    12.422    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X107Y107       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc3_slice2_irq_en_reg[18]/C
                         clock pessimism              0.122    12.544    
                         clock uncertainty           -0.130    12.414    
    SLICE_X107Y107       FDSE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.439    design_1_i/usp_rf_data_converter_0/inst/adc3_slice2_irq_en_reg[18]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc2_slice2_irq_en_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.444ns (5.858%)  route 7.135ns (94.142%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 12.412 - 10.000 ) 
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 0.770ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.696ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y112        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.586 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.198     2.784    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X30Y112        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.884 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.109     2.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X30Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.084 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.208     3.292    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X30Y110        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.343 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.353     4.695    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     4.730 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[15]_INST_0/O
                         net (fo=1, routed)           0.559     5.289    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[15]
    SLICE_X23Y78         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.377 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[15]_INST_0/O
                         net (fo=87, routed)          4.708    10.085    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[15]
    SLICE_X104Y120       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_slice2_irq_en_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.230    12.412    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y120       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_slice2_irq_en_reg[15]/C
                         clock pessimism              0.141    12.553    
                         clock uncertainty           -0.130    12.424    
    SLICE_X104Y120       FDSE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.449    design_1_i/usp_rf_data_converter_0/inst/adc2_slice2_irq_en_reg[15]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_delay_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.452ns (6.100%)  route 6.958ns (93.900%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 12.399 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.696ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.099     3.323    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.358 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.562     4.920    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y80         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.019 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[18]_INST_0/O
                         net (fo=1, routed)           0.321     5.340    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[50]
    SLICE_X24Y75         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[18]_INST_0/O
                         net (fo=53, routed)          4.575    10.015    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[18]
    SLICE_X102Y124       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_delay_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.217    12.399    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X102Y124       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_delay_i_reg[18]/C
                         clock pessimism              0.122    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X102Y124       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.417    design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_delay_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc2_ref_clk_freq_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.452ns (6.118%)  route 6.937ns (93.882%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 12.397 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.215ns (routing 0.696ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.099     3.323    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.358 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.562     4.920    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y80         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.019 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[18]_INST_0/O
                         net (fo=1, routed)           0.321     5.340    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[50]
    SLICE_X24Y75         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[18]_INST_0/O
                         net (fo=53, routed)          4.554     9.994    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[18]
    SLICE_X102Y124       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_ref_clk_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.215    12.397    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X102Y124       FDSE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_ref_clk_freq_reg[18]/C
                         clock pessimism              0.122    12.519    
                         clock uncertainty           -0.130    12.390    
    SLICE_X102Y124       FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.415    design_1_i/usp_rf_data_converter_0/inst/adc2_ref_clk_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_timer_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.452ns (6.139%)  route 6.910ns (93.861%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 12.381 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.696ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.099     3.323    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.358 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.562     4.920    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y80         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.019 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[18]_INST_0/O
                         net (fo=1, routed)           0.321     5.340    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[50]
    SLICE_X24Y75         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[18]_INST_0/O
                         net (fo=53, routed)          4.527     9.968    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[18]
    SLICE_X98Y124        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_timer_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.199    12.381    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X98Y124        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_timer_i_reg[18]/C
                         clock pessimism              0.122    12.503    
                         clock uncertainty           -0.130    12.373    
    SLICE_X98Y124        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.398    design_1_i/usp_rf_data_converter_0/inst/adc2_calibration_timer_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/dac1_clk_detect_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 0.391ns (5.259%)  route 7.044ns (94.741%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 12.461 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.696ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.087     3.311    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.346 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.503     4.849    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y78         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.899 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[13]_INST_0/O
                         net (fo=1, routed)           0.264     5.163    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[45]
    SLICE_X24Y75         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     5.251 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[13]_INST_0/O
                         net (fo=73, routed)          4.789    10.041    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[13]
    SLICE_X117Y113       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_clk_detect_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.279    12.461    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X117Y113       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/dac1_clk_detect_reg[13]/C
                         clock pessimism              0.122    12.583    
                         clock uncertainty           -0.130    12.453    
    SLICE_X117Y113       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.478    design_1_i/usp_rf_data_converter_0/inst/dac1_clk_detect_reg[13]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc33_tdd_mode_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 0.499ns (6.547%)  route 7.123ns (93.453%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 12.461 - 10.000 ) 
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 0.770ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.696ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y112        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.586 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.198     2.784    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X30Y112        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.884 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.109     2.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X30Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.084 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.208     3.292    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X30Y110        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.343 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.399     4.741    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X24Y41         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.831 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[0]_INST_0/O
                         net (fo=1, routed)           0.521     5.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[0]
    SLICE_X23Y75         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[0]_INST_0/O
                         net (fo=192, routed)         4.688    10.128    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[0]
    SLICE_X118Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc33_tdd_mode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.279    12.461    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X118Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc33_tdd_mode_reg_reg[0]/C
                         clock pessimism              0.210    12.671    
                         clock uncertainty           -0.130    12.541    
    SLICE_X118Y106       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    12.566    design_1_i/usp_rf_data_converter_0/inst/adc33_tdd_mode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc0_clk_detect_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.391ns (5.278%)  route 7.017ns (94.722%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.273ns (routing 0.696ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.087     3.311    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.346 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.503     4.849    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y78         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.899 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[13]_INST_0/O
                         net (fo=1, routed)           0.264     5.163    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[45]
    SLICE_X24Y75         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     5.251 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[13]_INST_0/O
                         net (fo=73, routed)          4.762    10.014    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[13]
    SLICE_X114Y95        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc0_clk_detect_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.273    12.455    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y95        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc0_clk_detect_reg[13]/C
                         clock pessimism              0.122    12.577    
                         clock uncertainty           -0.130    12.447    
    SLICE_X114Y95        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.472    design_1_i/usp_rf_data_converter_0/inst/adc0_clk_detect_reg[13]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc1_slice3_irq_en_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 0.391ns (5.280%)  route 7.014ns (94.720%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns = ( 12.458 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.087     3.311    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.346 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.503     4.849    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y78         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.899 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[13]_INST_0/O
                         net (fo=1, routed)           0.264     5.163    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[45]
    SLICE_X24Y75         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     5.251 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[13]_INST_0/O
                         net (fo=73, routed)          4.759    10.011    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[13]
    SLICE_X114Y99        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc1_slice3_irq_en_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276    12.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y99        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc1_slice3_irq_en_reg[13]/C
                         clock pessimism              0.122    12.580    
                         clock uncertainty           -0.130    12.450    
    SLICE_X114Y99        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.475    design_1_i/usp_rf_data_converter_0/inst/adc1_slice3_irq_en_reg[13]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/adc3_fifo_disable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.499ns (6.573%)  route 7.092ns (93.427%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 12.462 - 10.000 ) 
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 0.770ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y112        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.586 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.198     2.784    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X30Y112        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.884 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.109     2.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X30Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.084 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.208     3.292    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X30Y110        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.343 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.399     4.741    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X24Y41         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.831 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[0]_INST_0/O
                         net (fo=1, routed)           0.521     5.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[0]
    SLICE_X23Y75         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[0]_INST_0/O
                         net (fo=192, routed)         4.657    10.097    design_1_i/usp_rf_data_converter_0/inst/s_axi_wdata[0]
    SLICE_X118Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc3_fifo_disable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280    12.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X118Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc3_fifo_disable_reg[0]/C
                         clock pessimism              0.210    12.672    
                         clock uncertainty           -0.130    12.542    
    SLICE_X118Y107       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.567    design_1_i/usp_rf_data_converter_0/inst/adc3_fifo_disable_reg[0]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (47.840%)  route 0.088ns (52.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      2.022ns (routing 0.696ns, distribution 1.326ns)
  Clock Net Delay (Destination): 2.284ns (routing 0.770ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.022     2.204    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.262 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.066     2.328    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X29Y121        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     2.351 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.022     2.373    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__1_n_0
    SLICE_X29Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.510    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.207     2.303    
    SLICE_X29Y121        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      2.020ns (routing 0.696ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.770ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.020     2.202    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X32Y105        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.262 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.070     2.332    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3[6]
    SLICE_X32Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.292     2.518    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]/C
                         clock pessimism             -0.261     2.257    
    SLICE_X32Y103        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.319    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.081ns (43.454%)  route 0.105ns (56.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.007ns (routing 0.696ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.770ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.007     2.189    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.248 r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=32, routed)          0.083     2.331    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X32Y104        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.353 r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.022     2.375    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X32Y104        FDRE                                         r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.288     2.514    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y104        FDRE                                         r  design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.214     2.300    
    SLICE_X32Y104        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.360    design_1_i/spi_adl_0/inst/spi_adl_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.060ns (26.047%)  route 0.170ns (73.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      2.041ns (routing 0.696ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.307ns (routing 0.770ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.041     2.223    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X24Y64         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.283 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=8, routed)           0.170     2.453    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[30]
    SLICE_X24Y56         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.307     2.533    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X24Y56         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[30]/C
                         clock pessimism             -0.160     2.373    
    SLICE_X24Y56         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.435    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (24.953%)  route 0.180ns (75.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      2.043ns (routing 0.696ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.299ns (routing 0.770ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.043     2.225    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X24Y118        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y118        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.285 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=8, routed)           0.180     2.465    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[30]
    SLICE_X24Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.299     2.525    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X24Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[94]/C
                         clock pessimism             -0.141     2.384    
    SLICE_X24Y121        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.446    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[94]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/bgt_drp_drdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.081ns (45.535%)  route 0.097ns (54.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      2.295ns (routing 0.696ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.581ns (routing 0.770ns, distribution 1.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.295     2.477    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/clk
    SLICE_X115Y69        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/bgt_drp_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y69        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.535 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/bgt_drp_drdy_reg/Q
                         net (fo=8, routed)           0.073     2.608    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/bgt_drp_drdy
    SLICE_X114Y69        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.631 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/done_i_1/O
                         net (fo=1, routed)           0.024     2.655    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/done_i_1_n_0
    SLICE_X114Y69        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.581     2.807    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/aux_clk
    SLICE_X114Y69        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/done_reg/C
                         clock pessimism             -0.232     2.575    
    SLICE_X114Y69        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.635    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/done_reg
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.060ns (44.118%)  route 0.076ns (55.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      2.024ns (routing 0.696ns, distribution 1.328ns)
  Clock Net Delay (Destination): 2.297ns (routing 0.770ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.024     2.206    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X32Y111        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.266 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.076     2.342    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3[7]
    SLICE_X32Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.297     2.523    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y110        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7]/C
                         clock pessimism             -0.261     2.262    
    SLICE_X32Y110        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.322    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.157%)  route 0.119ns (66.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.025ns (routing 0.696ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.291ns (routing 0.770ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.025     2.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y109        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.266 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.119     2.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X29Y110        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.291     2.517    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y110        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.214     2.303    
    SLICE_X29Y110        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.987%)  route 0.094ns (54.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      2.296ns (routing 0.696ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.576ns (routing 0.770ns, distribution 1.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.296     2.478    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/aux_clk
    SLICE_X115Y69        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y69        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.536 f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_status_reg[0]/Q
                         net (fo=7, routed)           0.072     2.608    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_status_reg_n_0_[0]
    SLICE_X114Y69        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.630 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.022     2.652    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[0]_i_1_n_0
    SLICE_X114Y69        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.576     2.802    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/aux_clk
    SLICE_X114Y69        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl_reg[0]/C
                         clock pessimism             -0.232     2.570    
    SLICE_X114Y69        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.630    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.059ns (23.191%)  route 0.195ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      2.033ns (routing 0.696ns, distribution 1.337ns)
  Clock Net Delay (Destination): 2.319ns (routing 0.770ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.033     2.215    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X30Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.274 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[11]/Q
                         net (fo=2, routed)           0.195     2.469    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0[11]
    SLICE_X29Y59         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.319     2.545    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X29Y59         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[46]/C
                         clock pessimism             -0.160     2.385    
    SLICE_X29Y59         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.447    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    RFDAC/DCLK       n/a            1.600         5.000       3.400      RFDAC_X0Y0  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 43.403 }
Period(ns):         86.805
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         86.805      85.734     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       86.805      13.195     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            21.701        43.403      21.701     MMCM_X0Y7  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :          337  Failing Endpoints,  Worst Slack      -18.548ns,  Total Violation    -2500.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.548ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.538ns  (logic 10.618ns (41.577%)  route 14.920ns (58.423%))
  Logic Levels:           178  (CARRY8=149 LUT1=1 LUT3=28)
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.374ns = ( 13.156 - 6.782 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.963ns, distribution 1.103ns)
  Clock Net Delay (Destination): 3.134ns (routing 1.778ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.066     5.853    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y17         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.931 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/Q
                         net (fo=71, routed)          0.168     6.099    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[10]
    SLICE_X53Y14         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631/O
                         net (fo=1, routed)           0.021     6.218    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631_n_0
    SLICE_X53Y14         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.379 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561/CO[7]
                         net (fo=1, routed)           0.026     6.405    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561_n_0
    SLICE_X53Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.420 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552/CO[7]
                         net (fo=1, routed)           0.026     6.446    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552_n_0
    SLICE_X53Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.461 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549/CO[7]
                         net (fo=1, routed)           0.026     6.487    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549_n_0
    SLICE_X53Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     6.539 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548/CO[0]
                         net (fo=35, routed)          0.270     6.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548_n_7
    SLICE_X52Y13         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.931 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583/O
                         net (fo=1, routed)           0.009     6.940    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583_n_0
    SLICE_X52Y13         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.094 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532/CO[7]
                         net (fo=1, routed)           0.026     7.120    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532_n_0
    SLICE_X52Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.135 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523/CO[7]
                         net (fo=1, routed)           0.026     7.161    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523_n_0
    SLICE_X52Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.176 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514/CO[7]
                         net (fo=1, routed)           0.026     7.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514_n_0
    SLICE_X52Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.217 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511/CO[7]
                         net (fo=1, routed)           0.026     7.243    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511_n_0
    SLICE_X52Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.285 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510/CO[1]
                         net (fo=35, routed)          0.560     7.844    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510_n_6
    SLICE_X46Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     7.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494/CO[7]
                         net (fo=1, routed)           0.026     8.023    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494_n_0
    SLICE_X46Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.038 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485/CO[7]
                         net (fo=1, routed)           0.026     8.064    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485_n_0
    SLICE_X46Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.079 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476/CO[7]
                         net (fo=1, routed)           0.026     8.105    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476_n_0
    SLICE_X46Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.120 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473/CO[7]
                         net (fo=1, routed)           0.026     8.146    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473_n_0
    SLICE_X46Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.188 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472/CO[1]
                         net (fo=35, routed)          0.355     8.543    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472_n_6
    SLICE_X44Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456/CO[7]
                         net (fo=1, routed)           0.026     8.720    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456_n_0
    SLICE_X44Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.735 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447/CO[7]
                         net (fo=1, routed)           0.026     8.761    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447_n_0
    SLICE_X44Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438/CO[7]
                         net (fo=1, routed)           0.026     8.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438_n_0
    SLICE_X44Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435/CO[7]
                         net (fo=1, routed)           0.026     8.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435_n_0
    SLICE_X44Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.885 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434/CO[1]
                         net (fo=35, routed)          0.308     9.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434_n_6
    SLICE_X42Y17         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     9.281 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469/O
                         net (fo=1, routed)           0.025     9.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469_n_0
    SLICE_X42Y17         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418/CO[7]
                         net (fo=1, routed)           0.026     9.495    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418_n_0
    SLICE_X42Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409/CO[7]
                         net (fo=1, routed)           0.026     9.536    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409_n_0
    SLICE_X42Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.551 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400/CO[7]
                         net (fo=1, routed)           0.026     9.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400_n_0
    SLICE_X42Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397/CO[7]
                         net (fo=1, routed)           0.026     9.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397_n_0
    SLICE_X42Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396/CO[1]
                         net (fo=35, routed)          0.287     9.947    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396_n_6
    SLICE_X41Y17         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    10.037 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427/O
                         net (fo=1, routed)           0.015    10.052    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427_n_0
    SLICE_X41Y17         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    10.169 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380/CO[7]
                         net (fo=1, routed)           0.026    10.195    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380_n_0
    SLICE_X41Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.210 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371/CO[7]
                         net (fo=1, routed)           0.026    10.236    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371_n_0
    SLICE_X41Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.251 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362/CO[7]
                         net (fo=1, routed)           0.026    10.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362_n_0
    SLICE_X41Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.292 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359/CO[7]
                         net (fo=1, routed)           0.026    10.318    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359_n_0
    SLICE_X41Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358/CO[1]
                         net (fo=35, routed)          0.335    10.695    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358_n_6
    SLICE_X40Y18         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    10.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388/O
                         net (fo=1, routed)           0.009    10.754    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388_n_0
    SLICE_X40Y18         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.944 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333/CO[7]
                         net (fo=1, routed)           0.026    10.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333_n_0
    SLICE_X40Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.985 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324/CO[7]
                         net (fo=1, routed)           0.026    11.011    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324_n_0
    SLICE_X40Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    11.093 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321/O[3]
                         net (fo=2, routed)           0.401    11.493    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321_n_12
    SLICE_X39Y24         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052    11.545 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328/O
                         net (fo=1, routed)           0.014    11.559    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328_n_0
    SLICE_X39Y24         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    11.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283/CO[7]
                         net (fo=1, routed)           0.026    11.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283_n_0
    SLICE_X39Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282/CO[1]
                         net (fo=35, routed)          0.290    12.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282_n_6
    SLICE_X40Y22         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    12.124 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319/O
                         net (fo=1, routed)           0.009    12.133    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319_n_0
    SLICE_X40Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.319 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266/CO[7]
                         net (fo=1, routed)           0.026    12.345    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266_n_0
    SLICE_X40Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257/CO[7]
                         net (fo=1, routed)           0.026    12.386    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257_n_0
    SLICE_X40Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.401 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248/CO[7]
                         net (fo=1, routed)           0.026    12.427    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248_n_0
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245/CO[7]
                         net (fo=1, routed)           0.026    12.468    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244/CO[1]
                         net (fo=35, routed)          0.294    12.804    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244_n_6
    SLICE_X41Y24         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.856 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281/O
                         net (fo=1, routed)           0.016    12.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281_n_0
    SLICE_X41Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.062 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228/CO[7]
                         net (fo=1, routed)           0.026    13.088    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228_n_0
    SLICE_X41Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.103 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219/CO[7]
                         net (fo=1, routed)           0.026    13.129    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219_n_0
    SLICE_X41Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.144 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210/CO[7]
                         net (fo=1, routed)           0.026    13.170    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210_n_0
    SLICE_X41Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207/CO[7]
                         net (fo=1, routed)           0.026    13.211    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207_n_0
    SLICE_X41Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206/CO[1]
                         net (fo=35, routed)          0.277    13.530    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206_n_6
    SLICE_X40Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    13.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243/O
                         net (fo=1, routed)           0.009    13.590    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    13.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190/CO[7]
                         net (fo=1, routed)           0.026    13.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181/CO[7]
                         net (fo=1, routed)           0.026    13.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181_n_0
    SLICE_X40Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.858 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172/CO[7]
                         net (fo=1, routed)           0.052    13.910    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172_n_0
    SLICE_X40Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.925 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169/CO[7]
                         net (fo=1, routed)           0.026    13.951    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169_n_0
    SLICE_X40Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.993 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168/CO[1]
                         net (fo=35, routed)          0.264    14.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168_n_6
    SLICE_X39Y27         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    14.406 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205/O
                         net (fo=1, routed)           0.016    14.422    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205_n_0
    SLICE_X39Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    14.612 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131/CO[7]
                         net (fo=1, routed)           0.026    14.638    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131_n_0
    SLICE_X39Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122/CO[7]
                         net (fo=1, routed)           0.026    14.679    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122_n_0
    SLICE_X39Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113/CO[7]
                         net (fo=1, routed)           0.052    14.746    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113_n_0
    SLICE_X39Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.761 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110/CO[7]
                         net (fo=1, routed)           0.026    14.787    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110_n_0
    SLICE_X39Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.829 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109/CO[1]
                         net (fo=35, routed)          0.271    15.100    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109_n_6
    SLICE_X38Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    15.248 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167/O
                         net (fo=1, routed)           0.009    15.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167_n_0
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    15.443 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100/CO[7]
                         net (fo=1, routed)           0.026    15.469    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100_n_0
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.484 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72/CO[7]
                         net (fo=1, routed)           0.026    15.510    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72_n_0
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.525 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63/CO[7]
                         net (fo=1, routed)           0.052    15.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63_n_0
    SLICE_X38Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60/CO[7]
                         net (fo=1, routed)           0.026    15.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60_n_0
    SLICE_X38Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59/CO[1]
                         net (fo=35, routed)          0.688    16.348    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59_n_6
    SLICE_X37Y27         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    16.399 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158/O
                         net (fo=1, routed)           0.025    16.424    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158_n_0
    SLICE_X37Y27         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    16.587 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91/CO[7]
                         net (fo=1, routed)           0.026    16.613    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91_n_0
    SLICE_X37Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.628 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50/CO[7]
                         net (fo=1, routed)           0.026    16.654    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50_n_0
    SLICE_X37Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31/CO[7]
                         net (fo=1, routed)           0.052    16.721    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.736 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28/CO[7]
                         net (fo=1, routed)           0.026    16.762    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.804 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27/CO[1]
                         net (fo=35, routed)          0.656    17.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27_n_6
    SLICE_X38Y32         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    17.557 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149/O
                         net (fo=1, routed)           0.011    17.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149_n_0
    SLICE_X38Y32         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    17.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82/CO[7]
                         net (fo=1, routed)           0.026    17.749    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82_n_0
    SLICE_X38Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41/CO[7]
                         net (fo=1, routed)           0.026    17.790    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41_n_0
    SLICE_X38Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.805 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    17.831    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18_n_0
    SLICE_X38Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.846 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10/CO[7]
                         net (fo=1, routed)           0.026    17.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10_n_0
    SLICE_X38Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    17.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9/CO[1]
                         net (fo=35, routed)          0.288    18.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9_n_6
    SLICE_X39Y38         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90/O
                         net (fo=1, routed)           0.013    18.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90_n_0
    SLICE_X39Y38         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    18.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40/CO[7]
                         net (fo=1, routed)           0.026    18.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40_n_0
    SLICE_X39Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17/CO[7]
                         net (fo=1, routed)           0.026    18.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17_n_0
    SLICE_X39Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    18.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8_n_0
    SLICE_X39Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.617 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.308    18.925    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[16]
    SLICE_X38Y38         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31/O
                         net (fo=1, routed)           0.009    18.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31_n_0
    SLICE_X38Y38         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    19.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026    19.200    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14_n_0
    SLICE_X38Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.241    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5_n_0
    SLICE_X38Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.256 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.282    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2_n_0
    SLICE_X38Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.677    20.008    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[15]
    SLICE_X37Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.097 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30/O
                         net (fo=1, routed)           0.016    20.113    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30_n_0
    SLICE_X37Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.329    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14_n_0
    SLICE_X37Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.344 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.370    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5_n_0
    SLICE_X37Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.385 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.411    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2_n_0
    SLICE_X37Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.596    21.056    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[14]
    SLICE_X38Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    21.155 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35/O
                         net (fo=1, routed)           0.007    21.162    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35_n_0
    SLICE_X38Y42         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    21.315 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23/CO[7]
                         net (fo=1, routed)           0.026    21.341    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23_n_0
    SLICE_X38Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.356 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.026    21.382    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14_n_0
    SLICE_X38Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.397 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.423    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5_n_0
    SLICE_X38Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.438 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.464    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2_n_0
    SLICE_X38Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.513 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.305    21.818    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[13]
    SLICE_X39Y42         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    21.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38/O
                         net (fo=1, routed)           0.016    21.886    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38_n_0
    SLICE_X39Y42         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.076 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23/CO[7]
                         net (fo=1, routed)           0.026    22.102    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23_n_0
    SLICE_X39Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.117 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.143    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14_n_0
    SLICE_X39Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.158 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.184    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5_n_0
    SLICE_X39Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.199 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.225    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2_n_0
    SLICE_X39Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.274 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.287    22.561    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[12]
    SLICE_X40Y42         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    22.659 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30/O
                         net (fo=1, routed)           0.009    22.668    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30_n_0
    SLICE_X40Y42         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    22.854 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.880    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14_n_0
    SLICE_X40Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.895 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.921    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5_n_0
    SLICE_X40Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.936 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.962    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2_n_0
    SLICE_X40Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.011 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.344    23.355    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[11]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    23.391 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38/O
                         net (fo=1, routed)           0.009    23.400    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38_n_0
    SLICE_X43Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    23.586 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.612    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23_n_0
    SLICE_X43Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.627 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14/CO[7]
                         net (fo=1, routed)           0.026    23.653    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14_n_0
    SLICE_X43Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.668 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.694    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5_n_0
    SLICE_X43Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.709 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.735    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2_n_0
    SLICE_X43Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.784 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.395    24.179    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[10]
    SLICE_X45Y44         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.231 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38/O
                         net (fo=1, routed)           0.016    24.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38_n_0
    SLICE_X45Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    24.437 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23/CO[7]
                         net (fo=1, routed)           0.026    24.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23_n_0
    SLICE_X45Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.478 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.504    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.519 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.545    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.560 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.586    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2_n_0
    SLICE_X45Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    24.635 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.335    24.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[9]
    SLICE_X44Y45         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    25.020 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31/O
                         net (fo=1, routed)           0.009    25.029    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31_n_0
    SLICE_X44Y45         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.026    25.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14_n_0
    SLICE_X44Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5_n_0
    SLICE_X44Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2_n_0
    SLICE_X44Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.295    25.671    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[8]
    SLICE_X42Y44         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    25.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36/O
                         net (fo=1, routed)           0.025    25.784    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36_n_0
    SLICE_X42Y44         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    25.947 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026    25.973    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23_n_0
    SLICE_X42Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.988 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.014    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14_n_0
    SLICE_X42Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.029 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.055    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5_n_0
    SLICE_X42Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.070 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.096    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2_n_0
    SLICE_X42Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.378    26.523    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[7]
    SLICE_X43Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    26.674 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.026    26.700    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23_n_0
    SLICE_X43Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14_n_0
    SLICE_X43Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.756 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5_n_0
    SLICE_X43Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.797 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2_n_0
    SLICE_X43Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    26.872 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.201    27.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[6]
    SLICE_X42Y49         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    27.171 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34/O
                         net (fo=1, routed)           0.022    27.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34_n_0
    SLICE_X42Y49         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    27.352 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.026    27.378    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23_n_0
    SLICE_X42Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.393 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.026    27.419    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14_n_0
    SLICE_X42Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.434 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    27.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5_n_0
    SLICE_X42Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.475 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.501    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2_n_0
    SLICE_X42Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.309    27.859    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[5]
    SLICE_X44Y49         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    27.983 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38/O
                         net (fo=1, routed)           0.009    27.992    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38_n_0
    SLICE_X44Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    28.178 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.204    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23_n_0
    SLICE_X44Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.026    28.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14_n_0
    SLICE_X44Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    28.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5_n_0
    SLICE_X44Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    28.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2_n_0
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.330    28.705    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[4]
    SLICE_X45Y49         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    28.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38/O
                         net (fo=1, routed)           0.016    28.773    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38_n_0
    SLICE_X45Y49         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.963 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.989    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23_n_0
    SLICE_X45Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.004 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14_n_0
    SLICE_X45Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.045 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.071    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5_n_0
    SLICE_X45Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.086 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2_n_0
    SLICE_X45Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    29.161 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.386    29.547    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[3]
    SLICE_X43Y51         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    29.582 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_37/O
                         net (fo=1, routed)           0.010    29.592    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_37_n_0
    SLICE_X43Y51         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    29.747 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_23/CO[7]
                         net (fo=1, routed)           0.026    29.773    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_23_n_0
    SLICE_X43Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.788 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.814    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_14_n_0
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.829 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.855    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_5_n_0
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.896    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_2_n_0
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    29.945 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.212    30.157    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[2]
    SLICE_X42Y54         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    30.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[1]_i_34/O
                         net (fo=1, routed)           0.022    30.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[1]_i_34_n_0
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    30.436 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_23/CO[7]
                         net (fo=1, routed)           0.026    30.462    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_23_n_0
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.477 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_14/CO[7]
                         net (fo=1, routed)           0.026    30.503    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_14_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.518 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    30.544    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_5_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.559 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026    30.585    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_2_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    30.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.274    30.908    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[1]
    SLICE_X41Y55         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    30.961 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[0]_i_38/O
                         net (fo=1, routed)           0.013    30.974    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[0]_i_38_n_0
    SLICE_X41Y55         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    31.166 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_22/CO[7]
                         net (fo=1, routed)           0.026    31.192    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_22_n_0
    SLICE_X41Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    31.207 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_13/CO[7]
                         net (fo=1, routed)           0.026    31.233    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_13_n_0
    SLICE_X41Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    31.248 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.026    31.274    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_4_n_0
    SLICE_X41Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    31.289 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026    31.315    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_2_n_0
    SLICE_X41Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    31.367 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.024    31.391    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[0]
    SLICE_X41Y59         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.134    13.156    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X41Y59         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]/C
                         clock pessimism             -0.205    12.950    
                         clock uncertainty           -0.132    12.818    
    SLICE_X41Y59         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[0]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -31.391    
  -------------------------------------------------------------------
                         slack                                -18.548    

Slack (VIOLATED) :        -18.175ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.807ns  (logic 10.276ns (41.424%)  route 14.531ns (58.576%))
  Logic Levels:           172  (CARRY8=144 LUT1=1 LUT3=27)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 12.800 - 6.782 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.963ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.778ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.066     5.853    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y17         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.931 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/Q
                         net (fo=71, routed)          0.168     6.099    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[10]
    SLICE_X53Y14         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631/O
                         net (fo=1, routed)           0.021     6.218    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631_n_0
    SLICE_X53Y14         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.379 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561/CO[7]
                         net (fo=1, routed)           0.026     6.405    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561_n_0
    SLICE_X53Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.420 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552/CO[7]
                         net (fo=1, routed)           0.026     6.446    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552_n_0
    SLICE_X53Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.461 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549/CO[7]
                         net (fo=1, routed)           0.026     6.487    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549_n_0
    SLICE_X53Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     6.539 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548/CO[0]
                         net (fo=35, routed)          0.270     6.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548_n_7
    SLICE_X52Y13         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.931 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583/O
                         net (fo=1, routed)           0.009     6.940    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583_n_0
    SLICE_X52Y13         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.094 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532/CO[7]
                         net (fo=1, routed)           0.026     7.120    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532_n_0
    SLICE_X52Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.135 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523/CO[7]
                         net (fo=1, routed)           0.026     7.161    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523_n_0
    SLICE_X52Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.176 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514/CO[7]
                         net (fo=1, routed)           0.026     7.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514_n_0
    SLICE_X52Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.217 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511/CO[7]
                         net (fo=1, routed)           0.026     7.243    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511_n_0
    SLICE_X52Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.285 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510/CO[1]
                         net (fo=35, routed)          0.560     7.844    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510_n_6
    SLICE_X46Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     7.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494/CO[7]
                         net (fo=1, routed)           0.026     8.023    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494_n_0
    SLICE_X46Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.038 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485/CO[7]
                         net (fo=1, routed)           0.026     8.064    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485_n_0
    SLICE_X46Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.079 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476/CO[7]
                         net (fo=1, routed)           0.026     8.105    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476_n_0
    SLICE_X46Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.120 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473/CO[7]
                         net (fo=1, routed)           0.026     8.146    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473_n_0
    SLICE_X46Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.188 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472/CO[1]
                         net (fo=35, routed)          0.355     8.543    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472_n_6
    SLICE_X44Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456/CO[7]
                         net (fo=1, routed)           0.026     8.720    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456_n_0
    SLICE_X44Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.735 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447/CO[7]
                         net (fo=1, routed)           0.026     8.761    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447_n_0
    SLICE_X44Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438/CO[7]
                         net (fo=1, routed)           0.026     8.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438_n_0
    SLICE_X44Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435/CO[7]
                         net (fo=1, routed)           0.026     8.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435_n_0
    SLICE_X44Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.885 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434/CO[1]
                         net (fo=35, routed)          0.308     9.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434_n_6
    SLICE_X42Y17         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     9.281 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469/O
                         net (fo=1, routed)           0.025     9.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469_n_0
    SLICE_X42Y17         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418/CO[7]
                         net (fo=1, routed)           0.026     9.495    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418_n_0
    SLICE_X42Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409/CO[7]
                         net (fo=1, routed)           0.026     9.536    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409_n_0
    SLICE_X42Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.551 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400/CO[7]
                         net (fo=1, routed)           0.026     9.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400_n_0
    SLICE_X42Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397/CO[7]
                         net (fo=1, routed)           0.026     9.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397_n_0
    SLICE_X42Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396/CO[1]
                         net (fo=35, routed)          0.287     9.947    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396_n_6
    SLICE_X41Y17         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    10.037 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427/O
                         net (fo=1, routed)           0.015    10.052    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427_n_0
    SLICE_X41Y17         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    10.169 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380/CO[7]
                         net (fo=1, routed)           0.026    10.195    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380_n_0
    SLICE_X41Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.210 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371/CO[7]
                         net (fo=1, routed)           0.026    10.236    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371_n_0
    SLICE_X41Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.251 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362/CO[7]
                         net (fo=1, routed)           0.026    10.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362_n_0
    SLICE_X41Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.292 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359/CO[7]
                         net (fo=1, routed)           0.026    10.318    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359_n_0
    SLICE_X41Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358/CO[1]
                         net (fo=35, routed)          0.335    10.695    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358_n_6
    SLICE_X40Y18         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    10.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388/O
                         net (fo=1, routed)           0.009    10.754    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388_n_0
    SLICE_X40Y18         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.944 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333/CO[7]
                         net (fo=1, routed)           0.026    10.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333_n_0
    SLICE_X40Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.985 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324/CO[7]
                         net (fo=1, routed)           0.026    11.011    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324_n_0
    SLICE_X40Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    11.093 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321/O[3]
                         net (fo=2, routed)           0.401    11.493    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321_n_12
    SLICE_X39Y24         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052    11.545 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328/O
                         net (fo=1, routed)           0.014    11.559    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328_n_0
    SLICE_X39Y24         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    11.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283/CO[7]
                         net (fo=1, routed)           0.026    11.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283_n_0
    SLICE_X39Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282/CO[1]
                         net (fo=35, routed)          0.290    12.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282_n_6
    SLICE_X40Y22         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    12.124 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319/O
                         net (fo=1, routed)           0.009    12.133    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319_n_0
    SLICE_X40Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.319 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266/CO[7]
                         net (fo=1, routed)           0.026    12.345    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266_n_0
    SLICE_X40Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257/CO[7]
                         net (fo=1, routed)           0.026    12.386    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257_n_0
    SLICE_X40Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.401 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248/CO[7]
                         net (fo=1, routed)           0.026    12.427    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248_n_0
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245/CO[7]
                         net (fo=1, routed)           0.026    12.468    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244/CO[1]
                         net (fo=35, routed)          0.294    12.804    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244_n_6
    SLICE_X41Y24         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.856 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281/O
                         net (fo=1, routed)           0.016    12.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281_n_0
    SLICE_X41Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.062 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228/CO[7]
                         net (fo=1, routed)           0.026    13.088    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228_n_0
    SLICE_X41Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.103 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219/CO[7]
                         net (fo=1, routed)           0.026    13.129    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219_n_0
    SLICE_X41Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.144 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210/CO[7]
                         net (fo=1, routed)           0.026    13.170    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210_n_0
    SLICE_X41Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207/CO[7]
                         net (fo=1, routed)           0.026    13.211    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207_n_0
    SLICE_X41Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206/CO[1]
                         net (fo=35, routed)          0.277    13.530    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206_n_6
    SLICE_X40Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    13.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243/O
                         net (fo=1, routed)           0.009    13.590    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    13.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190/CO[7]
                         net (fo=1, routed)           0.026    13.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181/CO[7]
                         net (fo=1, routed)           0.026    13.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181_n_0
    SLICE_X40Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.858 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172/CO[7]
                         net (fo=1, routed)           0.052    13.910    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172_n_0
    SLICE_X40Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.925 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169/CO[7]
                         net (fo=1, routed)           0.026    13.951    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169_n_0
    SLICE_X40Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.993 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168/CO[1]
                         net (fo=35, routed)          0.264    14.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168_n_6
    SLICE_X39Y27         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    14.406 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205/O
                         net (fo=1, routed)           0.016    14.422    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205_n_0
    SLICE_X39Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    14.612 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131/CO[7]
                         net (fo=1, routed)           0.026    14.638    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131_n_0
    SLICE_X39Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122/CO[7]
                         net (fo=1, routed)           0.026    14.679    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122_n_0
    SLICE_X39Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113/CO[7]
                         net (fo=1, routed)           0.052    14.746    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113_n_0
    SLICE_X39Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.761 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110/CO[7]
                         net (fo=1, routed)           0.026    14.787    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110_n_0
    SLICE_X39Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.829 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109/CO[1]
                         net (fo=35, routed)          0.271    15.100    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109_n_6
    SLICE_X38Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    15.248 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167/O
                         net (fo=1, routed)           0.009    15.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167_n_0
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    15.443 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100/CO[7]
                         net (fo=1, routed)           0.026    15.469    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100_n_0
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.484 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72/CO[7]
                         net (fo=1, routed)           0.026    15.510    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72_n_0
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.525 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63/CO[7]
                         net (fo=1, routed)           0.052    15.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63_n_0
    SLICE_X38Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60/CO[7]
                         net (fo=1, routed)           0.026    15.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60_n_0
    SLICE_X38Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59/CO[1]
                         net (fo=35, routed)          0.688    16.348    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59_n_6
    SLICE_X37Y27         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    16.399 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158/O
                         net (fo=1, routed)           0.025    16.424    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158_n_0
    SLICE_X37Y27         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    16.587 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91/CO[7]
                         net (fo=1, routed)           0.026    16.613    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91_n_0
    SLICE_X37Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.628 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50/CO[7]
                         net (fo=1, routed)           0.026    16.654    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50_n_0
    SLICE_X37Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31/CO[7]
                         net (fo=1, routed)           0.052    16.721    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.736 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28/CO[7]
                         net (fo=1, routed)           0.026    16.762    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.804 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27/CO[1]
                         net (fo=35, routed)          0.656    17.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27_n_6
    SLICE_X38Y32         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    17.557 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149/O
                         net (fo=1, routed)           0.011    17.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149_n_0
    SLICE_X38Y32         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    17.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82/CO[7]
                         net (fo=1, routed)           0.026    17.749    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82_n_0
    SLICE_X38Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41/CO[7]
                         net (fo=1, routed)           0.026    17.790    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41_n_0
    SLICE_X38Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.805 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    17.831    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18_n_0
    SLICE_X38Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.846 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10/CO[7]
                         net (fo=1, routed)           0.026    17.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10_n_0
    SLICE_X38Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    17.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9/CO[1]
                         net (fo=35, routed)          0.288    18.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9_n_6
    SLICE_X39Y38         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90/O
                         net (fo=1, routed)           0.013    18.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90_n_0
    SLICE_X39Y38         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    18.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40/CO[7]
                         net (fo=1, routed)           0.026    18.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40_n_0
    SLICE_X39Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17/CO[7]
                         net (fo=1, routed)           0.026    18.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17_n_0
    SLICE_X39Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    18.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8_n_0
    SLICE_X39Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.617 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.308    18.925    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[16]
    SLICE_X38Y38         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31/O
                         net (fo=1, routed)           0.009    18.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31_n_0
    SLICE_X38Y38         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    19.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026    19.200    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14_n_0
    SLICE_X38Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.241    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5_n_0
    SLICE_X38Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.256 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.282    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2_n_0
    SLICE_X38Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.677    20.008    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[15]
    SLICE_X37Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.097 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30/O
                         net (fo=1, routed)           0.016    20.113    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30_n_0
    SLICE_X37Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.329    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14_n_0
    SLICE_X37Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.344 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.370    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5_n_0
    SLICE_X37Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.385 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.411    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2_n_0
    SLICE_X37Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.596    21.056    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[14]
    SLICE_X38Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    21.155 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35/O
                         net (fo=1, routed)           0.007    21.162    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35_n_0
    SLICE_X38Y42         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    21.315 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23/CO[7]
                         net (fo=1, routed)           0.026    21.341    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23_n_0
    SLICE_X38Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.356 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.026    21.382    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14_n_0
    SLICE_X38Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.397 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.423    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5_n_0
    SLICE_X38Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.438 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.464    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2_n_0
    SLICE_X38Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.513 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.305    21.818    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[13]
    SLICE_X39Y42         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    21.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38/O
                         net (fo=1, routed)           0.016    21.886    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38_n_0
    SLICE_X39Y42         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.076 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23/CO[7]
                         net (fo=1, routed)           0.026    22.102    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23_n_0
    SLICE_X39Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.117 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.143    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14_n_0
    SLICE_X39Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.158 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.184    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5_n_0
    SLICE_X39Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.199 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.225    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2_n_0
    SLICE_X39Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.274 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.287    22.561    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[12]
    SLICE_X40Y42         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    22.659 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30/O
                         net (fo=1, routed)           0.009    22.668    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30_n_0
    SLICE_X40Y42         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    22.854 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.880    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14_n_0
    SLICE_X40Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.895 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.921    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5_n_0
    SLICE_X40Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.936 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.962    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2_n_0
    SLICE_X40Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.011 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.344    23.355    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[11]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    23.391 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38/O
                         net (fo=1, routed)           0.009    23.400    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38_n_0
    SLICE_X43Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    23.586 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.612    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23_n_0
    SLICE_X43Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.627 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14/CO[7]
                         net (fo=1, routed)           0.026    23.653    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14_n_0
    SLICE_X43Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.668 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.694    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5_n_0
    SLICE_X43Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.709 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.735    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2_n_0
    SLICE_X43Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.784 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.395    24.179    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[10]
    SLICE_X45Y44         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.231 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38/O
                         net (fo=1, routed)           0.016    24.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38_n_0
    SLICE_X45Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    24.437 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23/CO[7]
                         net (fo=1, routed)           0.026    24.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23_n_0
    SLICE_X45Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.478 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.504    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.519 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.545    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.560 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.586    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2_n_0
    SLICE_X45Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    24.635 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.335    24.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[9]
    SLICE_X44Y45         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    25.020 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31/O
                         net (fo=1, routed)           0.009    25.029    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31_n_0
    SLICE_X44Y45         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.026    25.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14_n_0
    SLICE_X44Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5_n_0
    SLICE_X44Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2_n_0
    SLICE_X44Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.295    25.671    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[8]
    SLICE_X42Y44         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    25.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36/O
                         net (fo=1, routed)           0.025    25.784    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36_n_0
    SLICE_X42Y44         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    25.947 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026    25.973    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23_n_0
    SLICE_X42Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.988 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.014    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14_n_0
    SLICE_X42Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.029 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.055    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5_n_0
    SLICE_X42Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.070 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.096    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2_n_0
    SLICE_X42Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.378    26.523    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[7]
    SLICE_X43Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    26.674 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.026    26.700    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23_n_0
    SLICE_X43Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14_n_0
    SLICE_X43Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.756 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5_n_0
    SLICE_X43Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.797 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2_n_0
    SLICE_X43Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    26.872 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.201    27.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[6]
    SLICE_X42Y49         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    27.171 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34/O
                         net (fo=1, routed)           0.022    27.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34_n_0
    SLICE_X42Y49         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    27.352 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.026    27.378    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23_n_0
    SLICE_X42Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.393 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.026    27.419    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14_n_0
    SLICE_X42Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.434 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    27.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5_n_0
    SLICE_X42Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.475 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.501    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2_n_0
    SLICE_X42Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.309    27.859    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[5]
    SLICE_X44Y49         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    27.983 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38/O
                         net (fo=1, routed)           0.009    27.992    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38_n_0
    SLICE_X44Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    28.178 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.204    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23_n_0
    SLICE_X44Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.026    28.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14_n_0
    SLICE_X44Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    28.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5_n_0
    SLICE_X44Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    28.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2_n_0
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.330    28.705    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[4]
    SLICE_X45Y49         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    28.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38/O
                         net (fo=1, routed)           0.016    28.773    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38_n_0
    SLICE_X45Y49         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.963 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.989    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23_n_0
    SLICE_X45Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.004 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14_n_0
    SLICE_X45Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.045 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.071    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5_n_0
    SLICE_X45Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.086 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2_n_0
    SLICE_X45Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    29.161 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.386    29.547    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[3]
    SLICE_X43Y51         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    29.582 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_37/O
                         net (fo=1, routed)           0.010    29.592    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_37_n_0
    SLICE_X43Y51         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    29.747 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_23/CO[7]
                         net (fo=1, routed)           0.026    29.773    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_23_n_0
    SLICE_X43Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.788 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.814    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_14_n_0
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.829 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.855    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_5_n_0
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.896    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_2_n_0
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    29.945 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.212    30.157    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[2]
    SLICE_X42Y54         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    30.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[1]_i_34/O
                         net (fo=1, routed)           0.022    30.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[1]_i_34_n_0
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    30.436 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_23/CO[7]
                         net (fo=1, routed)           0.026    30.462    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_23_n_0
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.477 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_14/CO[7]
                         net (fo=1, routed)           0.026    30.503    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_14_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.518 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    30.544    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_5_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.559 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026    30.585    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_2_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    30.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.026    30.660    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[1]
    SLICE_X42Y58         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.778    12.800    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X42Y58         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]/C
                         clock pessimism             -0.208    12.592    
                         clock uncertainty           -0.132    12.460    
    SLICE_X42Y58         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.485    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[1]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                         -30.660    
  -------------------------------------------------------------------
                         slack                                -18.175    

Slack (VIOLATED) :        -17.941ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.545ns  (logic 10.790ns (43.960%)  route 13.755ns (56.040%))
  Logic Levels:           172  (CARRY8=146 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.053ns = ( 12.835 - 6.782 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.963ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.778ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.072     5.859    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y9          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/Q
                         net (fo=7, routed)           0.280     6.217    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg_n_0_[31]
    SLICE_X46Y9          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     6.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_638/O
                         net (fo=1, routed)           0.013     6.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_638_n_0
    SLICE_X46Y9          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_560/CO[7]
                         net (fo=1, routed)           0.026     6.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_560_n_0
    SLICE_X46Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_551/CO[7]
                         net (fo=1, routed)           0.026     6.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_551_n_0
    SLICE_X46Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_542/CO[7]
                         net (fo=1, routed)           0.026     6.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_542_n_0
    SLICE_X46Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.583 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_539/CO[7]
                         net (fo=1, routed)           0.026     6.609    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_539_n_0
    SLICE_X46Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     6.661 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_538/CO[0]
                         net (fo=35, routed)          0.400     7.061    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_538_n_7
    SLICE_X45Y9          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     7.214 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_522/CO[7]
                         net (fo=1, routed)           0.026     7.240    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_522_n_0
    SLICE_X45Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_513/CO[7]
                         net (fo=1, routed)           0.026     7.281    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_513_n_0
    SLICE_X45Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.296 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_504/CO[7]
                         net (fo=1, routed)           0.026     7.322    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_504_n_0
    SLICE_X45Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.337 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_501/CO[7]
                         net (fo=1, routed)           0.026     7.363    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_501_n_0
    SLICE_X45Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.405 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_500/CO[1]
                         net (fo=35, routed)          0.370     7.775    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_500_n_6
    SLICE_X44Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     7.926 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_484/CO[7]
                         net (fo=1, routed)           0.026     7.952    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_484_n_0
    SLICE_X44Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.967 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_475/CO[7]
                         net (fo=1, routed)           0.026     7.993    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_475_n_0
    SLICE_X44Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.008 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_466/CO[7]
                         net (fo=1, routed)           0.026     8.034    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_466_n_0
    SLICE_X44Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.049 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_463/CO[7]
                         net (fo=1, routed)           0.026     8.075    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_463_n_0
    SLICE_X44Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.117 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_462/CO[1]
                         net (fo=35, routed)          0.277     8.394    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_462_n_6
    SLICE_X43Y12         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     8.518 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_492/O
                         net (fo=1, routed)           0.009     8.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_492_n_0
    SLICE_X43Y12         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.717 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_437/CO[7]
                         net (fo=1, routed)           0.026     8.743    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_437_n_0
    SLICE_X43Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.758 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_428/CO[7]
                         net (fo=1, routed)           0.026     8.784    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_428_n_0
    SLICE_X43Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.799 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_425/CO[7]
                         net (fo=1, routed)           0.026     8.825    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_425_n_0
    SLICE_X43Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.867 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_424/CO[1]
                         net (fo=35, routed)          0.290     9.157    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_424_n_6
    SLICE_X39Y14         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     9.245 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_460/O
                         net (fo=1, routed)           0.021     9.266    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_460_n_0
    SLICE_X39Y14         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     9.427 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_408/CO[7]
                         net (fo=1, routed)           0.026     9.453    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_408_n_0
    SLICE_X39Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.468 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_399/CO[7]
                         net (fo=1, routed)           0.026     9.494    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_399_n_0
    SLICE_X39Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.509 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_390/CO[7]
                         net (fo=1, routed)           0.026     9.535    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_390_n_0
    SLICE_X39Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_387/CO[7]
                         net (fo=1, routed)           0.026     9.576    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_387_n_0
    SLICE_X39Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.618 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_386/CO[1]
                         net (fo=35, routed)          0.728    10.346    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_386_n_6
    SLICE_X36Y15         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.397 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_423/O
                         net (fo=1, routed)           0.009    10.406    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_423_n_0
    SLICE_X36Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_370/CO[7]
                         net (fo=1, routed)           0.026    10.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_370_n_0
    SLICE_X36Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.633 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_361/CO[7]
                         net (fo=1, routed)           0.026    10.659    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_361_n_0
    SLICE_X36Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.674 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_352/CO[7]
                         net (fo=1, routed)           0.026    10.700    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_352_n_0
    SLICE_X36Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_349/CO[7]
                         net (fo=1, routed)           0.026    10.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_349_n_0
    SLICE_X36Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_348/CO[1]
                         net (fo=35, routed)          0.196    10.979    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_348_n_6
    SLICE_X36Y21         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    11.103 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_377/O
                         net (fo=1, routed)           0.009    11.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_377_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.298 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_323/CO[7]
                         net (fo=1, routed)           0.026    11.324    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_323_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.339 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_314/CO[7]
                         net (fo=1, routed)           0.026    11.365    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_314_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_311/CO[7]
                         net (fo=1, routed)           0.026    11.406    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_311_n_0
    SLICE_X36Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.448 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_310/CO[1]
                         net (fo=35, routed)          0.307    11.755    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_310_n_6
    SLICE_X37Y21         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    11.807 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_347/O
                         net (fo=1, routed)           0.016    11.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_347_n_0
    SLICE_X37Y21         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    12.013 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_294/CO[7]
                         net (fo=1, routed)           0.026    12.039    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_294_n_0
    SLICE_X37Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.054 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_285/CO[7]
                         net (fo=1, routed)           0.026    12.080    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_285_n_0
    SLICE_X37Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.095 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_276/CO[7]
                         net (fo=1, routed)           0.026    12.121    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_276_n_0
    SLICE_X37Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.136 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_273/CO[7]
                         net (fo=1, routed)           0.026    12.162    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_273_n_0
    SLICE_X37Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.204 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_272/CO[1]
                         net (fo=35, routed)          0.280    12.485    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_272_n_6
    SLICE_X35Y24         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.537 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_309/O
                         net (fo=1, routed)           0.016    12.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_309_n_0
    SLICE_X35Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    12.743 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_256/CO[7]
                         net (fo=1, routed)           0.026    12.769    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_256_n_0
    SLICE_X35Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.784 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_247/CO[7]
                         net (fo=1, routed)           0.026    12.810    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_247_n_0
    SLICE_X35Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.825 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_238/CO[7]
                         net (fo=1, routed)           0.026    12.851    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_238_n_0
    SLICE_X35Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.866 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_235/CO[7]
                         net (fo=1, routed)           0.026    12.892    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_235_n_0
    SLICE_X35Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.934 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_234/CO[1]
                         net (fo=35, routed)          0.247    13.181    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_234_n_6
    SLICE_X36Y30         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    13.330 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_255/O
                         net (fo=1, routed)           0.009    13.339    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_255_n_0
    SLICE_X36Y30         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.529 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_200/CO[7]
                         net (fo=1, routed)           0.026    13.555    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_200_n_0
    SLICE_X36Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.570 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_197/CO[7]
                         net (fo=1, routed)           0.026    13.596    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_197_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.638 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_196/CO[1]
                         net (fo=35, routed)          0.230    13.867    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_196_n_6
    SLICE_X37Y34         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.017 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_217/O
                         net (fo=1, routed)           0.013    14.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_217_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    14.222 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_162/CO[7]
                         net (fo=1, routed)           0.026    14.248    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_162_n_0
    SLICE_X37Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.263 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_159/CO[7]
                         net (fo=1, routed)           0.026    14.289    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_159_n_0
    SLICE_X37Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_158/CO[1]
                         net (fo=35, routed)          0.293    14.624    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_158_n_6
    SLICE_X36Y33         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    14.675 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_195/O
                         net (fo=1, routed)           0.009    14.684    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_195_n_0
    SLICE_X36Y33         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    14.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_121/CO[7]
                         net (fo=1, routed)           0.026    14.896    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_121_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.911 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_112/CO[7]
                         net (fo=1, routed)           0.026    14.937    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_112_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.952 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_103/CO[7]
                         net (fo=1, routed)           0.026    14.978    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_103_n_0
    SLICE_X36Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.993 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_100/CO[7]
                         net (fo=1, routed)           0.026    15.019    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_100_n_0
    SLICE_X36Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.061 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_99/CO[1]
                         net (fo=35, routed)          0.280    15.341    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_99_n_6
    SLICE_X35Y33         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.393 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_157/O
                         net (fo=1, routed)           0.016    15.409    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_157_n_0
    SLICE_X35Y33         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    15.599 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_90/CO[7]
                         net (fo=1, routed)           0.026    15.625    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_90_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.640 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_62/CO[7]
                         net (fo=1, routed)           0.026    15.666    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_62_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.681 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_53/CO[7]
                         net (fo=1, routed)           0.026    15.707    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_53_n_0
    SLICE_X35Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.722 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_50/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_50_n_0
    SLICE_X35Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    15.790 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_49/CO[1]
                         net (fo=35, routed)          0.224    16.014    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_49_n_6
    SLICE_X34Y33         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.102 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_148/O
                         net (fo=1, routed)           0.025    16.127    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_148_n_0
    SLICE_X34Y33         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    16.290 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_81/CO[7]
                         net (fo=1, routed)           0.026    16.316    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_81_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_40/CO[7]
                         net (fo=1, routed)           0.026    16.357    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_40_n_0
    SLICE_X34Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.372 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_21/CO[7]
                         net (fo=1, routed)           0.026    16.398    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_21_n_0
    SLICE_X34Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.413 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    16.439    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_18_n_0
    SLICE_X34Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.481 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_17/CO[1]
                         net (fo=35, routed)          0.281    16.762    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_17_n_6
    SLICE_X33Y36         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    16.813 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_143/O
                         net (fo=1, routed)           0.009    16.822    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_143_n_0
    SLICE_X33Y36         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    17.008 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_72/CO[7]
                         net (fo=1, routed)           0.026    17.034    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_72_n_0
    SLICE_X33Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.049 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_31/CO[7]
                         net (fo=1, routed)           0.026    17.075    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_31_n_0
    SLICE_X33Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    17.116    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_8_n_0
    SLICE_X33Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.131 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_4/CO[7]
                         net (fo=1, routed)           0.026    17.157    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_4_n_0
    SLICE_X33Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    17.199 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_3/CO[1]
                         net (fo=35, routed)          0.298    17.498    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_3_n_6
    SLICE_X34Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    17.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_136/O
                         net (fo=1, routed)           0.016    17.566    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_136_n_0
    SLICE_X34Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.756 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_71/CO[7]
                         net (fo=1, routed)           0.026    17.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_71_n_0
    SLICE_X34Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.797 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_30/CO[7]
                         net (fo=1, routed)           0.026    17.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_30_n_0
    SLICE_X34Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.838 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_7/CO[7]
                         net (fo=1, routed)           0.026    17.864    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_7_n_0
    SLICE_X34Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.879 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026    17.905    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_2_n_0
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.954 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.324    18.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[16]
    SLICE_X36Y39         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    18.401 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[15]_i_31/O
                         net (fo=1, routed)           0.009    18.410    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[15]_i_31_n_0
    SLICE_X36Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    18.600 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026    18.626    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_14_n_0
    SLICE_X36Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.641 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    18.667    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_5_n_0
    SLICE_X36Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.682 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    18.708    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_2_n_0
    SLICE_X36Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    18.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.293    19.050    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[15]
    SLICE_X35Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    19.102 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[14]_i_38/O
                         net (fo=1, routed)           0.016    19.118    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[14]_i_38_n_0
    SLICE_X35Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    19.308 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.026    19.334    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_23_n_0
    SLICE_X35Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.349 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.026    19.375    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_14_n_0
    SLICE_X35Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.390 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.416    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_5_n_0
    SLICE_X35Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.431 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.457    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_2_n_0
    SLICE_X35Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    19.506 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.182    19.688    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[14]
    SLICE_X35Y44         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    19.837 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[13]_i_30/O
                         net (fo=1, routed)           0.016    19.853    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[13]_i_30_n_0
    SLICE_X35Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.043 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.069    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_14_n_0
    SLICE_X35Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.084 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.110    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_5_n_0
    SLICE_X35Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.125 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.151    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_2_n_0
    SLICE_X35Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.200 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.390    20.591    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[13]
    SLICE_X36Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    20.742 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_23/CO[7]
                         net (fo=1, routed)           0.026    20.768    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_23_n_0
    SLICE_X36Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_14_n_0
    SLICE_X36Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.824 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.850    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_5_n_0
    SLICE_X36Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.865 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.891    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_2_n_0
    SLICE_X36Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    20.940 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.290    21.230    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[12]
    SLICE_X37Y45         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    21.355 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[11]_i_21/O
                         net (fo=1, routed)           0.016    21.371    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[11]_i_21_n_0
    SLICE_X37Y45         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    21.561 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.587    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_5_n_0
    SLICE_X37Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.628    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_2_n_0
    SLICE_X37Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    21.677 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.607    22.284    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[11]
    SLICE_X38Y48         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    22.381 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[10]_i_34/O
                         net (fo=1, routed)           0.011    22.392    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[10]_i_34_n_0
    SLICE_X38Y48         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    22.547 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.026    22.573    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_23_n_0
    SLICE_X38Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.588 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.614    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_14_n_0
    SLICE_X38Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.629 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.655    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_5_n_0
    SLICE_X38Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.670 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.696    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_2_n_0
    SLICE_X38Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.240    22.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[10]
    SLICE_X39Y51         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    23.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[9]_i_38/O
                         net (fo=1, routed)           0.016    23.052    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[9]_i_38_n_0
    SLICE_X39Y51         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    23.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_23_n_0
    SLICE_X39Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.283 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_14/CO[7]
                         net (fo=1, routed)           0.026    23.309    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_14_n_0
    SLICE_X39Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.324 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.350    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_5_n_0
    SLICE_X39Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.365 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.391    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_2_n_0
    SLICE_X39Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    23.440 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.371    23.811    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[9]
    SLICE_X38Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    23.962 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.988    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_23_n_0
    SLICE_X38Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.003 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.029    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_14_n_0
    SLICE_X38Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.044 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.070    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_5_n_0
    SLICE_X38Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.085 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.111    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_2_n_0
    SLICE_X38Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.160 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.224    24.384    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[8]
    SLICE_X39Y56         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    24.482 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[7]_i_34/O
                         net (fo=1, routed)           0.022    24.504    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[7]_i_34_n_0
    SLICE_X39Y56         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    24.663 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026    24.689    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_23_n_0
    SLICE_X39Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.704 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.730    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_14_n_0
    SLICE_X39Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.771    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_5_n_0
    SLICE_X39Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.786 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.812    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_2_n_0
    SLICE_X39Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    24.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.288    25.149    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[7]
    SLICE_X40Y56         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    25.247 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[6]_i_30/O
                         net (fo=1, routed)           0.009    25.256    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[6]_i_30_n_0
    SLICE_X40Y56         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    25.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.026    25.468    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_14_n_0
    SLICE_X40Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.483 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.509    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_5_n_0
    SLICE_X40Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.524 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.550    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_2_n_0
    SLICE_X40Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.599 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.250    25.848    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[6]
    SLICE_X41Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    25.900 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[5]_i_38/O
                         net (fo=1, routed)           0.016    25.916    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[5]_i_38_n_0
    SLICE_X41Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    26.106 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.026    26.132    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_23_n_0
    SLICE_X41Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.147 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.173    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_14_n_0
    SLICE_X41Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.188 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.214    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_5_n_0
    SLICE_X41Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.229 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.255    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_2_n_0
    SLICE_X41Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.304 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.285    26.589    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[5]
    SLICE_X40Y62         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    26.738 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[4]_i_22/O
                         net (fo=1, routed)           0.009    26.747    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[4]_i_22_n_0
    SLICE_X40Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    26.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.963    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_5_n_0
    SLICE_X40Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.978 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.004    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_2_n_0
    SLICE_X40Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    27.053 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.266    27.319    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[4]
    SLICE_X39Y63         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    27.371 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[3]_i_38/O
                         net (fo=1, routed)           0.016    27.387    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[3]_i_38_n_0
    SLICE_X39Y63         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    27.577 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.026    27.603    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_23_n_0
    SLICE_X39Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.618 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.026    27.644    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_14_n_0
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.659 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    27.685    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_5_n_0
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.700 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.726    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_2_n_0
    SLICE_X39Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.775 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.275    28.050    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[3]
    SLICE_X40Y66         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    28.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[2]_i_31/O
                         net (fo=1, routed)           0.009    28.183    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[2]_i_31_n_0
    SLICE_X40Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    28.373 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.026    28.399    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_14_n_0
    SLICE_X40Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.414 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    28.440    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_5_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.455 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    28.481    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.530 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.365    28.895    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[2]
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    29.046 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_23/CO[7]
                         net (fo=1, routed)           0.026    29.072    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_23_n_0
    SLICE_X38Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.087 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.113    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_14_n_0
    SLICE_X38Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.128 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.154    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_5_n_0
    SLICE_X38Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.169 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.195    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_2_n_0
    SLICE_X38Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    29.244 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.782    30.026    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[1]
    SLICE_X37Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    30.179 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_22/CO[7]
                         net (fo=1, routed)           0.026    30.205    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_22_n_0
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.220 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_13/CO[7]
                         net (fo=1, routed)           0.026    30.246    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_13_n_0
    SLICE_X37Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.261 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.026    30.287    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_4_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.302 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026    30.328    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    30.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.024    30.404    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[0]
    SLICE_X37Y69         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.813    12.835    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X37Y69         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]/C
                         clock pessimism             -0.264    12.571    
                         clock uncertainty           -0.132    12.438    
    SLICE_X37Y69         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -30.404    
  -------------------------------------------------------------------
                         slack                                -17.941    

Slack (VIOLATED) :        -17.491ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.118ns  (logic 9.925ns (41.151%)  route 14.193ns (58.848%))
  Logic Levels:           166  (CARRY8=139 LUT1=1 LUT3=26)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 12.796 - 6.782 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.963ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.774ns (routing 1.778ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.066     5.853    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y17         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.931 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/Q
                         net (fo=71, routed)          0.168     6.099    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[10]
    SLICE_X53Y14         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631/O
                         net (fo=1, routed)           0.021     6.218    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631_n_0
    SLICE_X53Y14         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.379 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561/CO[7]
                         net (fo=1, routed)           0.026     6.405    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561_n_0
    SLICE_X53Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.420 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552/CO[7]
                         net (fo=1, routed)           0.026     6.446    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552_n_0
    SLICE_X53Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.461 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549/CO[7]
                         net (fo=1, routed)           0.026     6.487    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549_n_0
    SLICE_X53Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     6.539 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548/CO[0]
                         net (fo=35, routed)          0.270     6.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548_n_7
    SLICE_X52Y13         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.931 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583/O
                         net (fo=1, routed)           0.009     6.940    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583_n_0
    SLICE_X52Y13         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.094 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532/CO[7]
                         net (fo=1, routed)           0.026     7.120    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532_n_0
    SLICE_X52Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.135 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523/CO[7]
                         net (fo=1, routed)           0.026     7.161    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523_n_0
    SLICE_X52Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.176 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514/CO[7]
                         net (fo=1, routed)           0.026     7.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514_n_0
    SLICE_X52Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.217 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511/CO[7]
                         net (fo=1, routed)           0.026     7.243    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511_n_0
    SLICE_X52Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.285 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510/CO[1]
                         net (fo=35, routed)          0.560     7.844    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510_n_6
    SLICE_X46Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     7.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494/CO[7]
                         net (fo=1, routed)           0.026     8.023    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494_n_0
    SLICE_X46Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.038 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485/CO[7]
                         net (fo=1, routed)           0.026     8.064    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485_n_0
    SLICE_X46Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.079 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476/CO[7]
                         net (fo=1, routed)           0.026     8.105    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476_n_0
    SLICE_X46Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.120 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473/CO[7]
                         net (fo=1, routed)           0.026     8.146    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473_n_0
    SLICE_X46Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.188 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472/CO[1]
                         net (fo=35, routed)          0.355     8.543    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472_n_6
    SLICE_X44Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456/CO[7]
                         net (fo=1, routed)           0.026     8.720    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456_n_0
    SLICE_X44Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.735 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447/CO[7]
                         net (fo=1, routed)           0.026     8.761    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447_n_0
    SLICE_X44Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438/CO[7]
                         net (fo=1, routed)           0.026     8.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438_n_0
    SLICE_X44Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435/CO[7]
                         net (fo=1, routed)           0.026     8.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435_n_0
    SLICE_X44Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.885 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434/CO[1]
                         net (fo=35, routed)          0.308     9.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434_n_6
    SLICE_X42Y17         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     9.281 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469/O
                         net (fo=1, routed)           0.025     9.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469_n_0
    SLICE_X42Y17         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418/CO[7]
                         net (fo=1, routed)           0.026     9.495    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418_n_0
    SLICE_X42Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409/CO[7]
                         net (fo=1, routed)           0.026     9.536    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409_n_0
    SLICE_X42Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.551 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400/CO[7]
                         net (fo=1, routed)           0.026     9.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400_n_0
    SLICE_X42Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397/CO[7]
                         net (fo=1, routed)           0.026     9.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397_n_0
    SLICE_X42Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396/CO[1]
                         net (fo=35, routed)          0.287     9.947    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396_n_6
    SLICE_X41Y17         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    10.037 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427/O
                         net (fo=1, routed)           0.015    10.052    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427_n_0
    SLICE_X41Y17         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    10.169 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380/CO[7]
                         net (fo=1, routed)           0.026    10.195    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380_n_0
    SLICE_X41Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.210 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371/CO[7]
                         net (fo=1, routed)           0.026    10.236    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371_n_0
    SLICE_X41Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.251 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362/CO[7]
                         net (fo=1, routed)           0.026    10.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362_n_0
    SLICE_X41Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.292 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359/CO[7]
                         net (fo=1, routed)           0.026    10.318    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359_n_0
    SLICE_X41Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358/CO[1]
                         net (fo=35, routed)          0.335    10.695    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358_n_6
    SLICE_X40Y18         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    10.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388/O
                         net (fo=1, routed)           0.009    10.754    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388_n_0
    SLICE_X40Y18         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.944 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333/CO[7]
                         net (fo=1, routed)           0.026    10.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333_n_0
    SLICE_X40Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.985 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324/CO[7]
                         net (fo=1, routed)           0.026    11.011    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324_n_0
    SLICE_X40Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    11.093 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321/O[3]
                         net (fo=2, routed)           0.401    11.493    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321_n_12
    SLICE_X39Y24         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052    11.545 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328/O
                         net (fo=1, routed)           0.014    11.559    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328_n_0
    SLICE_X39Y24         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    11.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283/CO[7]
                         net (fo=1, routed)           0.026    11.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283_n_0
    SLICE_X39Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282/CO[1]
                         net (fo=35, routed)          0.290    12.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282_n_6
    SLICE_X40Y22         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    12.124 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319/O
                         net (fo=1, routed)           0.009    12.133    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319_n_0
    SLICE_X40Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.319 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266/CO[7]
                         net (fo=1, routed)           0.026    12.345    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266_n_0
    SLICE_X40Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257/CO[7]
                         net (fo=1, routed)           0.026    12.386    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257_n_0
    SLICE_X40Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.401 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248/CO[7]
                         net (fo=1, routed)           0.026    12.427    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248_n_0
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245/CO[7]
                         net (fo=1, routed)           0.026    12.468    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244/CO[1]
                         net (fo=35, routed)          0.294    12.804    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244_n_6
    SLICE_X41Y24         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.856 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281/O
                         net (fo=1, routed)           0.016    12.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281_n_0
    SLICE_X41Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.062 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228/CO[7]
                         net (fo=1, routed)           0.026    13.088    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228_n_0
    SLICE_X41Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.103 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219/CO[7]
                         net (fo=1, routed)           0.026    13.129    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219_n_0
    SLICE_X41Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.144 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210/CO[7]
                         net (fo=1, routed)           0.026    13.170    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210_n_0
    SLICE_X41Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207/CO[7]
                         net (fo=1, routed)           0.026    13.211    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207_n_0
    SLICE_X41Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206/CO[1]
                         net (fo=35, routed)          0.277    13.530    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206_n_6
    SLICE_X40Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    13.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243/O
                         net (fo=1, routed)           0.009    13.590    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    13.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190/CO[7]
                         net (fo=1, routed)           0.026    13.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181/CO[7]
                         net (fo=1, routed)           0.026    13.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181_n_0
    SLICE_X40Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.858 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172/CO[7]
                         net (fo=1, routed)           0.052    13.910    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172_n_0
    SLICE_X40Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.925 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169/CO[7]
                         net (fo=1, routed)           0.026    13.951    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169_n_0
    SLICE_X40Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.993 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168/CO[1]
                         net (fo=35, routed)          0.264    14.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168_n_6
    SLICE_X39Y27         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    14.406 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205/O
                         net (fo=1, routed)           0.016    14.422    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205_n_0
    SLICE_X39Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    14.612 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131/CO[7]
                         net (fo=1, routed)           0.026    14.638    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131_n_0
    SLICE_X39Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122/CO[7]
                         net (fo=1, routed)           0.026    14.679    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122_n_0
    SLICE_X39Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113/CO[7]
                         net (fo=1, routed)           0.052    14.746    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113_n_0
    SLICE_X39Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.761 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110/CO[7]
                         net (fo=1, routed)           0.026    14.787    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110_n_0
    SLICE_X39Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.829 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109/CO[1]
                         net (fo=35, routed)          0.271    15.100    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109_n_6
    SLICE_X38Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    15.248 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167/O
                         net (fo=1, routed)           0.009    15.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167_n_0
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    15.443 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100/CO[7]
                         net (fo=1, routed)           0.026    15.469    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100_n_0
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.484 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72/CO[7]
                         net (fo=1, routed)           0.026    15.510    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72_n_0
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.525 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63/CO[7]
                         net (fo=1, routed)           0.052    15.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63_n_0
    SLICE_X38Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60/CO[7]
                         net (fo=1, routed)           0.026    15.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60_n_0
    SLICE_X38Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59/CO[1]
                         net (fo=35, routed)          0.688    16.348    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59_n_6
    SLICE_X37Y27         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    16.399 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158/O
                         net (fo=1, routed)           0.025    16.424    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158_n_0
    SLICE_X37Y27         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    16.587 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91/CO[7]
                         net (fo=1, routed)           0.026    16.613    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91_n_0
    SLICE_X37Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.628 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50/CO[7]
                         net (fo=1, routed)           0.026    16.654    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50_n_0
    SLICE_X37Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31/CO[7]
                         net (fo=1, routed)           0.052    16.721    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.736 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28/CO[7]
                         net (fo=1, routed)           0.026    16.762    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.804 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27/CO[1]
                         net (fo=35, routed)          0.656    17.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27_n_6
    SLICE_X38Y32         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    17.557 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149/O
                         net (fo=1, routed)           0.011    17.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149_n_0
    SLICE_X38Y32         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    17.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82/CO[7]
                         net (fo=1, routed)           0.026    17.749    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82_n_0
    SLICE_X38Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41/CO[7]
                         net (fo=1, routed)           0.026    17.790    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41_n_0
    SLICE_X38Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.805 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    17.831    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18_n_0
    SLICE_X38Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.846 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10/CO[7]
                         net (fo=1, routed)           0.026    17.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10_n_0
    SLICE_X38Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    17.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9/CO[1]
                         net (fo=35, routed)          0.288    18.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9_n_6
    SLICE_X39Y38         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90/O
                         net (fo=1, routed)           0.013    18.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90_n_0
    SLICE_X39Y38         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    18.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40/CO[7]
                         net (fo=1, routed)           0.026    18.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40_n_0
    SLICE_X39Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17/CO[7]
                         net (fo=1, routed)           0.026    18.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17_n_0
    SLICE_X39Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    18.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8_n_0
    SLICE_X39Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.617 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.308    18.925    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[16]
    SLICE_X38Y38         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31/O
                         net (fo=1, routed)           0.009    18.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31_n_0
    SLICE_X38Y38         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    19.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026    19.200    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14_n_0
    SLICE_X38Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.241    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5_n_0
    SLICE_X38Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.256 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.282    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2_n_0
    SLICE_X38Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.677    20.008    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[15]
    SLICE_X37Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.097 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30/O
                         net (fo=1, routed)           0.016    20.113    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30_n_0
    SLICE_X37Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.329    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14_n_0
    SLICE_X37Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.344 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.370    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5_n_0
    SLICE_X37Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.385 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.411    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2_n_0
    SLICE_X37Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.596    21.056    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[14]
    SLICE_X38Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    21.155 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35/O
                         net (fo=1, routed)           0.007    21.162    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35_n_0
    SLICE_X38Y42         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    21.315 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23/CO[7]
                         net (fo=1, routed)           0.026    21.341    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23_n_0
    SLICE_X38Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.356 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.026    21.382    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14_n_0
    SLICE_X38Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.397 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.423    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5_n_0
    SLICE_X38Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.438 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.464    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2_n_0
    SLICE_X38Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.513 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.305    21.818    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[13]
    SLICE_X39Y42         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    21.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38/O
                         net (fo=1, routed)           0.016    21.886    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38_n_0
    SLICE_X39Y42         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.076 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23/CO[7]
                         net (fo=1, routed)           0.026    22.102    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23_n_0
    SLICE_X39Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.117 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.143    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14_n_0
    SLICE_X39Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.158 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.184    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5_n_0
    SLICE_X39Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.199 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.225    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2_n_0
    SLICE_X39Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.274 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.287    22.561    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[12]
    SLICE_X40Y42         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    22.659 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30/O
                         net (fo=1, routed)           0.009    22.668    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30_n_0
    SLICE_X40Y42         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    22.854 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.880    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14_n_0
    SLICE_X40Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.895 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.921    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5_n_0
    SLICE_X40Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.936 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.962    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2_n_0
    SLICE_X40Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.011 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.344    23.355    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[11]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    23.391 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38/O
                         net (fo=1, routed)           0.009    23.400    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38_n_0
    SLICE_X43Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    23.586 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.612    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23_n_0
    SLICE_X43Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.627 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14/CO[7]
                         net (fo=1, routed)           0.026    23.653    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14_n_0
    SLICE_X43Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.668 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.694    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5_n_0
    SLICE_X43Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.709 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.735    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2_n_0
    SLICE_X43Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.784 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.395    24.179    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[10]
    SLICE_X45Y44         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.231 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38/O
                         net (fo=1, routed)           0.016    24.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38_n_0
    SLICE_X45Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    24.437 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23/CO[7]
                         net (fo=1, routed)           0.026    24.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23_n_0
    SLICE_X45Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.478 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.504    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.519 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.545    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.560 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.586    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2_n_0
    SLICE_X45Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    24.635 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.335    24.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[9]
    SLICE_X44Y45         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    25.020 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31/O
                         net (fo=1, routed)           0.009    25.029    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31_n_0
    SLICE_X44Y45         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.026    25.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14_n_0
    SLICE_X44Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5_n_0
    SLICE_X44Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2_n_0
    SLICE_X44Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.295    25.671    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[8]
    SLICE_X42Y44         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    25.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36/O
                         net (fo=1, routed)           0.025    25.784    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36_n_0
    SLICE_X42Y44         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    25.947 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026    25.973    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23_n_0
    SLICE_X42Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.988 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.014    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14_n_0
    SLICE_X42Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.029 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.055    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5_n_0
    SLICE_X42Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.070 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.096    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2_n_0
    SLICE_X42Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.378    26.523    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[7]
    SLICE_X43Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    26.674 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.026    26.700    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23_n_0
    SLICE_X43Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14_n_0
    SLICE_X43Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.756 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5_n_0
    SLICE_X43Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.797 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2_n_0
    SLICE_X43Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    26.872 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.201    27.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[6]
    SLICE_X42Y49         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    27.171 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34/O
                         net (fo=1, routed)           0.022    27.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34_n_0
    SLICE_X42Y49         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    27.352 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.026    27.378    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23_n_0
    SLICE_X42Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.393 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.026    27.419    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14_n_0
    SLICE_X42Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.434 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    27.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5_n_0
    SLICE_X42Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.475 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.501    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2_n_0
    SLICE_X42Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.309    27.859    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[5]
    SLICE_X44Y49         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    27.983 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38/O
                         net (fo=1, routed)           0.009    27.992    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38_n_0
    SLICE_X44Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    28.178 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.204    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23_n_0
    SLICE_X44Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.026    28.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14_n_0
    SLICE_X44Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    28.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5_n_0
    SLICE_X44Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    28.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2_n_0
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.330    28.705    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[4]
    SLICE_X45Y49         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    28.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38/O
                         net (fo=1, routed)           0.016    28.773    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38_n_0
    SLICE_X45Y49         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.963 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.989    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23_n_0
    SLICE_X45Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.004 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14_n_0
    SLICE_X45Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.045 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.071    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5_n_0
    SLICE_X45Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.086 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2_n_0
    SLICE_X45Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    29.161 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.386    29.547    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[3]
    SLICE_X43Y51         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    29.582 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_37/O
                         net (fo=1, routed)           0.010    29.592    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[2]_i_37_n_0
    SLICE_X43Y51         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    29.747 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_23/CO[7]
                         net (fo=1, routed)           0.026    29.773    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_23_n_0
    SLICE_X43Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.788 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.814    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_14_n_0
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.829 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.855    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_5_n_0
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.896    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_2_n_0
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    29.945 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.026    29.971    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[2]
    SLICE_X43Y55         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.774    12.796    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X43Y55         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]/C
                         clock pessimism             -0.208    12.588    
                         clock uncertainty           -0.132    12.456    
    SLICE_X43Y55         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.481    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[2]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -29.971    
  -------------------------------------------------------------------
                         slack                                -17.491    

Slack (VIOLATED) :        -17.488ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.059ns  (logic 10.894ns (45.279%)  route 13.165ns (54.720%))
  Logic Levels:           169  (CARRY8=142 LUT1=1 LUT3=26)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 12.742 - 6.782 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.068ns (routing 1.963ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.778ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.068     5.855    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y13         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     5.933 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[3]_replica/Q
                         net (fo=29, routed)          0.347     6.280    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[3]_repN
    SLICE_X51Y13         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.330 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023_i_12/O
                         net (fo=1, routed)           0.009     6.339    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023_i_12_n_0
    SLICE_X51Y13         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.493 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023/CO[7]
                         net (fo=1, routed)           0.026     6.519    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023_n_0
    SLICE_X51Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.534 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1024/CO[7]
                         net (fo=1, routed)           0.026     6.560    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1024_n_0
    SLICE_X51Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.575 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1025/CO[7]
                         net (fo=1, routed)           0.026     6.601    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1025_n_0
    SLICE_X51Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.616 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1026/CO[7]
                         net (fo=1, routed)           0.026     6.642    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1026_n_0
    SLICE_X51Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     6.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1027/CO[0]
                         net (fo=35, routed)          0.207     6.901    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1027_n_7
    SLICE_X50Y16         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.998 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028_i_3/O
                         net (fo=1, routed)           0.011     7.009    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028_i_3_n_0
    SLICE_X50Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.164 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028/CO[7]
                         net (fo=1, routed)           0.026     7.190    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028_n_0
    SLICE_X50Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.205 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1029/CO[7]
                         net (fo=1, routed)           0.026     7.231    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1029_n_0
    SLICE_X50Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.246 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1030/CO[7]
                         net (fo=1, routed)           0.026     7.272    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1030_n_0
    SLICE_X50Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.287 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1031/CO[7]
                         net (fo=1, routed)           0.026     7.313    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1031_n_0
    SLICE_X50Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.355 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1032/CO[1]
                         net (fo=35, routed)          0.330     7.685    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1032_n_6
    SLICE_X52Y19         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.809 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034_i_7/O
                         net (fo=1, routed)           0.009     7.818    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034_i_7_n_0
    SLICE_X52Y19         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.004 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034/CO[7]
                         net (fo=1, routed)           0.026     8.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034_n_0
    SLICE_X52Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.045 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1035/CO[7]
                         net (fo=1, routed)           0.026     8.071    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1035_n_0
    SLICE_X52Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.086 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1036/CO[7]
                         net (fo=1, routed)           0.026     8.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1036_n_0
    SLICE_X52Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.154 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1037/CO[1]
                         net (fo=35, routed)          0.420     8.574    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1037_n_6
    SLICE_X51Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.725 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1038/CO[7]
                         net (fo=1, routed)           0.026     8.751    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1038_n_0
    SLICE_X51Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.766 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1039/CO[7]
                         net (fo=1, routed)           0.026     8.792    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1039_n_0
    SLICE_X51Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.807 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1040/CO[7]
                         net (fo=1, routed)           0.026     8.833    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1040_n_0
    SLICE_X51Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.848 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1041/CO[7]
                         net (fo=1, routed)           0.026     8.874    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1041_n_0
    SLICE_X51Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.916 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1042/CO[1]
                         net (fo=35, routed)          0.282     9.198    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1042_n_6
    SLICE_X50Y24         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     9.321 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045_i_6/O
                         net (fo=1, routed)           0.010     9.331    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045_i_6_n_0
    SLICE_X50Y24         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     9.486 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045/CO[7]
                         net (fo=1, routed)           0.026     9.512    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045_n_0
    SLICE_X50Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.527 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1046/CO[7]
                         net (fo=1, routed)           0.026     9.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1046_n_0
    SLICE_X50Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.595 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1047/CO[1]
                         net (fo=35, routed)          0.410    10.005    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1047_n_6
    SLICE_X51Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.156 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1048/CO[7]
                         net (fo=1, routed)           0.026    10.182    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1048_n_0
    SLICE_X51Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1049/CO[7]
                         net (fo=1, routed)           0.026    10.223    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1049_n_0
    SLICE_X51Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.238 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1050/CO[7]
                         net (fo=1, routed)           0.026    10.264    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1050_n_0
    SLICE_X51Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.279 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1051/CO[7]
                         net (fo=1, routed)           0.026    10.305    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1051_n_0
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.347 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1052/CO[1]
                         net (fo=35, routed)          0.394    10.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1052_n_6
    SLICE_X52Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    10.791 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054_i_8/O
                         net (fo=1, routed)           0.009    10.800    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054_i_8_n_0
    SLICE_X52Y24         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.990 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054/CO[7]
                         net (fo=1, routed)           0.026    11.016    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.031 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1055/CO[7]
                         net (fo=1, routed)           0.026    11.057    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1055_n_0
    SLICE_X52Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.072 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1056/CO[7]
                         net (fo=1, routed)           0.026    11.098    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1056_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.140 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1057/CO[1]
                         net (fo=35, routed)          0.315    11.455    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1057_n_6
    SLICE_X53Y23         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    11.508 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059_i_8/O
                         net (fo=1, routed)           0.013    11.521    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059_i_8_n_0
    SLICE_X53Y23         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.713 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059/CO[7]
                         net (fo=1, routed)           0.026    11.739    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059_n_0
    SLICE_X53Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.754 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1060/CO[7]
                         net (fo=1, routed)           0.026    11.780    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1060_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.795 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1061/CO[7]
                         net (fo=1, routed)           0.026    11.821    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1061_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.863 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1062/CO[1]
                         net (fo=35, routed)          0.347    12.210    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1062_n_6
    SLICE_X55Y20         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.300 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063_i_4/O
                         net (fo=1, routed)           0.007    12.307    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063_i_4_n_0
    SLICE_X55Y20         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    12.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063/CO[7]
                         net (fo=1, routed)           0.026    12.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063_n_0
    SLICE_X55Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1064/CO[7]
                         net (fo=1, routed)           0.026    12.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1064_n_0
    SLICE_X55Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1065/CO[7]
                         net (fo=1, routed)           0.026    12.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1065_n_0
    SLICE_X55Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.583 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1066/CO[7]
                         net (fo=1, routed)           0.026    12.609    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1066_n_0
    SLICE_X55Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.651 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1067/CO[1]
                         net (fo=35, routed)          0.329    12.981    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1067_n_6
    SLICE_X56Y20         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    13.033 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068_i_7/O
                         net (fo=1, routed)           0.016    13.049    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068_i_7_n_0
    SLICE_X56Y20         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.239 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068/CO[7]
                         net (fo=1, routed)           0.026    13.265    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068_n_0
    SLICE_X56Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.280 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1069/CO[7]
                         net (fo=1, routed)           0.026    13.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1069_n_0
    SLICE_X56Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.321 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1070/CO[7]
                         net (fo=1, routed)           0.026    13.347    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1070_n_0
    SLICE_X56Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.362 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1071/CO[7]
                         net (fo=1, routed)           0.026    13.388    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1071_n_0
    SLICE_X56Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.430 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1072/CO[1]
                         net (fo=35, routed)          0.266    13.696    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1072_n_6
    SLICE_X57Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    13.746 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074_i_8/O
                         net (fo=1, routed)           0.009    13.755    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074_i_8_n_0
    SLICE_X57Y25         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.945 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074/CO[7]
                         net (fo=1, routed)           0.026    13.971    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074_n_0
    SLICE_X57Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.986 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1075/CO[7]
                         net (fo=1, routed)           0.026    14.012    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1075_n_0
    SLICE_X57Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.027 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1076/CO[7]
                         net (fo=1, routed)           0.026    14.053    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1076_n_0
    SLICE_X57Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.095 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1077/CO[1]
                         net (fo=35, routed)          0.257    14.352    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1077_n_6
    SLICE_X56Y25         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    14.450 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078_i_3/O
                         net (fo=1, routed)           0.022    14.472    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078_i_3_n_0
    SLICE_X56Y25         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    14.631 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078/CO[7]
                         net (fo=1, routed)           0.026    14.657    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078_n_0
    SLICE_X56Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.672 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1079/CO[7]
                         net (fo=1, routed)           0.026    14.698    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1079_n_0
    SLICE_X56Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.713 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1080/CO[7]
                         net (fo=1, routed)           0.026    14.739    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1080_n_0
    SLICE_X56Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.754 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1081/CO[7]
                         net (fo=1, routed)           0.026    14.780    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1081_n_0
    SLICE_X56Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.822 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1082/CO[1]
                         net (fo=35, routed)          0.380    15.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1082_n_6
    SLICE_X55Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    15.353 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1083/CO[7]
                         net (fo=1, routed)           0.026    15.379    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1083_n_0
    SLICE_X55Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.394 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1084/CO[7]
                         net (fo=1, routed)           0.026    15.420    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1084_n_0
    SLICE_X55Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.435 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1085/CO[7]
                         net (fo=1, routed)           0.026    15.461    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1085_n_0
    SLICE_X55Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.476 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1086/CO[7]
                         net (fo=1, routed)           0.026    15.502    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1086_n_0
    SLICE_X55Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.544 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1087/CO[1]
                         net (fo=35, routed)          0.264    15.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1087_n_6
    SLICE_X54Y28         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088_i_7/O
                         net (fo=1, routed)           0.016    15.877    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088_i_7_n_0
    SLICE_X54Y28         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    16.067 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088/CO[7]
                         net (fo=1, routed)           0.026    16.093    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088_n_0
    SLICE_X54Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.108 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1089/CO[7]
                         net (fo=1, routed)           0.052    16.160    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1089_n_0
    SLICE_X54Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.175 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1090/CO[7]
                         net (fo=1, routed)           0.026    16.201    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1090_n_0
    SLICE_X54Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.216 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1091/CO[7]
                         net (fo=1, routed)           0.026    16.242    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1091_n_0
    SLICE_X54Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.284 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1092/CO[1]
                         net (fo=35, routed)          0.265    16.548    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1092_n_6
    SLICE_X55Y30         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    16.599 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093_i_7/O
                         net (fo=1, routed)           0.009    16.608    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093_i_7_n_0
    SLICE_X55Y30         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    16.794 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093/CO[7]
                         net (fo=1, routed)           0.026    16.820    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093_n_0
    SLICE_X55Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.835 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1094/CO[7]
                         net (fo=1, routed)           0.026    16.861    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1094_n_0
    SLICE_X55Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1095/CO[7]
                         net (fo=1, routed)           0.026    16.902    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1095_n_0
    SLICE_X55Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    16.984 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1096/O[3]
                         net (fo=2, routed)           0.326    17.311    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1096_n_12
    SLICE_X54Y36         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    17.435 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101_i_4/O
                         net (fo=1, routed)           0.014    17.449    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101_i_4_n_0
    SLICE_X54Y36         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    17.605 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101/CO[7]
                         net (fo=1, routed)           0.026    17.631    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101_n_0
    SLICE_X54Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.680 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1102/CO[1]
                         net (fo=36, routed)          0.329    18.009    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[16]
    SLICE_X52Y33         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    18.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104_i_7/O
                         net (fo=1, routed)           0.009    18.142    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104_i_7_n_0
    SLICE_X52Y33         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    18.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104/CO[7]
                         net (fo=1, routed)           0.026    18.354    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104_n_0
    SLICE_X52Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.369 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1105/CO[7]
                         net (fo=1, routed)           0.026    18.395    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1105_n_0
    SLICE_X52Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1106/CO[7]
                         net (fo=1, routed)           0.026    18.436    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1106_n_0
    SLICE_X52Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    18.485 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1107/CO[1]
                         net (fo=36, routed)          0.265    18.750    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[15]
    SLICE_X53Y33         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    18.875 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110_i_7/O
                         net (fo=1, routed)           0.016    18.891    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110_i_7_n_0
    SLICE_X53Y33         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    19.081 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110/CO[7]
                         net (fo=1, routed)           0.026    19.107    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110_n_0
    SLICE_X53Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.122 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1111/CO[7]
                         net (fo=1, routed)           0.026    19.148    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1111_n_0
    SLICE_X53Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    19.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1112/CO[1]
                         net (fo=36, routed)          0.348    19.545    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[14]
    SLICE_X57Y30         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    19.596 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113_i_7/O
                         net (fo=1, routed)           0.009    19.605    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113_i_7_n_0
    SLICE_X57Y30         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    19.791 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113/CO[7]
                         net (fo=1, routed)           0.026    19.817    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113_n_0
    SLICE_X57Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.832 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1114/CO[7]
                         net (fo=1, routed)           0.026    19.858    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1114_n_0
    SLICE_X57Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.873 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1115/CO[7]
                         net (fo=1, routed)           0.026    19.899    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1115_n_0
    SLICE_X57Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1116/CO[7]
                         net (fo=1, routed)           0.026    19.940    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1116_n_0
    SLICE_X57Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.989 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1117/CO[1]
                         net (fo=36, routed)          0.232    20.221    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[13]
    SLICE_X56Y35         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145    20.366 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119_i_6/O
                         net (fo=1, routed)           0.021    20.387    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119_i_6_n_0
    SLICE_X56Y35         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    20.548 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119/CO[7]
                         net (fo=1, routed)           0.026    20.574    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119_n_0
    SLICE_X56Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.589 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1120/CO[7]
                         net (fo=1, routed)           0.026    20.615    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1120_n_0
    SLICE_X56Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.630 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1121/CO[7]
                         net (fo=1, routed)           0.026    20.656    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1121_n_0
    SLICE_X56Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.705 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1122/CO[1]
                         net (fo=36, routed)          0.285    20.990    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[12]
    SLICE_X55Y35         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    21.087 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123_i_3/O
                         net (fo=1, routed)           0.011    21.098    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123_i_3_n_0
    SLICE_X55Y35         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    21.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123/CO[7]
                         net (fo=1, routed)           0.026    21.279    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123_n_0
    SLICE_X55Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.294 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1124/CO[7]
                         net (fo=1, routed)           0.026    21.320    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1124_n_0
    SLICE_X55Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.335 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1125/CO[7]
                         net (fo=1, routed)           0.026    21.361    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1125_n_0
    SLICE_X55Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1126/CO[7]
                         net (fo=1, routed)           0.026    21.402    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1126_n_0
    SLICE_X55Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.451 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1127/CO[1]
                         net (fo=36, routed)          0.503    21.954    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[11]
    SLICE_X51Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    22.105 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1128/CO[7]
                         net (fo=1, routed)           0.026    22.131    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1128_n_0
    SLICE_X51Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.146 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1129/CO[7]
                         net (fo=1, routed)           0.026    22.172    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1129_n_0
    SLICE_X51Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.187 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1130/CO[7]
                         net (fo=1, routed)           0.026    22.213    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1130_n_0
    SLICE_X51Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.228 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1131/CO[7]
                         net (fo=1, routed)           0.026    22.254    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1131_n_0
    SLICE_X51Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1132/CO[1]
                         net (fo=36, routed)          0.380    22.683    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[10]
    SLICE_X49Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    22.834 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1133/CO[7]
                         net (fo=1, routed)           0.026    22.860    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1133_n_0
    SLICE_X49Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.875 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1134/CO[7]
                         net (fo=1, routed)           0.026    22.901    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1134_n_0
    SLICE_X49Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.916 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1135/CO[7]
                         net (fo=1, routed)           0.026    22.942    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1135_n_0
    SLICE_X49Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.957 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1136/CO[7]
                         net (fo=1, routed)           0.026    22.983    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1136_n_0
    SLICE_X49Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.032 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1137/CO[1]
                         net (fo=36, routed)          0.269    23.302    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[9]
    SLICE_X50Y35         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    23.426 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139_i_8/O
                         net (fo=1, routed)           0.009    23.435    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139_i_8_n_0
    SLICE_X50Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    23.625 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139/CO[7]
                         net (fo=1, routed)           0.026    23.651    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139_n_0
    SLICE_X50Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.666 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1140/CO[7]
                         net (fo=1, routed)           0.026    23.692    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1140_n_0
    SLICE_X50Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.707 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1141/CO[7]
                         net (fo=1, routed)           0.026    23.733    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1141_n_0
    SLICE_X50Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.782 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1142/CO[1]
                         net (fo=36, routed)          0.174    23.956    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[8]
    SLICE_X50Y40         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    24.105 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144_i_8/O
                         net (fo=1, routed)           0.009    24.114    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144_i_8_n_0
    SLICE_X50Y40         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    24.304 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144/CO[7]
                         net (fo=1, routed)           0.026    24.330    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144_n_0
    SLICE_X50Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.345 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1145/CO[7]
                         net (fo=1, routed)           0.026    24.371    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1145_n_0
    SLICE_X50Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.386 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1146/CO[7]
                         net (fo=1, routed)           0.026    24.412    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1146_n_0
    SLICE_X50Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.461 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1147/CO[1]
                         net (fo=36, routed)          0.386    24.847    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[7]
    SLICE_X52Y40         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.898 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148_i_7/O
                         net (fo=1, routed)           0.009    24.907    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148_i_7_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    25.093 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148/CO[7]
                         net (fo=1, routed)           0.026    25.119    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148_n_0
    SLICE_X52Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.134 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1149/CO[7]
                         net (fo=1, routed)           0.026    25.160    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1149_n_0
    SLICE_X52Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.175 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1150/CO[7]
                         net (fo=1, routed)           0.026    25.201    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1150_n_0
    SLICE_X52Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.216 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1151/CO[7]
                         net (fo=1, routed)           0.026    25.242    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1151_n_0
    SLICE_X52Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.291 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1152/CO[1]
                         net (fo=36, routed)          0.277    25.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[6]
    SLICE_X53Y42         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    25.620 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153_i_7/O
                         net (fo=1, routed)           0.016    25.636    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153_i_7_n_0
    SLICE_X53Y42         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    25.826 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153/CO[7]
                         net (fo=1, routed)           0.026    25.852    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153_n_0
    SLICE_X53Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.867 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1154/CO[7]
                         net (fo=1, routed)           0.026    25.893    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1154_n_0
    SLICE_X53Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.908 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1155/CO[7]
                         net (fo=1, routed)           0.026    25.934    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1155_n_0
    SLICE_X53Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.949 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1156/CO[7]
                         net (fo=1, routed)           0.026    25.975    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1156_n_0
    SLICE_X53Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.024 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1157/CO[1]
                         net (fo=36, routed)          0.290    26.314    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[5]
    SLICE_X54Y41         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    26.414 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158_i_4/O
                         net (fo=1, routed)           0.014    26.428    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158_i_4_n_0
    SLICE_X54Y41         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    26.584 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158/CO[7]
                         net (fo=1, routed)           0.026    26.610    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158_n_0
    SLICE_X54Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.625 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1159/CO[7]
                         net (fo=1, routed)           0.026    26.651    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1159_n_0
    SLICE_X54Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.666 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1160/CO[7]
                         net (fo=1, routed)           0.026    26.692    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1160_n_0
    SLICE_X54Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.707 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1161/CO[7]
                         net (fo=1, routed)           0.026    26.733    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1161_n_0
    SLICE_X54Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.782 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1162/CO[1]
                         net (fo=36, routed)          0.255    27.037    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[4]
    SLICE_X55Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163_i_7/O
                         net (fo=1, routed)           0.009    27.194    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163_i_7_n_0
    SLICE_X55Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    27.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163/CO[7]
                         net (fo=1, routed)           0.026    27.406    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163_n_0
    SLICE_X55Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    27.421 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1164/CO[7]
                         net (fo=1, routed)           0.026    27.447    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1164_n_0
    SLICE_X55Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    27.462 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1165/CO[7]
                         net (fo=1, routed)           0.026    27.488    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1165_n_0
    SLICE_X55Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    27.503 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1166/CO[7]
                         net (fo=1, routed)           0.026    27.529    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1166_n_0
    SLICE_X55Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    27.578 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1167/CO[1]
                         net (fo=36, routed)          0.266    27.844    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[3]
    SLICE_X58Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    27.968 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168_i_7/O
                         net (fo=1, routed)           0.009    27.977    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168_i_7_n_0
    SLICE_X58Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    28.163 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168/CO[7]
                         net (fo=1, routed)           0.026    28.189    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168_n_0
    SLICE_X58Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.204 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1169/CO[7]
                         net (fo=1, routed)           0.026    28.230    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1169_n_0
    SLICE_X58Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.245 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1170/CO[7]
                         net (fo=1, routed)           0.026    28.271    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1170_n_0
    SLICE_X58Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.286 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1171/CO[7]
                         net (fo=1, routed)           0.026    28.312    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1171_n_0
    SLICE_X58Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.361 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1172/CO[1]
                         net (fo=36, routed)          0.265    28.626    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[2]
    SLICE_X57Y42         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    28.750 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174_i_8/O
                         net (fo=1, routed)           0.009    28.759    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174_i_8_n_0
    SLICE_X57Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    28.949 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174/CO[7]
                         net (fo=1, routed)           0.026    28.975    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174_n_0
    SLICE_X57Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.990 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1175/CO[7]
                         net (fo=1, routed)           0.026    29.016    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1175_n_0
    SLICE_X57Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.031 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1176/CO[7]
                         net (fo=1, routed)           0.026    29.057    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1176_n_0
    SLICE_X57Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    29.106 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1177/CO[1]
                         net (fo=36, routed)          0.269    29.375    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[1]
    SLICE_X56Y43         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    29.524 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1179_i_7/O
                         net (fo=1, routed)           0.016    29.540    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1179_i_7_n_0
    SLICE_X56Y43         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    29.730 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1179/CO[7]
                         net (fo=1, routed)           0.026    29.756    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1179_n_0
    SLICE_X56Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.771 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1180/CO[7]
                         net (fo=1, routed)           0.026    29.797    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1180_n_0
    SLICE_X56Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.812 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1181/CO[7]
                         net (fo=1, routed)           0.026    29.838    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1181_n_0
    SLICE_X56Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    29.890 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1182/CO[0]
                         net (fo=1, routed)           0.024    29.914    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[0]
    SLICE_X56Y46         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.720    12.742    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X56Y46         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[0]/C
                         clock pessimism             -0.208    12.534    
                         clock uncertainty           -0.132    12.402    
    SLICE_X56Y46         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.427    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[0]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -29.914    
  -------------------------------------------------------------------
                         slack                                -17.488    

Slack (VIOLATED) :        -17.323ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.898ns  (logic 10.866ns (45.469%)  route 13.032ns (54.531%))
  Logic Levels:           169  (CARRY8=138 LUT2=1 LUT3=30)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns = ( 12.778 - 6.782 ) 
    Source Clock Delay      (SCD):    5.888ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.101ns (routing 1.963ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.757ns (routing 1.778ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.101     5.888    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X46Y8          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.966 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[0]/Q
                         net (fo=69, routed)          0.210     6.176    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg_n_0_[0]
    SLICE_X49Y7          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.266 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023_i_15/O
                         net (fo=1, routed)           0.009     6.275    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023_i_15_n_0
    SLICE_X49Y7          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.465 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023/CO[7]
                         net (fo=1, routed)           0.026     6.491    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023_n_0
    SLICE_X49Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.506 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1024/CO[7]
                         net (fo=1, routed)           0.026     6.532    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1024_n_0
    SLICE_X49Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.547 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1025/CO[7]
                         net (fo=1, routed)           0.026     6.573    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1025_n_0
    SLICE_X49Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.588 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1026/CO[7]
                         net (fo=1, routed)           0.026     6.614    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1026_n_0
    SLICE_X49Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     6.666 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1027/CO[0]
                         net (fo=35, routed)          0.250     6.916    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1027_n_7
    SLICE_X48Y8          LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     7.015 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028_i_5/O
                         net (fo=1, routed)           0.025     7.040    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028_i_5_n_0
    SLICE_X48Y8          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     7.203 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028/CO[7]
                         net (fo=1, routed)           0.026     7.229    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028_n_0
    SLICE_X48Y9          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.244 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1029/CO[7]
                         net (fo=1, routed)           0.026     7.270    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1029_n_0
    SLICE_X48Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.285 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1030/CO[7]
                         net (fo=1, routed)           0.026     7.311    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1030_n_0
    SLICE_X48Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.326 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1031/CO[7]
                         net (fo=1, routed)           0.026     7.352    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1031_n_0
    SLICE_X48Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.394 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1032/CO[1]
                         net (fo=35, routed)          0.253     7.647    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1032_n_6
    SLICE_X50Y13         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     7.770 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035_i_6/O
                         net (fo=1, routed)           0.010     7.780    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035_i_6_n_0
    SLICE_X50Y13         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.935 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035/CO[7]
                         net (fo=1, routed)           0.026     7.961    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035_n_0
    SLICE_X50Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.976 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1036/CO[7]
                         net (fo=1, routed)           0.026     8.002    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1036_n_0
    SLICE_X50Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.044 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1037/CO[1]
                         net (fo=35, routed)          0.262     8.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1037_n_6
    SLICE_X49Y13         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     8.357 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038_i_7/O
                         net (fo=1, routed)           0.009     8.366    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038_i_7_n_0
    SLICE_X49Y13         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.552 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038/CO[7]
                         net (fo=1, routed)           0.026     8.578    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038_n_0
    SLICE_X49Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.593 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1039/CO[7]
                         net (fo=1, routed)           0.026     8.619    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1039_n_0
    SLICE_X49Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1040/CO[7]
                         net (fo=1, routed)           0.026     8.660    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1040_n_0
    SLICE_X49Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.675 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1041/CO[7]
                         net (fo=1, routed)           0.026     8.701    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1041_n_0
    SLICE_X49Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.743 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1042/CO[1]
                         net (fo=35, routed)          0.322     9.065    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1042_n_6
    SLICE_X48Y14         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.118 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044_i_8/O
                         net (fo=1, routed)           0.013     9.131    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044_i_8_n_0
    SLICE_X48Y14         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.323 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044/CO[7]
                         net (fo=1, routed)           0.026     9.349    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044_n_0
    SLICE_X48Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.364 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1045/CO[7]
                         net (fo=1, routed)           0.026     9.390    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1045_n_0
    SLICE_X48Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.405 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1046/CO[7]
                         net (fo=1, routed)           0.026     9.431    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1046_n_0
    SLICE_X48Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.473 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1047/CO[1]
                         net (fo=35, routed)          0.386     9.858    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1047_n_6
    SLICE_X47Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.009 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1048/CO[7]
                         net (fo=1, routed)           0.026    10.035    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1048_n_0
    SLICE_X47Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.091 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1049/O[0]
                         net (fo=2, routed)           0.411    10.502    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1049_n_15
    SLICE_X48Y19         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052    10.554 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054_i_7/O
                         net (fo=1, routed)           0.016    10.570    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054_i_7_n_0
    SLICE_X48Y19         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.760 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054/CO[7]
                         net (fo=1, routed)           0.026    10.786    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054_n_0
    SLICE_X48Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.801 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1055/CO[7]
                         net (fo=1, routed)           0.026    10.827    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1055_n_0
    SLICE_X48Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.842 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1056/CO[7]
                         net (fo=1, routed)           0.026    10.868    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1056_n_0
    SLICE_X48Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.910 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1057/CO[1]
                         net (fo=35, routed)          0.257    11.167    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1057_n_6
    SLICE_X49Y19         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    11.263 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058_i_6/O
                         net (fo=1, routed)           0.010    11.273    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058_i_6_n_0
    SLICE_X49Y19         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    11.428 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058/CO[7]
                         net (fo=1, routed)           0.026    11.454    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058_n_0
    SLICE_X49Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1059/CO[7]
                         net (fo=1, routed)           0.026    11.495    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1059_n_0
    SLICE_X49Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1060/CO[7]
                         net (fo=1, routed)           0.026    11.536    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1060_n_0
    SLICE_X49Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.551 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1061/CO[7]
                         net (fo=1, routed)           0.026    11.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1061_n_0
    SLICE_X49Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.619 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1062/CO[1]
                         net (fo=35, routed)          0.266    11.885    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1062_n_6
    SLICE_X47Y19         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    11.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063_i_1/O
                         net (fo=1, routed)           0.010    11.985    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063_i_1_n_0
    SLICE_X47Y19         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    12.100 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063/CO[7]
                         net (fo=1, routed)           0.026    12.126    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063_n_0
    SLICE_X47Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.141 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1064/CO[7]
                         net (fo=1, routed)           0.026    12.167    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1064_n_0
    SLICE_X47Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.182 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1065/CO[7]
                         net (fo=1, routed)           0.026    12.208    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1065_n_0
    SLICE_X47Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.223 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1066/CO[7]
                         net (fo=1, routed)           0.026    12.249    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1066_n_0
    SLICE_X47Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.291 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1067/CO[1]
                         net (fo=35, routed)          0.168    12.459    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1067_n_6
    SLICE_X47Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    12.608 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069_i_8/O
                         net (fo=1, routed)           0.009    12.617    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069_i_8_n_0
    SLICE_X47Y25         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    12.807 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069/CO[7]
                         net (fo=1, routed)           0.026    12.833    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069_n_0
    SLICE_X47Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.848 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1070/CO[7]
                         net (fo=1, routed)           0.026    12.874    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1070_n_0
    SLICE_X47Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.889 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1071/CO[7]
                         net (fo=1, routed)           0.026    12.915    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1071_n_0
    SLICE_X47Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.957 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1072/CO[1]
                         net (fo=35, routed)          0.288    13.244    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1072_n_6
    SLICE_X48Y25         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    13.369 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074_i_7/O
                         net (fo=1, routed)           0.016    13.385    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074_i_7_n_0
    SLICE_X48Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.575 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074/CO[7]
                         net (fo=1, routed)           0.026    13.601    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074_n_0
    SLICE_X48Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.616 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1075/CO[7]
                         net (fo=1, routed)           0.026    13.642    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1075_n_0
    SLICE_X48Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.657 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1076/CO[7]
                         net (fo=1, routed)           0.026    13.683    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1076_n_0
    SLICE_X48Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.725 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1077/CO[1]
                         net (fo=35, routed)          0.259    13.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1077_n_6
    SLICE_X49Y25         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    14.083 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078_i_5/O
                         net (fo=1, routed)           0.009    14.092    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078_i_5_n_0
    SLICE_X49Y25         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    14.246 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078/CO[7]
                         net (fo=1, routed)           0.026    14.272    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078_n_0
    SLICE_X49Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.287 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1079/CO[7]
                         net (fo=1, routed)           0.026    14.313    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1079_n_0
    SLICE_X49Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1080/CO[7]
                         net (fo=1, routed)           0.026    14.354    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1080_n_0
    SLICE_X49Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.369 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1081/CO[7]
                         net (fo=1, routed)           0.026    14.395    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1081_n_0
    SLICE_X49Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.437 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1082/CO[1]
                         net (fo=35, routed)          0.338    14.775    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1082_n_6
    SLICE_X46Y24         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    14.826 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083_i_5/O
                         net (fo=1, routed)           0.025    14.851    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083_i_5_n_0
    SLICE_X46Y24         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    15.014 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083/CO[7]
                         net (fo=1, routed)           0.026    15.040    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083_n_0
    SLICE_X46Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.055 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1084/CO[7]
                         net (fo=1, routed)           0.026    15.081    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1084_n_0
    SLICE_X46Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.096 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1085/CO[7]
                         net (fo=1, routed)           0.026    15.122    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1085_n_0
    SLICE_X46Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.137 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1086/CO[7]
                         net (fo=1, routed)           0.026    15.163    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1086_n_0
    SLICE_X46Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    15.205 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1087/CO[1]
                         net (fo=35, routed)          0.283    15.488    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1087_n_6
    SLICE_X45Y24         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    15.525 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088_i_5/O
                         net (fo=1, routed)           0.025    15.550    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088_i_5_n_0
    SLICE_X45Y24         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    15.713 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088/CO[7]
                         net (fo=1, routed)           0.026    15.739    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088_n_0
    SLICE_X45Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082    15.821 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1089/O[3]
                         net (fo=2, routed)           0.339    16.160    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1089_n_12
    SLICE_X44Y29         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    16.259 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094_i_4/O
                         net (fo=1, routed)           0.007    16.266    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094_i_4_n_0
    SLICE_X44Y29         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    16.419 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094/CO[7]
                         net (fo=1, routed)           0.052    16.471    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094_n_0
    SLICE_X44Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.486 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1095/CO[7]
                         net (fo=1, routed)           0.026    16.512    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1095_n_0
    SLICE_X44Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.527 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1096/CO[7]
                         net (fo=1, routed)           0.026    16.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1096_n_0
    SLICE_X44Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    16.595 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1097/CO[1]
                         net (fo=35, routed)          0.342    16.937    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1097_n_6
    SLICE_X45Y29         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    16.989 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098_i_7/O
                         net (fo=1, routed)           0.016    17.005    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098_i_7_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.195 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098/CO[7]
                         net (fo=1, routed)           0.052    17.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098_n_0
    SLICE_X45Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.262 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1099/CO[7]
                         net (fo=1, routed)           0.026    17.288    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1099_n_0
    SLICE_X45Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1100/CO[7]
                         net (fo=1, routed)           0.026    17.329    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1100_n_0
    SLICE_X45Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.344 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1101/CO[7]
                         net (fo=1, routed)           0.026    17.370    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1101_n_0
    SLICE_X45Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.419 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1102/CO[1]
                         net (fo=36, routed)          0.271    17.690    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[16]
    SLICE_X46Y29         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    17.788 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103_i_3/O
                         net (fo=1, routed)           0.022    17.810    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103_i_3_n_0
    SLICE_X46Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.969 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103/CO[7]
                         net (fo=1, routed)           0.052    18.021    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103_n_0
    SLICE_X46Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1104/CO[7]
                         net (fo=1, routed)           0.026    18.062    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1104_n_0
    SLICE_X46Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.077 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1105/CO[7]
                         net (fo=1, routed)           0.026    18.103    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1105_n_0
    SLICE_X46Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.118 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1106/CO[7]
                         net (fo=1, routed)           0.026    18.144    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1106_n_0
    SLICE_X46Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.193 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1107/CO[1]
                         net (fo=36, routed)          0.270    18.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[15]
    SLICE_X48Y29         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    18.561 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108_i_3/O
                         net (fo=1, routed)           0.022    18.583    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108_i_3_n_0
    SLICE_X48Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    18.742 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108/CO[7]
                         net (fo=1, routed)           0.052    18.794    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108_n_0
    SLICE_X48Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.809 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1109/CO[7]
                         net (fo=1, routed)           0.026    18.835    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1109_n_0
    SLICE_X48Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.850 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1110/CO[7]
                         net (fo=1, routed)           0.026    18.876    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1110_n_0
    SLICE_X48Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.891 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1111/CO[7]
                         net (fo=1, routed)           0.026    18.917    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1111_n_0
    SLICE_X48Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.966 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1112/CO[1]
                         net (fo=36, routed)          0.384    19.350    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[14]
    SLICE_X47Y30         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    19.439 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114_i_5/O
                         net (fo=1, routed)           0.009    19.448    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114_i_5_n_0
    SLICE_X47Y30         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    19.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114/CO[7]
                         net (fo=1, routed)           0.026    19.628    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114_n_0
    SLICE_X47Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.643 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1115/CO[7]
                         net (fo=1, routed)           0.026    19.669    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1115_n_0
    SLICE_X47Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.684 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1116/CO[7]
                         net (fo=1, routed)           0.026    19.710    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1116_n_0
    SLICE_X47Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1117/CO[1]
                         net (fo=36, routed)          0.295    20.054    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[13]
    SLICE_X48Y35         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    20.107 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119_i_8/O
                         net (fo=1, routed)           0.013    20.120    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119_i_8_n_0
    SLICE_X48Y35         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    20.312 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119/CO[7]
                         net (fo=1, routed)           0.026    20.338    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119_n_0
    SLICE_X48Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.353 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1120/CO[7]
                         net (fo=1, routed)           0.026    20.379    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1120_n_0
    SLICE_X48Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.394 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1121/CO[7]
                         net (fo=1, routed)           0.026    20.420    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1121_n_0
    SLICE_X48Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1122/CO[1]
                         net (fo=36, routed)          0.291    20.760    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[12]
    SLICE_X47Y35         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    20.884 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124_i_8/O
                         net (fo=1, routed)           0.009    20.893    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124_i_8_n_0
    SLICE_X47Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    21.083 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124/CO[7]
                         net (fo=1, routed)           0.026    21.109    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124_n_0
    SLICE_X47Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.124 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1125/CO[7]
                         net (fo=1, routed)           0.026    21.150    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1125_n_0
    SLICE_X47Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.165 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1126/CO[7]
                         net (fo=1, routed)           0.026    21.191    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1126_n_0
    SLICE_X47Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.240 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1127/CO[1]
                         net (fo=36, routed)          0.289    21.530    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[11]
    SLICE_X46Y34         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    21.628 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128_i_3/O
                         net (fo=1, routed)           0.022    21.650    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128_i_3_n_0
    SLICE_X46Y34         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    21.809 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128/CO[7]
                         net (fo=1, routed)           0.026    21.835    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128_n_0
    SLICE_X46Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.850 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1129/CO[7]
                         net (fo=1, routed)           0.026    21.876    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1129_n_0
    SLICE_X46Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.891 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1130/CO[7]
                         net (fo=1, routed)           0.026    21.917    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1130_n_0
    SLICE_X46Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.932 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1131/CO[7]
                         net (fo=1, routed)           0.026    21.958    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1131_n_0
    SLICE_X46Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.007 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1132/CO[1]
                         net (fo=36, routed)          0.334    22.340    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[10]
    SLICE_X44Y33         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    22.428 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133_i_6/O
                         net (fo=1, routed)           0.010    22.438    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133_i_6_n_0
    SLICE_X44Y33         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    22.593 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133/CO[7]
                         net (fo=1, routed)           0.026    22.619    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133_n_0
    SLICE_X44Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1134/CO[7]
                         net (fo=1, routed)           0.026    22.660    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1134_n_0
    SLICE_X44Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.675 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1135/CO[7]
                         net (fo=1, routed)           0.026    22.701    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1135_n_0
    SLICE_X44Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.716 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1136/CO[7]
                         net (fo=1, routed)           0.026    22.742    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1136_n_0
    SLICE_X44Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.791 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1137/CO[1]
                         net (fo=36, routed)          0.375    23.166    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[9]
    SLICE_X42Y36         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    23.218 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139_i_7/O
                         net (fo=1, routed)           0.016    23.234    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139_i_7_n_0
    SLICE_X42Y36         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    23.424 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139/CO[7]
                         net (fo=1, routed)           0.026    23.450    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139_n_0
    SLICE_X42Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.465 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1140/CO[7]
                         net (fo=1, routed)           0.026    23.491    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1140_n_0
    SLICE_X42Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.506 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1141/CO[7]
                         net (fo=1, routed)           0.026    23.532    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1141_n_0
    SLICE_X42Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    23.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1142/CO[1]
                         net (fo=36, routed)          0.304    23.886    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[8]
    SLICE_X43Y36         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    23.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143_i_7/O
                         net (fo=1, routed)           0.009    23.946    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143_i_7_n_0
    SLICE_X43Y36         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    24.132 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143/CO[7]
                         net (fo=1, routed)           0.026    24.158    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143_n_0
    SLICE_X43Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.173 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1144/CO[7]
                         net (fo=1, routed)           0.026    24.199    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1144_n_0
    SLICE_X43Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.214 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1145/CO[7]
                         net (fo=1, routed)           0.026    24.240    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1145_n_0
    SLICE_X43Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1146/CO[7]
                         net (fo=1, routed)           0.026    24.281    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1146_n_0
    SLICE_X43Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.330 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1147/CO[1]
                         net (fo=36, routed)          0.476    24.806    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[7]
    SLICE_X49Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    24.905 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149_i_5/O
                         net (fo=1, routed)           0.009    24.914    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149_i_5_n_0
    SLICE_X49Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    25.068 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149/CO[7]
                         net (fo=1, routed)           0.026    25.094    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149_n_0
    SLICE_X49Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.109 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1150/CO[7]
                         net (fo=1, routed)           0.026    25.135    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1150_n_0
    SLICE_X49Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.150 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1151/CO[7]
                         net (fo=1, routed)           0.026    25.176    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1151_n_0
    SLICE_X49Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.225 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1152/CO[1]
                         net (fo=36, routed)          0.251    25.476    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[6]
    SLICE_X47Y40         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090    25.566 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154_i_8/O
                         net (fo=1, routed)           0.009    25.575    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154_i_8_n_0
    SLICE_X47Y40         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.765 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154/CO[7]
                         net (fo=1, routed)           0.026    25.791    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154_n_0
    SLICE_X47Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.806 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1155/CO[7]
                         net (fo=1, routed)           0.026    25.832    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1155_n_0
    SLICE_X47Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.847 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1156/CO[7]
                         net (fo=1, routed)           0.026    25.873    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1156_n_0
    SLICE_X47Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.922 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1157/CO[1]
                         net (fo=36, routed)          0.325    26.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[5]
    SLICE_X44Y40         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.297 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159_i_8/O
                         net (fo=1, routed)           0.009    26.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159_i_8_n_0
    SLICE_X44Y40         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    26.496 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159/CO[7]
                         net (fo=1, routed)           0.026    26.522    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159_n_0
    SLICE_X44Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.537 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1160/CO[7]
                         net (fo=1, routed)           0.026    26.563    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1160_n_0
    SLICE_X44Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.578 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1161/CO[7]
                         net (fo=1, routed)           0.026    26.604    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1161_n_0
    SLICE_X44Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    26.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1162/CO[1]
                         net (fo=36, routed)          0.312    26.965    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[4]
    SLICE_X45Y40         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    27.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164_i_7/O
                         net (fo=1, routed)           0.016    27.106    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164_i_7_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    27.296 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164/CO[7]
                         net (fo=1, routed)           0.026    27.322    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.337 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1165/CO[7]
                         net (fo=1, routed)           0.026    27.363    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1165_n_0
    SLICE_X45Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.378 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1166/CO[7]
                         net (fo=1, routed)           0.026    27.404    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1166_n_0
    SLICE_X45Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.453 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1167/CO[1]
                         net (fo=36, routed)          0.329    27.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[3]
    SLICE_X45Y34         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    27.834 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168_i_7/O
                         net (fo=1, routed)           0.016    27.850    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168_i_7_n_0
    SLICE_X45Y34         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.040 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168/CO[7]
                         net (fo=1, routed)           0.026    28.066    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168_n_0
    SLICE_X45Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.081 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1169/CO[7]
                         net (fo=1, routed)           0.026    28.107    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1169_n_0
    SLICE_X45Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.122 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1170/CO[7]
                         net (fo=1, routed)           0.026    28.148    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1170_n_0
    SLICE_X45Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.163 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1171/CO[7]
                         net (fo=1, routed)           0.026    28.189    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1171_n_0
    SLICE_X45Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    28.238 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1172/CO[1]
                         net (fo=36, routed)          0.316    28.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[2]
    SLICE_X46Y40         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    28.605 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174_i_7/O
                         net (fo=1, routed)           0.016    28.621    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174_i_7_n_0
    SLICE_X46Y40         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.811 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174/CO[7]
                         net (fo=1, routed)           0.026    28.837    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174_n_0
    SLICE_X46Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.852 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1175/CO[7]
                         net (fo=1, routed)           0.026    28.878    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1175_n_0
    SLICE_X46Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.893 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1176/CO[7]
                         net (fo=1, routed)           0.026    28.919    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1176_n_0
    SLICE_X46Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    28.968 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1177/CO[1]
                         net (fo=36, routed)          0.261    29.230    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[1]
    SLICE_X48Y39         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    29.355 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1178_i_7/O
                         net (fo=1, routed)           0.016    29.371    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1178_i_7_n_0
    SLICE_X48Y39         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    29.561 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1178/CO[7]
                         net (fo=1, routed)           0.026    29.587    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1178_n_0
    SLICE_X48Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1179/CO[7]
                         net (fo=1, routed)           0.026    29.628    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1179_n_0
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.643 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1180/CO[7]
                         net (fo=1, routed)           0.026    29.669    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1180_n_0
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.684 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1181/CO[7]
                         net (fo=1, routed)           0.026    29.710    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1181_n_0
    SLICE_X48Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    29.762 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1182/CO[0]
                         net (fo=1, routed)           0.024    29.786    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[0]
    SLICE_X48Y43         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.757    12.778    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X48Y43         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[0]/C
                         clock pessimism             -0.208    12.570    
                         clock uncertainty           -0.132    12.438    
    SLICE_X48Y43         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -29.786    
  -------------------------------------------------------------------
                         slack                                -17.323    

Slack (VIOLATED) :        -16.851ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.411ns  (logic 10.540ns (45.022%)  route 12.871ns (54.978%))
  Logic Levels:           167  (CARRY8=141 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 12.790 - 6.782 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.963ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.768ns (routing 1.778ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.072     5.859    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y9          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg[31]/Q
                         net (fo=7, routed)           0.280     6.217    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_b2_accumulator_reg_n_0_[31]
    SLICE_X46Y9          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     6.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_638/O
                         net (fo=1, routed)           0.013     6.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_638_n_0
    SLICE_X46Y9          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_560/CO[7]
                         net (fo=1, routed)           0.026     6.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_560_n_0
    SLICE_X46Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_551/CO[7]
                         net (fo=1, routed)           0.026     6.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_551_n_0
    SLICE_X46Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_542/CO[7]
                         net (fo=1, routed)           0.026     6.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_542_n_0
    SLICE_X46Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.583 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_539/CO[7]
                         net (fo=1, routed)           0.026     6.609    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_539_n_0
    SLICE_X46Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     6.661 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_538/CO[0]
                         net (fo=35, routed)          0.400     7.061    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_538_n_7
    SLICE_X45Y9          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     7.214 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_522/CO[7]
                         net (fo=1, routed)           0.026     7.240    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_522_n_0
    SLICE_X45Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_513/CO[7]
                         net (fo=1, routed)           0.026     7.281    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_513_n_0
    SLICE_X45Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.296 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_504/CO[7]
                         net (fo=1, routed)           0.026     7.322    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_504_n_0
    SLICE_X45Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.337 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_501/CO[7]
                         net (fo=1, routed)           0.026     7.363    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_501_n_0
    SLICE_X45Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.405 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_500/CO[1]
                         net (fo=35, routed)          0.370     7.775    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_500_n_6
    SLICE_X44Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     7.926 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_484/CO[7]
                         net (fo=1, routed)           0.026     7.952    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_484_n_0
    SLICE_X44Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.967 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_475/CO[7]
                         net (fo=1, routed)           0.026     7.993    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_475_n_0
    SLICE_X44Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.008 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_466/CO[7]
                         net (fo=1, routed)           0.026     8.034    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_466_n_0
    SLICE_X44Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.049 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_463/CO[7]
                         net (fo=1, routed)           0.026     8.075    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_463_n_0
    SLICE_X44Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.117 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_462/CO[1]
                         net (fo=35, routed)          0.277     8.394    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_462_n_6
    SLICE_X43Y12         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     8.518 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_492/O
                         net (fo=1, routed)           0.009     8.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_492_n_0
    SLICE_X43Y12         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.717 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_437/CO[7]
                         net (fo=1, routed)           0.026     8.743    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_437_n_0
    SLICE_X43Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.758 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_428/CO[7]
                         net (fo=1, routed)           0.026     8.784    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_428_n_0
    SLICE_X43Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.799 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_425/CO[7]
                         net (fo=1, routed)           0.026     8.825    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_425_n_0
    SLICE_X43Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.867 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_424/CO[1]
                         net (fo=35, routed)          0.290     9.157    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_424_n_6
    SLICE_X39Y14         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     9.245 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_460/O
                         net (fo=1, routed)           0.021     9.266    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_460_n_0
    SLICE_X39Y14         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     9.427 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_408/CO[7]
                         net (fo=1, routed)           0.026     9.453    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_408_n_0
    SLICE_X39Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.468 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_399/CO[7]
                         net (fo=1, routed)           0.026     9.494    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_399_n_0
    SLICE_X39Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.509 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_390/CO[7]
                         net (fo=1, routed)           0.026     9.535    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_390_n_0
    SLICE_X39Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_387/CO[7]
                         net (fo=1, routed)           0.026     9.576    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_387_n_0
    SLICE_X39Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.618 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_386/CO[1]
                         net (fo=35, routed)          0.728    10.346    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_386_n_6
    SLICE_X36Y15         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.397 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_423/O
                         net (fo=1, routed)           0.009    10.406    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_423_n_0
    SLICE_X36Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_370/CO[7]
                         net (fo=1, routed)           0.026    10.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_370_n_0
    SLICE_X36Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.633 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_361/CO[7]
                         net (fo=1, routed)           0.026    10.659    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_361_n_0
    SLICE_X36Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.674 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_352/CO[7]
                         net (fo=1, routed)           0.026    10.700    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_352_n_0
    SLICE_X36Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_349/CO[7]
                         net (fo=1, routed)           0.026    10.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_349_n_0
    SLICE_X36Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_348/CO[1]
                         net (fo=35, routed)          0.196    10.979    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_348_n_6
    SLICE_X36Y21         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    11.103 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_377/O
                         net (fo=1, routed)           0.009    11.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_377_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.298 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_323/CO[7]
                         net (fo=1, routed)           0.026    11.324    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_323_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.339 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_314/CO[7]
                         net (fo=1, routed)           0.026    11.365    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_314_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_311/CO[7]
                         net (fo=1, routed)           0.026    11.406    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_311_n_0
    SLICE_X36Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.448 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_310/CO[1]
                         net (fo=35, routed)          0.307    11.755    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_310_n_6
    SLICE_X37Y21         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    11.807 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_347/O
                         net (fo=1, routed)           0.016    11.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_347_n_0
    SLICE_X37Y21         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    12.013 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_294/CO[7]
                         net (fo=1, routed)           0.026    12.039    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_294_n_0
    SLICE_X37Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.054 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_285/CO[7]
                         net (fo=1, routed)           0.026    12.080    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_285_n_0
    SLICE_X37Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.095 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_276/CO[7]
                         net (fo=1, routed)           0.026    12.121    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_276_n_0
    SLICE_X37Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.136 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_273/CO[7]
                         net (fo=1, routed)           0.026    12.162    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_273_n_0
    SLICE_X37Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.204 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_272/CO[1]
                         net (fo=35, routed)          0.280    12.485    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_272_n_6
    SLICE_X35Y24         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.537 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_309/O
                         net (fo=1, routed)           0.016    12.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_309_n_0
    SLICE_X35Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    12.743 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_256/CO[7]
                         net (fo=1, routed)           0.026    12.769    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_256_n_0
    SLICE_X35Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.784 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_247/CO[7]
                         net (fo=1, routed)           0.026    12.810    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_247_n_0
    SLICE_X35Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.825 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_238/CO[7]
                         net (fo=1, routed)           0.026    12.851    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_238_n_0
    SLICE_X35Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    12.866 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_235/CO[7]
                         net (fo=1, routed)           0.026    12.892    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_235_n_0
    SLICE_X35Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    12.934 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_234/CO[1]
                         net (fo=35, routed)          0.247    13.181    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_234_n_6
    SLICE_X36Y30         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    13.330 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_255/O
                         net (fo=1, routed)           0.009    13.339    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_255_n_0
    SLICE_X36Y30         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.529 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_200/CO[7]
                         net (fo=1, routed)           0.026    13.555    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_200_n_0
    SLICE_X36Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.570 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_197/CO[7]
                         net (fo=1, routed)           0.026    13.596    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_197_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.638 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_196/CO[1]
                         net (fo=35, routed)          0.230    13.867    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_196_n_6
    SLICE_X37Y34         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.017 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_217/O
                         net (fo=1, routed)           0.013    14.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_217_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    14.222 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_162/CO[7]
                         net (fo=1, routed)           0.026    14.248    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_162_n_0
    SLICE_X37Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.263 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_159/CO[7]
                         net (fo=1, routed)           0.026    14.289    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_159_n_0
    SLICE_X37Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_158/CO[1]
                         net (fo=35, routed)          0.293    14.624    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_158_n_6
    SLICE_X36Y33         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    14.675 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_195/O
                         net (fo=1, routed)           0.009    14.684    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_195_n_0
    SLICE_X36Y33         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    14.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_121/CO[7]
                         net (fo=1, routed)           0.026    14.896    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_121_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.911 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_112/CO[7]
                         net (fo=1, routed)           0.026    14.937    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_112_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.952 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_103/CO[7]
                         net (fo=1, routed)           0.026    14.978    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_103_n_0
    SLICE_X36Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.993 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_100/CO[7]
                         net (fo=1, routed)           0.026    15.019    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_100_n_0
    SLICE_X36Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.061 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_99/CO[1]
                         net (fo=35, routed)          0.280    15.341    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_99_n_6
    SLICE_X35Y33         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.393 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_157/O
                         net (fo=1, routed)           0.016    15.409    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_157_n_0
    SLICE_X35Y33         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    15.599 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_90/CO[7]
                         net (fo=1, routed)           0.026    15.625    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_90_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.640 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_62/CO[7]
                         net (fo=1, routed)           0.026    15.666    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_62_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.681 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_53/CO[7]
                         net (fo=1, routed)           0.026    15.707    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_53_n_0
    SLICE_X35Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.722 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_50/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_50_n_0
    SLICE_X35Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    15.790 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_49/CO[1]
                         net (fo=35, routed)          0.224    16.014    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_49_n_6
    SLICE_X34Y33         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.102 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_148/O
                         net (fo=1, routed)           0.025    16.127    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_148_n_0
    SLICE_X34Y33         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    16.290 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_81/CO[7]
                         net (fo=1, routed)           0.026    16.316    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_81_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_40/CO[7]
                         net (fo=1, routed)           0.026    16.357    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_40_n_0
    SLICE_X34Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.372 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_21/CO[7]
                         net (fo=1, routed)           0.026    16.398    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_21_n_0
    SLICE_X34Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.413 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    16.439    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_18_n_0
    SLICE_X34Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.481 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_17/CO[1]
                         net (fo=35, routed)          0.281    16.762    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_17_n_6
    SLICE_X33Y36         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    16.813 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_143/O
                         net (fo=1, routed)           0.009    16.822    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_143_n_0
    SLICE_X33Y36         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    17.008 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_72/CO[7]
                         net (fo=1, routed)           0.026    17.034    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_72_n_0
    SLICE_X33Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.049 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_31/CO[7]
                         net (fo=1, routed)           0.026    17.075    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_31_n_0
    SLICE_X33Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    17.116    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_8_n_0
    SLICE_X33Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.131 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_4/CO[7]
                         net (fo=1, routed)           0.026    17.157    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_4_n_0
    SLICE_X33Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    17.199 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_3/CO[1]
                         net (fo=35, routed)          0.298    17.498    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_3_n_6
    SLICE_X34Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    17.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_136/O
                         net (fo=1, routed)           0.016    17.566    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[16]_i_136_n_0
    SLICE_X34Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.756 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_71/CO[7]
                         net (fo=1, routed)           0.026    17.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_71_n_0
    SLICE_X34Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.797 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_30/CO[7]
                         net (fo=1, routed)           0.026    17.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_30_n_0
    SLICE_X34Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.838 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_7/CO[7]
                         net (fo=1, routed)           0.026    17.864    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_7_n_0
    SLICE_X34Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.879 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026    17.905    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_2_n_0
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.954 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.324    18.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[16]
    SLICE_X36Y39         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    18.401 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[15]_i_31/O
                         net (fo=1, routed)           0.009    18.410    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[15]_i_31_n_0
    SLICE_X36Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    18.600 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026    18.626    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_14_n_0
    SLICE_X36Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.641 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    18.667    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_5_n_0
    SLICE_X36Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.682 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    18.708    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_2_n_0
    SLICE_X36Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    18.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.293    19.050    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[15]
    SLICE_X35Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    19.102 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[14]_i_38/O
                         net (fo=1, routed)           0.016    19.118    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[14]_i_38_n_0
    SLICE_X35Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    19.308 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.026    19.334    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_23_n_0
    SLICE_X35Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.349 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.026    19.375    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_14_n_0
    SLICE_X35Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.390 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.416    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_5_n_0
    SLICE_X35Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.431 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.457    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_2_n_0
    SLICE_X35Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    19.506 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.182    19.688    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[14]
    SLICE_X35Y44         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    19.837 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[13]_i_30/O
                         net (fo=1, routed)           0.016    19.853    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[13]_i_30_n_0
    SLICE_X35Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.043 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.069    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_14_n_0
    SLICE_X35Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.084 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.110    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_5_n_0
    SLICE_X35Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.125 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.151    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_2_n_0
    SLICE_X35Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.200 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.390    20.591    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[13]
    SLICE_X36Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    20.742 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_23/CO[7]
                         net (fo=1, routed)           0.026    20.768    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_23_n_0
    SLICE_X36Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_14_n_0
    SLICE_X36Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.824 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.850    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_5_n_0
    SLICE_X36Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    20.865 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.891    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_2_n_0
    SLICE_X36Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    20.940 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.290    21.230    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[12]
    SLICE_X37Y45         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    21.355 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[11]_i_21/O
                         net (fo=1, routed)           0.016    21.371    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[11]_i_21_n_0
    SLICE_X37Y45         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    21.561 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.587    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_5_n_0
    SLICE_X37Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.628    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_2_n_0
    SLICE_X37Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    21.677 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.607    22.284    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[11]
    SLICE_X38Y48         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    22.381 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[10]_i_34/O
                         net (fo=1, routed)           0.011    22.392    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[10]_i_34_n_0
    SLICE_X38Y48         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    22.547 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.026    22.573    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_23_n_0
    SLICE_X38Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.588 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.614    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_14_n_0
    SLICE_X38Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.629 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.655    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_5_n_0
    SLICE_X38Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.670 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.696    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_2_n_0
    SLICE_X38Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.240    22.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[10]
    SLICE_X39Y51         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    23.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[9]_i_38/O
                         net (fo=1, routed)           0.016    23.052    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[9]_i_38_n_0
    SLICE_X39Y51         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    23.242 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_23_n_0
    SLICE_X39Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.283 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_14/CO[7]
                         net (fo=1, routed)           0.026    23.309    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_14_n_0
    SLICE_X39Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.324 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.350    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_5_n_0
    SLICE_X39Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.365 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.391    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_2_n_0
    SLICE_X39Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    23.440 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.371    23.811    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[9]
    SLICE_X38Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    23.962 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.988    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_23_n_0
    SLICE_X38Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.003 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.029    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_14_n_0
    SLICE_X38Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.044 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.070    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_5_n_0
    SLICE_X38Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.085 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.111    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_2_n_0
    SLICE_X38Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.160 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.224    24.384    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[8]
    SLICE_X39Y56         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    24.482 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[7]_i_34/O
                         net (fo=1, routed)           0.022    24.504    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[7]_i_34_n_0
    SLICE_X39Y56         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    24.663 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026    24.689    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_23_n_0
    SLICE_X39Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.704 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.730    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_14_n_0
    SLICE_X39Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.771    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_5_n_0
    SLICE_X39Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.786 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.812    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_2_n_0
    SLICE_X39Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    24.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.288    25.149    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[7]
    SLICE_X40Y56         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    25.247 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[6]_i_30/O
                         net (fo=1, routed)           0.009    25.256    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[6]_i_30_n_0
    SLICE_X40Y56         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    25.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.026    25.468    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_14_n_0
    SLICE_X40Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.483 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.509    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_5_n_0
    SLICE_X40Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.524 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.550    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_2_n_0
    SLICE_X40Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.599 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.250    25.848    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[6]
    SLICE_X41Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    25.900 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[5]_i_38/O
                         net (fo=1, routed)           0.016    25.916    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[5]_i_38_n_0
    SLICE_X41Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    26.106 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.026    26.132    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_23_n_0
    SLICE_X41Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.147 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.173    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_14_n_0
    SLICE_X41Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.188 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.214    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_5_n_0
    SLICE_X41Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.229 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.255    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_2_n_0
    SLICE_X41Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.304 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.285    26.589    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[5]
    SLICE_X40Y62         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    26.738 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[4]_i_22/O
                         net (fo=1, routed)           0.009    26.747    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[4]_i_22_n_0
    SLICE_X40Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    26.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.963    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_5_n_0
    SLICE_X40Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.978 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.004    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_2_n_0
    SLICE_X40Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    27.053 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.266    27.319    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[4]
    SLICE_X39Y63         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    27.371 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[3]_i_38/O
                         net (fo=1, routed)           0.016    27.387    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[3]_i_38_n_0
    SLICE_X39Y63         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    27.577 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.026    27.603    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_23_n_0
    SLICE_X39Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.618 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.026    27.644    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_14_n_0
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.659 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    27.685    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_5_n_0
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.700 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.726    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_2_n_0
    SLICE_X39Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.775 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.275    28.050    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[3]
    SLICE_X40Y66         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    28.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[2]_i_31/O
                         net (fo=1, routed)           0.009    28.183    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12[2]_i_31_n_0
    SLICE_X40Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    28.373 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.026    28.399    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_14_n_0
    SLICE_X40Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.414 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.026    28.440    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_5_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.455 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.026    28.481    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.530 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.365    28.895    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[2]
    SLICE_X38Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    29.046 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_23/CO[7]
                         net (fo=1, routed)           0.026    29.072    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_23_n_0
    SLICE_X38Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.087 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.113    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_14_n_0
    SLICE_X38Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.128 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.154    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_5_n_0
    SLICE_X38Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.169 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.195    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_2_n_0
    SLICE_X38Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    29.244 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.026    29.270    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s120[1]
    SLICE_X38Y69         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.768    12.790    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X38Y69         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]/C
                         clock pessimism             -0.264    12.526    
                         clock uncertainty           -0.132    12.393    
    SLICE_X38Y69         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.418    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s12_reg[1]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                         -29.270    
  -------------------------------------------------------------------
                         slack                                -16.851    

Slack (VIOLATED) :        -16.714ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.334ns  (logic 9.641ns (41.317%)  route 13.693ns (58.683%))
  Logic Levels:           160  (CARRY8=134 LUT1=1 LUT3=25)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.007ns = ( 12.789 - 6.782 ) 
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.066ns (routing 1.963ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.778ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.066     5.853    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y17         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.931 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[10]/Q
                         net (fo=71, routed)          0.168     6.099    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[10]
    SLICE_X53Y14         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631/O
                         net (fo=1, routed)           0.021     6.218    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_631_n_0
    SLICE_X53Y14         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.379 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561/CO[7]
                         net (fo=1, routed)           0.026     6.405    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_561_n_0
    SLICE_X53Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.420 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552/CO[7]
                         net (fo=1, routed)           0.026     6.446    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_552_n_0
    SLICE_X53Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.461 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549/CO[7]
                         net (fo=1, routed)           0.026     6.487    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_549_n_0
    SLICE_X53Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     6.539 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548/CO[0]
                         net (fo=35, routed)          0.270     6.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_548_n_7
    SLICE_X52Y13         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.931 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583/O
                         net (fo=1, routed)           0.009     6.940    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_583_n_0
    SLICE_X52Y13         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     7.094 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532/CO[7]
                         net (fo=1, routed)           0.026     7.120    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_532_n_0
    SLICE_X52Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.135 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523/CO[7]
                         net (fo=1, routed)           0.026     7.161    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_523_n_0
    SLICE_X52Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.176 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514/CO[7]
                         net (fo=1, routed)           0.026     7.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_514_n_0
    SLICE_X52Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.217 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511/CO[7]
                         net (fo=1, routed)           0.026     7.243    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_511_n_0
    SLICE_X52Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.285 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510/CO[1]
                         net (fo=35, routed)          0.560     7.844    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_510_n_6
    SLICE_X46Y14         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     7.997 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494/CO[7]
                         net (fo=1, routed)           0.026     8.023    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_494_n_0
    SLICE_X46Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.038 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485/CO[7]
                         net (fo=1, routed)           0.026     8.064    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_485_n_0
    SLICE_X46Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.079 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476/CO[7]
                         net (fo=1, routed)           0.026     8.105    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_476_n_0
    SLICE_X46Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.120 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473/CO[7]
                         net (fo=1, routed)           0.026     8.146    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_473_n_0
    SLICE_X46Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.188 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472/CO[1]
                         net (fo=35, routed)          0.355     8.543    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_472_n_6
    SLICE_X44Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456/CO[7]
                         net (fo=1, routed)           0.026     8.720    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_456_n_0
    SLICE_X44Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.735 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447/CO[7]
                         net (fo=1, routed)           0.026     8.761    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_447_n_0
    SLICE_X44Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438/CO[7]
                         net (fo=1, routed)           0.026     8.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_438_n_0
    SLICE_X44Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435/CO[7]
                         net (fo=1, routed)           0.026     8.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_435_n_0
    SLICE_X44Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.885 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434/CO[1]
                         net (fo=35, routed)          0.308     9.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_434_n_6
    SLICE_X42Y17         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     9.281 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469/O
                         net (fo=1, routed)           0.025     9.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_469_n_0
    SLICE_X42Y17         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418/CO[7]
                         net (fo=1, routed)           0.026     9.495    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_418_n_0
    SLICE_X42Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409/CO[7]
                         net (fo=1, routed)           0.026     9.536    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_409_n_0
    SLICE_X42Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.551 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400/CO[7]
                         net (fo=1, routed)           0.026     9.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_400_n_0
    SLICE_X42Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397/CO[7]
                         net (fo=1, routed)           0.026     9.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_397_n_0
    SLICE_X42Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396/CO[1]
                         net (fo=35, routed)          0.287     9.947    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_396_n_6
    SLICE_X41Y17         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    10.037 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427/O
                         net (fo=1, routed)           0.015    10.052    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_427_n_0
    SLICE_X41Y17         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    10.169 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380/CO[7]
                         net (fo=1, routed)           0.026    10.195    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_380_n_0
    SLICE_X41Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.210 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371/CO[7]
                         net (fo=1, routed)           0.026    10.236    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_371_n_0
    SLICE_X41Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.251 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362/CO[7]
                         net (fo=1, routed)           0.026    10.277    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_362_n_0
    SLICE_X41Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.292 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359/CO[7]
                         net (fo=1, routed)           0.026    10.318    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_359_n_0
    SLICE_X41Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358/CO[1]
                         net (fo=35, routed)          0.335    10.695    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_358_n_6
    SLICE_X40Y18         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    10.745 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388/O
                         net (fo=1, routed)           0.009    10.754    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_388_n_0
    SLICE_X40Y18         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.944 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333/CO[7]
                         net (fo=1, routed)           0.026    10.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_333_n_0
    SLICE_X40Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.985 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324/CO[7]
                         net (fo=1, routed)           0.026    11.011    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_324_n_0
    SLICE_X40Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    11.093 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321/O[3]
                         net (fo=2, routed)           0.401    11.493    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_321_n_12
    SLICE_X39Y24         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052    11.545 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328/O
                         net (fo=1, routed)           0.014    11.559    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_328_n_0
    SLICE_X39Y24         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    11.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283/CO[7]
                         net (fo=1, routed)           0.026    11.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_283_n_0
    SLICE_X39Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.783 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282/CO[1]
                         net (fo=35, routed)          0.290    12.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_282_n_6
    SLICE_X40Y22         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    12.124 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319/O
                         net (fo=1, routed)           0.009    12.133    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_319_n_0
    SLICE_X40Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    12.319 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266/CO[7]
                         net (fo=1, routed)           0.026    12.345    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_266_n_0
    SLICE_X40Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.360 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257/CO[7]
                         net (fo=1, routed)           0.026    12.386    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_257_n_0
    SLICE_X40Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.401 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248/CO[7]
                         net (fo=1, routed)           0.026    12.427    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_248_n_0
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.442 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245/CO[7]
                         net (fo=1, routed)           0.026    12.468    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_245_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244/CO[1]
                         net (fo=35, routed)          0.294    12.804    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_244_n_6
    SLICE_X41Y24         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    12.856 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281/O
                         net (fo=1, routed)           0.016    12.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_281_n_0
    SLICE_X41Y24         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.062 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228/CO[7]
                         net (fo=1, routed)           0.026    13.088    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_228_n_0
    SLICE_X41Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.103 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219/CO[7]
                         net (fo=1, routed)           0.026    13.129    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_219_n_0
    SLICE_X41Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.144 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210/CO[7]
                         net (fo=1, routed)           0.026    13.170    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_210_n_0
    SLICE_X41Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207/CO[7]
                         net (fo=1, routed)           0.026    13.211    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_207_n_0
    SLICE_X41Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206/CO[1]
                         net (fo=35, routed)          0.277    13.530    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_206_n_6
    SLICE_X40Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    13.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243/O
                         net (fo=1, routed)           0.009    13.590    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_243_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    13.776 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190/CO[7]
                         net (fo=1, routed)           0.026    13.802    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_190_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.817 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181/CO[7]
                         net (fo=1, routed)           0.026    13.843    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_181_n_0
    SLICE_X40Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.858 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172/CO[7]
                         net (fo=1, routed)           0.052    13.910    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_172_n_0
    SLICE_X40Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.925 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169/CO[7]
                         net (fo=1, routed)           0.026    13.951    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_169_n_0
    SLICE_X40Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    13.993 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168/CO[1]
                         net (fo=35, routed)          0.264    14.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_168_n_6
    SLICE_X39Y27         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    14.406 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205/O
                         net (fo=1, routed)           0.016    14.422    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_205_n_0
    SLICE_X39Y27         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    14.612 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131/CO[7]
                         net (fo=1, routed)           0.026    14.638    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_131_n_0
    SLICE_X39Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122/CO[7]
                         net (fo=1, routed)           0.026    14.679    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_122_n_0
    SLICE_X39Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113/CO[7]
                         net (fo=1, routed)           0.052    14.746    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_113_n_0
    SLICE_X39Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.761 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110/CO[7]
                         net (fo=1, routed)           0.026    14.787    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_110_n_0
    SLICE_X39Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.829 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109/CO[1]
                         net (fo=35, routed)          0.271    15.100    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_109_n_6
    SLICE_X38Y27         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    15.248 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167/O
                         net (fo=1, routed)           0.009    15.257    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_167_n_0
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    15.443 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100/CO[7]
                         net (fo=1, routed)           0.026    15.469    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_100_n_0
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.484 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72/CO[7]
                         net (fo=1, routed)           0.026    15.510    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_72_n_0
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.525 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63/CO[7]
                         net (fo=1, routed)           0.052    15.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_63_n_0
    SLICE_X38Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.592 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60/CO[7]
                         net (fo=1, routed)           0.026    15.618    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_60_n_0
    SLICE_X38Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.660 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59/CO[1]
                         net (fo=35, routed)          0.688    16.348    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_59_n_6
    SLICE_X37Y27         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    16.399 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158/O
                         net (fo=1, routed)           0.025    16.424    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_158_n_0
    SLICE_X37Y27         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    16.587 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91/CO[7]
                         net (fo=1, routed)           0.026    16.613    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_91_n_0
    SLICE_X37Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.628 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50/CO[7]
                         net (fo=1, routed)           0.026    16.654    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_50_n_0
    SLICE_X37Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.669 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31/CO[7]
                         net (fo=1, routed)           0.052    16.721    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_31_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.736 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28/CO[7]
                         net (fo=1, routed)           0.026    16.762    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_28_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.804 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27/CO[1]
                         net (fo=35, routed)          0.656    17.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_27_n_6
    SLICE_X38Y32         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    17.557 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149/O
                         net (fo=1, routed)           0.011    17.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_149_n_0
    SLICE_X38Y32         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    17.723 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82/CO[7]
                         net (fo=1, routed)           0.026    17.749    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_82_n_0
    SLICE_X38Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.764 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41/CO[7]
                         net (fo=1, routed)           0.026    17.790    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_41_n_0
    SLICE_X38Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.805 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18/CO[7]
                         net (fo=1, routed)           0.026    17.831    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_18_n_0
    SLICE_X38Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    17.846 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10/CO[7]
                         net (fo=1, routed)           0.026    17.872    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_10_n_0
    SLICE_X38Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    17.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9/CO[1]
                         net (fo=35, routed)          0.288    18.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_9_n_6
    SLICE_X39Y38         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90/O
                         net (fo=1, routed)           0.013    18.268    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[16]_i_90_n_0
    SLICE_X39Y38         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    18.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40/CO[7]
                         net (fo=1, routed)           0.026    18.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_40_n_0
    SLICE_X39Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17/CO[7]
                         net (fo=1, routed)           0.026    18.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_17_n_0
    SLICE_X39Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8/CO[7]
                         net (fo=1, routed)           0.026    18.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_8_n_0
    SLICE_X39Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.617 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.308    18.925    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[16]
    SLICE_X38Y38         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31/O
                         net (fo=1, routed)           0.009    18.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[15]_i_31_n_0
    SLICE_X38Y38         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    19.174 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.026    19.200    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_14_n_0
    SLICE_X38Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.215 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.026    19.241    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_5_n_0
    SLICE_X38Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.256 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026    19.282    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_2_n_0
    SLICE_X38Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.331 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.677    20.008    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[15]
    SLICE_X37Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.097 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30/O
                         net (fo=1, routed)           0.016    20.113    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[14]_i_30_n_0
    SLICE_X37Y38         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    20.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.026    20.329    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_14_n_0
    SLICE_X37Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.344 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.026    20.370    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_5_n_0
    SLICE_X37Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.385 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026    20.411    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_2_n_0
    SLICE_X37Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.596    21.056    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[14]
    SLICE_X38Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    21.155 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35/O
                         net (fo=1, routed)           0.007    21.162    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[13]_i_35_n_0
    SLICE_X38Y42         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    21.315 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23/CO[7]
                         net (fo=1, routed)           0.026    21.341    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_23_n_0
    SLICE_X38Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.356 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.026    21.382    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_14_n_0
    SLICE_X38Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.397 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.026    21.423    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_5_n_0
    SLICE_X38Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.438 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    21.464    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_2_n_0
    SLICE_X38Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.513 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.305    21.818    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[13]
    SLICE_X39Y42         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    21.870 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38/O
                         net (fo=1, routed)           0.016    21.886    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[12]_i_38_n_0
    SLICE_X39Y42         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    22.076 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23/CO[7]
                         net (fo=1, routed)           0.026    22.102    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_23_n_0
    SLICE_X39Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.117 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.143    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_14_n_0
    SLICE_X39Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.158 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.184    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_5_n_0
    SLICE_X39Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    22.199 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.225    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_2_n_0
    SLICE_X39Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.274 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.287    22.561    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[12]
    SLICE_X40Y42         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    22.659 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30/O
                         net (fo=1, routed)           0.009    22.668    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[11]_i_30_n_0
    SLICE_X40Y42         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    22.854 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.026    22.880    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_14_n_0
    SLICE_X40Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.895 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.026    22.921    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_5_n_0
    SLICE_X40Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.936 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    22.962    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_2_n_0
    SLICE_X40Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.011 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.344    23.355    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[11]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    23.391 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38/O
                         net (fo=1, routed)           0.009    23.400    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[10]_i_38_n_0
    SLICE_X43Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    23.586 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.026    23.612    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_23_n_0
    SLICE_X43Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.627 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14/CO[7]
                         net (fo=1, routed)           0.026    23.653    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_14_n_0
    SLICE_X43Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.668 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5/CO[7]
                         net (fo=1, routed)           0.026    23.694    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_5_n_0
    SLICE_X43Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.709 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026    23.735    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_2_n_0
    SLICE_X43Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.784 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.395    24.179    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[10]
    SLICE_X45Y44         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    24.231 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38/O
                         net (fo=1, routed)           0.016    24.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[9]_i_38_n_0
    SLICE_X45Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    24.437 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23/CO[7]
                         net (fo=1, routed)           0.026    24.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_23_n_0
    SLICE_X45Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.478 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14/CO[7]
                         net (fo=1, routed)           0.026    24.504    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_14_n_0
    SLICE_X45Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.519 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.026    24.545    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_5_n_0
    SLICE_X45Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    24.560 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.026    24.586    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_2_n_0
    SLICE_X45Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    24.635 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.335    24.970    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[9]
    SLICE_X44Y45         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    25.020 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31/O
                         net (fo=1, routed)           0.009    25.029    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[8]_i_31_n_0
    SLICE_X44Y45         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.026    25.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_14_n_0
    SLICE_X44Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.026    25.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_5_n_0
    SLICE_X44Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.026    25.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_2_n_0
    SLICE_X44Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.295    25.671    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[8]
    SLICE_X42Y44         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    25.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36/O
                         net (fo=1, routed)           0.025    25.784    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[7]_i_36_n_0
    SLICE_X42Y44         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    25.947 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026    25.973    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_23_n_0
    SLICE_X42Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.988 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.014    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_14_n_0
    SLICE_X42Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.029 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.055    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_5_n_0
    SLICE_X42Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.070 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.096    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_2_n_0
    SLICE_X42Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.145 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.378    26.523    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[7]
    SLICE_X43Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    26.674 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.026    26.700    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_23_n_0
    SLICE_X43Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.715 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.026    26.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_14_n_0
    SLICE_X43Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.756 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.026    26.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_5_n_0
    SLICE_X43Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.797 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026    26.823    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_2_n_0
    SLICE_X43Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    26.872 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.201    27.073    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[6]
    SLICE_X42Y49         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    27.171 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34/O
                         net (fo=1, routed)           0.022    27.193    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[5]_i_34_n_0
    SLICE_X42Y49         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    27.352 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.026    27.378    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_23_n_0
    SLICE_X42Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.393 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.026    27.419    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_14_n_0
    SLICE_X42Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.434 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.026    27.460    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_5_n_0
    SLICE_X42Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.475 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.026    27.501    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_2_n_0
    SLICE_X42Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.550 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.309    27.859    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[5]
    SLICE_X44Y49         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    27.983 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38/O
                         net (fo=1, routed)           0.009    27.992    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[4]_i_38_n_0
    SLICE_X44Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    28.178 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.204    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_23_n_0
    SLICE_X44Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.219 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.026    28.245    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_14_n_0
    SLICE_X44Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.260 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.026    28.286    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_5_n_0
    SLICE_X44Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.301 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.026    28.327    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_2_n_0
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.330    28.705    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[4]
    SLICE_X45Y49         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    28.757 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38/O
                         net (fo=1, routed)           0.016    28.773    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22[3]_i_38_n_0
    SLICE_X45Y49         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.963 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.026    28.989    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_23_n_0
    SLICE_X45Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.004 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.026    29.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_14_n_0
    SLICE_X45Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.045 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.026    29.071    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_5_n_0
    SLICE_X45Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.086 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.026    29.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_2_n_0
    SLICE_X45Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    29.161 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.026    29.187    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s220[3]
    SLICE_X45Y53         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.767    12.789    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X45Y53         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]/C
                         clock pessimism             -0.208    12.581    
                         clock uncertainty           -0.132    12.449    
    SLICE_X45Y53         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.474    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s22_reg[3]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                         -29.187    
  -------------------------------------------------------------------
                         slack                                -16.714    

Slack (VIOLATED) :        -16.710ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 10.473ns (44.993%)  route 12.804ns (55.007%))
  Logic Levels:           164  (CARRY8=138 LUT1=1 LUT3=25)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 12.737 - 6.782 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.068ns (routing 1.963ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.778ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.068     5.855    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X53Y13         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     5.933 f  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg[3]_replica/Q
                         net (fo=29, routed)          0.347     6.280    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a2_accumulator_reg_n_0_[3]_repN
    SLICE_X51Y13         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.330 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023_i_12/O
                         net (fo=1, routed)           0.009     6.339    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023_i_12_n_0
    SLICE_X51Y13         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.493 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023/CO[7]
                         net (fo=1, routed)           0.026     6.519    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1023_n_0
    SLICE_X51Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.534 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1024/CO[7]
                         net (fo=1, routed)           0.026     6.560    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1024_n_0
    SLICE_X51Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.575 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1025/CO[7]
                         net (fo=1, routed)           0.026     6.601    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1025_n_0
    SLICE_X51Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.616 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1026/CO[7]
                         net (fo=1, routed)           0.026     6.642    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1026_n_0
    SLICE_X51Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     6.694 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1027/CO[0]
                         net (fo=35, routed)          0.207     6.901    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1027_n_7
    SLICE_X50Y16         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.998 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028_i_3/O
                         net (fo=1, routed)           0.011     7.009    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028_i_3_n_0
    SLICE_X50Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.164 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028/CO[7]
                         net (fo=1, routed)           0.026     7.190    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1028_n_0
    SLICE_X50Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.205 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1029/CO[7]
                         net (fo=1, routed)           0.026     7.231    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1029_n_0
    SLICE_X50Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.246 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1030/CO[7]
                         net (fo=1, routed)           0.026     7.272    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1030_n_0
    SLICE_X50Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.287 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1031/CO[7]
                         net (fo=1, routed)           0.026     7.313    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1031_n_0
    SLICE_X50Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.355 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1032/CO[1]
                         net (fo=35, routed)          0.330     7.685    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1032_n_6
    SLICE_X52Y19         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.809 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034_i_7/O
                         net (fo=1, routed)           0.009     7.818    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034_i_7_n_0
    SLICE_X52Y19         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.004 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034/CO[7]
                         net (fo=1, routed)           0.026     8.030    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1034_n_0
    SLICE_X52Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.045 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1035/CO[7]
                         net (fo=1, routed)           0.026     8.071    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1035_n_0
    SLICE_X52Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.086 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1036/CO[7]
                         net (fo=1, routed)           0.026     8.112    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1036_n_0
    SLICE_X52Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.154 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1037/CO[1]
                         net (fo=35, routed)          0.420     8.574    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1037_n_6
    SLICE_X51Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     8.725 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1038/CO[7]
                         net (fo=1, routed)           0.026     8.751    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1038_n_0
    SLICE_X51Y19         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.766 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1039/CO[7]
                         net (fo=1, routed)           0.026     8.792    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1039_n_0
    SLICE_X51Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.807 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1040/CO[7]
                         net (fo=1, routed)           0.026     8.833    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1040_n_0
    SLICE_X51Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.848 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1041/CO[7]
                         net (fo=1, routed)           0.026     8.874    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1041_n_0
    SLICE_X51Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.916 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1042/CO[1]
                         net (fo=35, routed)          0.282     9.198    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1042_n_6
    SLICE_X50Y24         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     9.321 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045_i_6/O
                         net (fo=1, routed)           0.010     9.331    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045_i_6_n_0
    SLICE_X50Y24         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     9.486 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045/CO[7]
                         net (fo=1, routed)           0.026     9.512    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1045_n_0
    SLICE_X50Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.527 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1046/CO[7]
                         net (fo=1, routed)           0.026     9.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1046_n_0
    SLICE_X50Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.595 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1047/CO[1]
                         net (fo=35, routed)          0.410    10.005    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1047_n_6
    SLICE_X51Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.156 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1048/CO[7]
                         net (fo=1, routed)           0.026    10.182    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1048_n_0
    SLICE_X51Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1049/CO[7]
                         net (fo=1, routed)           0.026    10.223    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1049_n_0
    SLICE_X51Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.238 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1050/CO[7]
                         net (fo=1, routed)           0.026    10.264    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1050_n_0
    SLICE_X51Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.279 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1051/CO[7]
                         net (fo=1, routed)           0.026    10.305    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1051_n_0
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.347 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1052/CO[1]
                         net (fo=35, routed)          0.394    10.741    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1052_n_6
    SLICE_X52Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    10.791 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054_i_8/O
                         net (fo=1, routed)           0.009    10.800    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054_i_8_n_0
    SLICE_X52Y24         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.990 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054/CO[7]
                         net (fo=1, routed)           0.026    11.016    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1054_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.031 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1055/CO[7]
                         net (fo=1, routed)           0.026    11.057    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1055_n_0
    SLICE_X52Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.072 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1056/CO[7]
                         net (fo=1, routed)           0.026    11.098    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1056_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.140 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1057/CO[1]
                         net (fo=35, routed)          0.315    11.455    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1057_n_6
    SLICE_X53Y23         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    11.508 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059_i_8/O
                         net (fo=1, routed)           0.013    11.521    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059_i_8_n_0
    SLICE_X53Y23         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.713 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059/CO[7]
                         net (fo=1, routed)           0.026    11.739    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1059_n_0
    SLICE_X53Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.754 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1060/CO[7]
                         net (fo=1, routed)           0.026    11.780    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1060_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.795 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1061/CO[7]
                         net (fo=1, routed)           0.026    11.821    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1061_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    11.863 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1062/CO[1]
                         net (fo=35, routed)          0.347    12.210    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1062_n_6
    SLICE_X55Y20         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    12.300 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063_i_4/O
                         net (fo=1, routed)           0.007    12.307    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063_i_4_n_0
    SLICE_X55Y20         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    12.460 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063/CO[7]
                         net (fo=1, routed)           0.026    12.486    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1063_n_0
    SLICE_X55Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.501 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1064/CO[7]
                         net (fo=1, routed)           0.026    12.527    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1064_n_0
    SLICE_X55Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.542 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1065/CO[7]
                         net (fo=1, routed)           0.026    12.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1065_n_0
    SLICE_X55Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.583 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1066/CO[7]
                         net (fo=1, routed)           0.026    12.609    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1066_n_0
    SLICE_X55Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.651 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1067/CO[1]
                         net (fo=35, routed)          0.329    12.981    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1067_n_6
    SLICE_X56Y20         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    13.033 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068_i_7/O
                         net (fo=1, routed)           0.016    13.049    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068_i_7_n_0
    SLICE_X56Y20         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.239 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068/CO[7]
                         net (fo=1, routed)           0.026    13.265    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1068_n_0
    SLICE_X56Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.280 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1069/CO[7]
                         net (fo=1, routed)           0.026    13.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1069_n_0
    SLICE_X56Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.321 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1070/CO[7]
                         net (fo=1, routed)           0.026    13.347    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1070_n_0
    SLICE_X56Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.362 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1071/CO[7]
                         net (fo=1, routed)           0.026    13.388    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1071_n_0
    SLICE_X56Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.430 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1072/CO[1]
                         net (fo=35, routed)          0.266    13.696    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1072_n_6
    SLICE_X57Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    13.746 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074_i_8/O
                         net (fo=1, routed)           0.009    13.755    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074_i_8_n_0
    SLICE_X57Y25         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    13.945 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074/CO[7]
                         net (fo=1, routed)           0.026    13.971    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1074_n_0
    SLICE_X57Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    13.986 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1075/CO[7]
                         net (fo=1, routed)           0.026    14.012    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1075_n_0
    SLICE_X57Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.027 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1076/CO[7]
                         net (fo=1, routed)           0.026    14.053    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1076_n_0
    SLICE_X57Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.095 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1077/CO[1]
                         net (fo=35, routed)          0.257    14.352    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1077_n_6
    SLICE_X56Y25         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    14.450 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078_i_3/O
                         net (fo=1, routed)           0.022    14.472    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078_i_3_n_0
    SLICE_X56Y25         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    14.631 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078/CO[7]
                         net (fo=1, routed)           0.026    14.657    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1078_n_0
    SLICE_X56Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.672 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1079/CO[7]
                         net (fo=1, routed)           0.026    14.698    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1079_n_0
    SLICE_X56Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.713 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1080/CO[7]
                         net (fo=1, routed)           0.026    14.739    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1080_n_0
    SLICE_X56Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    14.754 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1081/CO[7]
                         net (fo=1, routed)           0.026    14.780    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1081_n_0
    SLICE_X56Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    14.822 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1082/CO[1]
                         net (fo=35, routed)          0.380    15.202    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1082_n_6
    SLICE_X55Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    15.353 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1083/CO[7]
                         net (fo=1, routed)           0.026    15.379    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1083_n_0
    SLICE_X55Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.394 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1084/CO[7]
                         net (fo=1, routed)           0.026    15.420    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1084_n_0
    SLICE_X55Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.435 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1085/CO[7]
                         net (fo=1, routed)           0.026    15.461    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1085_n_0
    SLICE_X55Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    15.476 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1086/CO[7]
                         net (fo=1, routed)           0.026    15.502    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1086_n_0
    SLICE_X55Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    15.544 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1087/CO[1]
                         net (fo=35, routed)          0.264    15.809    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1087_n_6
    SLICE_X54Y28         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    15.861 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088_i_7/O
                         net (fo=1, routed)           0.016    15.877    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088_i_7_n_0
    SLICE_X54Y28         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    16.067 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088/CO[7]
                         net (fo=1, routed)           0.026    16.093    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1088_n_0
    SLICE_X54Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.108 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1089/CO[7]
                         net (fo=1, routed)           0.052    16.160    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1089_n_0
    SLICE_X54Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.175 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1090/CO[7]
                         net (fo=1, routed)           0.026    16.201    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1090_n_0
    SLICE_X54Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    16.216 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1091/CO[7]
                         net (fo=1, routed)           0.026    16.242    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1091_n_0
    SLICE_X54Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.284 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1092/CO[1]
                         net (fo=35, routed)          0.265    16.548    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1092_n_6
    SLICE_X55Y30         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    16.599 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093_i_7/O
                         net (fo=1, routed)           0.009    16.608    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093_i_7_n_0
    SLICE_X55Y30         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    16.794 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093/CO[7]
                         net (fo=1, routed)           0.026    16.820    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1093_n_0
    SLICE_X55Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.835 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1094/CO[7]
                         net (fo=1, routed)           0.026    16.861    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1094_n_0
    SLICE_X55Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.876 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1095/CO[7]
                         net (fo=1, routed)           0.026    16.902    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1095_n_0
    SLICE_X55Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    16.984 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1096/O[3]
                         net (fo=2, routed)           0.326    17.311    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1096_n_12
    SLICE_X54Y36         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    17.435 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101_i_4/O
                         net (fo=1, routed)           0.014    17.449    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101_i_4_n_0
    SLICE_X54Y36         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    17.605 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101/CO[7]
                         net (fo=1, routed)           0.026    17.631    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1101_n_0
    SLICE_X54Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.680 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1102/CO[1]
                         net (fo=36, routed)          0.329    18.009    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[16]
    SLICE_X52Y33         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    18.133 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104_i_7/O
                         net (fo=1, routed)           0.009    18.142    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104_i_7_n_0
    SLICE_X52Y33         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    18.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104/CO[7]
                         net (fo=1, routed)           0.026    18.354    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1104_n_0
    SLICE_X52Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.369 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1105/CO[7]
                         net (fo=1, routed)           0.026    18.395    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1105_n_0
    SLICE_X52Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    18.410 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1106/CO[7]
                         net (fo=1, routed)           0.026    18.436    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1106_n_0
    SLICE_X52Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    18.485 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1107/CO[1]
                         net (fo=36, routed)          0.265    18.750    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[15]
    SLICE_X53Y33         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    18.875 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110_i_7/O
                         net (fo=1, routed)           0.016    18.891    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110_i_7_n_0
    SLICE_X53Y33         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    19.081 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110/CO[7]
                         net (fo=1, routed)           0.026    19.107    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1110_n_0
    SLICE_X53Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    19.122 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1111/CO[7]
                         net (fo=1, routed)           0.026    19.148    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1111_n_0
    SLICE_X53Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    19.197 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1112/CO[1]
                         net (fo=36, routed)          0.348    19.545    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[14]
    SLICE_X57Y30         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    19.596 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113_i_7/O
                         net (fo=1, routed)           0.009    19.605    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113_i_7_n_0
    SLICE_X57Y30         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    19.791 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113/CO[7]
                         net (fo=1, routed)           0.026    19.817    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1113_n_0
    SLICE_X57Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.832 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1114/CO[7]
                         net (fo=1, routed)           0.026    19.858    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1114_n_0
    SLICE_X57Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.873 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1115/CO[7]
                         net (fo=1, routed)           0.026    19.899    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1115_n_0
    SLICE_X57Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.914 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1116/CO[7]
                         net (fo=1, routed)           0.026    19.940    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1116_n_0
    SLICE_X57Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.989 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1117/CO[1]
                         net (fo=36, routed)          0.232    20.221    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[13]
    SLICE_X56Y35         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145    20.366 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119_i_6/O
                         net (fo=1, routed)           0.021    20.387    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119_i_6_n_0
    SLICE_X56Y35         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    20.548 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119/CO[7]
                         net (fo=1, routed)           0.026    20.574    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1119_n_0
    SLICE_X56Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.589 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1120/CO[7]
                         net (fo=1, routed)           0.026    20.615    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1120_n_0
    SLICE_X56Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.630 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1121/CO[7]
                         net (fo=1, routed)           0.026    20.656    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1121_n_0
    SLICE_X56Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.705 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1122/CO[1]
                         net (fo=36, routed)          0.285    20.990    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[12]
    SLICE_X55Y35         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    21.087 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123_i_3/O
                         net (fo=1, routed)           0.011    21.098    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123_i_3_n_0
    SLICE_X55Y35         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    21.253 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123/CO[7]
                         net (fo=1, routed)           0.026    21.279    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1123_n_0
    SLICE_X55Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.294 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1124/CO[7]
                         net (fo=1, routed)           0.026    21.320    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1124_n_0
    SLICE_X55Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.335 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1125/CO[7]
                         net (fo=1, routed)           0.026    21.361    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1125_n_0
    SLICE_X55Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.376 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1126/CO[7]
                         net (fo=1, routed)           0.026    21.402    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1126_n_0
    SLICE_X55Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.451 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1127/CO[1]
                         net (fo=36, routed)          0.503    21.954    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[11]
    SLICE_X51Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    22.105 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1128/CO[7]
                         net (fo=1, routed)           0.026    22.131    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1128_n_0
    SLICE_X51Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.146 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1129/CO[7]
                         net (fo=1, routed)           0.026    22.172    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1129_n_0
    SLICE_X51Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.187 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1130/CO[7]
                         net (fo=1, routed)           0.026    22.213    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1130_n_0
    SLICE_X51Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.228 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1131/CO[7]
                         net (fo=1, routed)           0.026    22.254    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1131_n_0
    SLICE_X51Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1132/CO[1]
                         net (fo=36, routed)          0.380    22.683    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[10]
    SLICE_X49Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    22.834 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1133/CO[7]
                         net (fo=1, routed)           0.026    22.860    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1133_n_0
    SLICE_X49Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.875 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1134/CO[7]
                         net (fo=1, routed)           0.026    22.901    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1134_n_0
    SLICE_X49Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.916 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1135/CO[7]
                         net (fo=1, routed)           0.026    22.942    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1135_n_0
    SLICE_X49Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.957 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1136/CO[7]
                         net (fo=1, routed)           0.026    22.983    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1136_n_0
    SLICE_X49Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.032 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1137/CO[1]
                         net (fo=36, routed)          0.269    23.302    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[9]
    SLICE_X50Y35         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    23.426 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139_i_8/O
                         net (fo=1, routed)           0.009    23.435    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139_i_8_n_0
    SLICE_X50Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    23.625 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139/CO[7]
                         net (fo=1, routed)           0.026    23.651    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1139_n_0
    SLICE_X50Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.666 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1140/CO[7]
                         net (fo=1, routed)           0.026    23.692    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1140_n_0
    SLICE_X50Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    23.707 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1141/CO[7]
                         net (fo=1, routed)           0.026    23.733    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1141_n_0
    SLICE_X50Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    23.782 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1142/CO[1]
                         net (fo=36, routed)          0.174    23.956    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[8]
    SLICE_X50Y40         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    24.105 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144_i_8/O
                         net (fo=1, routed)           0.009    24.114    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144_i_8_n_0
    SLICE_X50Y40         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    24.304 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144/CO[7]
                         net (fo=1, routed)           0.026    24.330    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1144_n_0
    SLICE_X50Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.345 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1145/CO[7]
                         net (fo=1, routed)           0.026    24.371    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1145_n_0
    SLICE_X50Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.386 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1146/CO[7]
                         net (fo=1, routed)           0.026    24.412    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1146_n_0
    SLICE_X50Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.461 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1147/CO[1]
                         net (fo=36, routed)          0.386    24.847    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[7]
    SLICE_X52Y40         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.898 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148_i_7/O
                         net (fo=1, routed)           0.009    24.907    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148_i_7_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    25.093 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148/CO[7]
                         net (fo=1, routed)           0.026    25.119    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1148_n_0
    SLICE_X52Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.134 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1149/CO[7]
                         net (fo=1, routed)           0.026    25.160    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1149_n_0
    SLICE_X52Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.175 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1150/CO[7]
                         net (fo=1, routed)           0.026    25.201    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1150_n_0
    SLICE_X52Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.216 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1151/CO[7]
                         net (fo=1, routed)           0.026    25.242    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1151_n_0
    SLICE_X52Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.291 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1152/CO[1]
                         net (fo=36, routed)          0.277    25.568    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[6]
    SLICE_X53Y42         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    25.620 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153_i_7/O
                         net (fo=1, routed)           0.016    25.636    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153_i_7_n_0
    SLICE_X53Y42         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    25.826 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153/CO[7]
                         net (fo=1, routed)           0.026    25.852    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1153_n_0
    SLICE_X53Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.867 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1154/CO[7]
                         net (fo=1, routed)           0.026    25.893    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1154_n_0
    SLICE_X53Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.908 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1155/CO[7]
                         net (fo=1, routed)           0.026    25.934    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1155_n_0
    SLICE_X53Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.949 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1156/CO[7]
                         net (fo=1, routed)           0.026    25.975    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1156_n_0
    SLICE_X53Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.024 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1157/CO[1]
                         net (fo=36, routed)          0.290    26.314    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[5]
    SLICE_X54Y41         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    26.414 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158_i_4/O
                         net (fo=1, routed)           0.014    26.428    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158_i_4_n_0
    SLICE_X54Y41         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156    26.584 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158/CO[7]
                         net (fo=1, routed)           0.026    26.610    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1158_n_0
    SLICE_X54Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.625 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1159/CO[7]
                         net (fo=1, routed)           0.026    26.651    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1159_n_0
    SLICE_X54Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.666 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1160/CO[7]
                         net (fo=1, routed)           0.026    26.692    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1160_n_0
    SLICE_X54Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    26.707 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1161/CO[7]
                         net (fo=1, routed)           0.026    26.733    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1161_n_0
    SLICE_X54Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    26.782 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1162/CO[1]
                         net (fo=36, routed)          0.255    27.037    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[4]
    SLICE_X55Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    27.185 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163_i_7/O
                         net (fo=1, routed)           0.009    27.194    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163_i_7_n_0
    SLICE_X55Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    27.380 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163/CO[7]
                         net (fo=1, routed)           0.026    27.406    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1163_n_0
    SLICE_X55Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    27.421 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1164/CO[7]
                         net (fo=1, routed)           0.026    27.447    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1164_n_0
    SLICE_X55Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    27.462 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1165/CO[7]
                         net (fo=1, routed)           0.026    27.488    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1165_n_0
    SLICE_X55Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    27.503 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1166/CO[7]
                         net (fo=1, routed)           0.026    27.529    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1166_n_0
    SLICE_X55Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    27.578 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1167/CO[1]
                         net (fo=36, routed)          0.266    27.844    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[3]
    SLICE_X58Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    27.968 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168_i_7/O
                         net (fo=1, routed)           0.009    27.977    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168_i_7_n_0
    SLICE_X58Y41         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    28.163 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168/CO[7]
                         net (fo=1, routed)           0.026    28.189    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1168_n_0
    SLICE_X58Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.204 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1169/CO[7]
                         net (fo=1, routed)           0.026    28.230    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1169_n_0
    SLICE_X58Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.245 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1170/CO[7]
                         net (fo=1, routed)           0.026    28.271    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1170_n_0
    SLICE_X58Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.286 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1171/CO[7]
                         net (fo=1, routed)           0.026    28.312    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1171_n_0
    SLICE_X58Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    28.361 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1172/CO[1]
                         net (fo=36, routed)          0.265    28.626    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[2]
    SLICE_X57Y42         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    28.750 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174_i_8/O
                         net (fo=1, routed)           0.009    28.759    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174_i_8_n_0
    SLICE_X57Y42         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    28.949 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174/CO[7]
                         net (fo=1, routed)           0.026    28.975    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1174_n_0
    SLICE_X57Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.990 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1175/CO[7]
                         net (fo=1, routed)           0.026    29.016    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1175_n_0
    SLICE_X57Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    29.031 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1176/CO[7]
                         net (fo=1, routed)           0.026    29.057    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1176_n_0
    SLICE_X57Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    29.106 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1177/CO[1]
                         net (fo=36, routed)          0.026    29.132    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s210__1183[1]
    SLICE_X57Y45         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.715    12.737    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X57Y45         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[1]/C
                         clock pessimism             -0.208    12.529    
                         clock uncertainty           -0.132    12.397    
    SLICE_X57Y45         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.422    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s21_reg[1]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -29.132    
  -------------------------------------------------------------------
                         slack                                -16.710    

Slack (VIOLATED) :        -16.522ns  (required time - arrival time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.782ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.107ns  (logic 10.454ns (45.243%)  route 12.652ns (54.757%))
  Logic Levels:           163  (CARRY8=133 LUT2=1 LUT3=29)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 12.788 - 6.782 ) 
    Source Clock Delay      (SCD):    5.888ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.101ns (routing 1.963ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.766ns (routing 1.778ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.101     5.888    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X46Y8          FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.966 r  design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg[0]/Q
                         net (fo=69, routed)          0.210     6.176    design_1_i/coeff_calc_0/inst/nolabel_line84/mag_a1_accumulator_reg_n_0_[0]
    SLICE_X49Y7          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.266 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023_i_15/O
                         net (fo=1, routed)           0.009     6.275    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023_i_15_n_0
    SLICE_X49Y7          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.465 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023/CO[7]
                         net (fo=1, routed)           0.026     6.491    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1023_n_0
    SLICE_X49Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.506 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1024/CO[7]
                         net (fo=1, routed)           0.026     6.532    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1024_n_0
    SLICE_X49Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.547 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1025/CO[7]
                         net (fo=1, routed)           0.026     6.573    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1025_n_0
    SLICE_X49Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.588 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1026/CO[7]
                         net (fo=1, routed)           0.026     6.614    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1026_n_0
    SLICE_X49Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     6.666 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1027/CO[0]
                         net (fo=35, routed)          0.250     6.916    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1027_n_7
    SLICE_X48Y8          LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     7.015 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028_i_5/O
                         net (fo=1, routed)           0.025     7.040    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028_i_5_n_0
    SLICE_X48Y8          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     7.203 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028/CO[7]
                         net (fo=1, routed)           0.026     7.229    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1028_n_0
    SLICE_X48Y9          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.244 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1029/CO[7]
                         net (fo=1, routed)           0.026     7.270    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1029_n_0
    SLICE_X48Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.285 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1030/CO[7]
                         net (fo=1, routed)           0.026     7.311    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1030_n_0
    SLICE_X48Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.326 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1031/CO[7]
                         net (fo=1, routed)           0.026     7.352    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1031_n_0
    SLICE_X48Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.394 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1032/CO[1]
                         net (fo=35, routed)          0.253     7.647    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1032_n_6
    SLICE_X50Y13         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     7.770 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035_i_6/O
                         net (fo=1, routed)           0.010     7.780    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035_i_6_n_0
    SLICE_X50Y13         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.935 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035/CO[7]
                         net (fo=1, routed)           0.026     7.961    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1035_n_0
    SLICE_X50Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.976 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1036/CO[7]
                         net (fo=1, routed)           0.026     8.002    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1036_n_0
    SLICE_X50Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.044 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1037/CO[1]
                         net (fo=35, routed)          0.262     8.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1037_n_6
    SLICE_X49Y13         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     8.357 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038_i_7/O
                         net (fo=1, routed)           0.009     8.366    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038_i_7_n_0
    SLICE_X49Y13         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.552 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038/CO[7]
                         net (fo=1, routed)           0.026     8.578    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1038_n_0
    SLICE_X49Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.593 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1039/CO[7]
                         net (fo=1, routed)           0.026     8.619    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1039_n_0
    SLICE_X49Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1040/CO[7]
                         net (fo=1, routed)           0.026     8.660    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1040_n_0
    SLICE_X49Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.675 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1041/CO[7]
                         net (fo=1, routed)           0.026     8.701    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1041_n_0
    SLICE_X49Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.743 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1042/CO[1]
                         net (fo=35, routed)          0.322     9.065    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1042_n_6
    SLICE_X48Y14         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.118 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044_i_8/O
                         net (fo=1, routed)           0.013     9.131    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044_i_8_n_0
    SLICE_X48Y14         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.323 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044/CO[7]
                         net (fo=1, routed)           0.026     9.349    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1044_n_0
    SLICE_X48Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.364 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1045/CO[7]
                         net (fo=1, routed)           0.026     9.390    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1045_n_0
    SLICE_X48Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.405 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1046/CO[7]
                         net (fo=1, routed)           0.026     9.431    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1046_n_0
    SLICE_X48Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.473 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1047/CO[1]
                         net (fo=35, routed)          0.386     9.858    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1047_n_6
    SLICE_X47Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.009 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1048/CO[7]
                         net (fo=1, routed)           0.026    10.035    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1048_n_0
    SLICE_X47Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.091 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1049/O[0]
                         net (fo=2, routed)           0.411    10.502    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1049_n_15
    SLICE_X48Y19         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052    10.554 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054_i_7/O
                         net (fo=1, routed)           0.016    10.570    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054_i_7_n_0
    SLICE_X48Y19         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.760 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054/CO[7]
                         net (fo=1, routed)           0.026    10.786    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1054_n_0
    SLICE_X48Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.801 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1055/CO[7]
                         net (fo=1, routed)           0.026    10.827    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1055_n_0
    SLICE_X48Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    10.842 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1056/CO[7]
                         net (fo=1, routed)           0.026    10.868    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1056_n_0
    SLICE_X48Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.910 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1057/CO[1]
                         net (fo=35, routed)          0.257    11.167    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1057_n_6
    SLICE_X49Y19         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    11.263 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058_i_6/O
                         net (fo=1, routed)           0.010    11.273    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058_i_6_n_0
    SLICE_X49Y19         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    11.428 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058/CO[7]
                         net (fo=1, routed)           0.026    11.454    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1058_n_0
    SLICE_X49Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1059/CO[7]
                         net (fo=1, routed)           0.026    11.495    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1059_n_0
    SLICE_X49Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.510 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1060/CO[7]
                         net (fo=1, routed)           0.026    11.536    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1060_n_0
    SLICE_X49Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.551 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1061/CO[7]
                         net (fo=1, routed)           0.026    11.577    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1061_n_0
    SLICE_X49Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    11.619 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1062/CO[1]
                         net (fo=35, routed)          0.266    11.885    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1062_n_6
    SLICE_X47Y19         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    11.975 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063_i_1/O
                         net (fo=1, routed)           0.010    11.985    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063_i_1_n_0
    SLICE_X47Y19         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    12.100 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063/CO[7]
                         net (fo=1, routed)           0.026    12.126    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1063_n_0
    SLICE_X47Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.141 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1064/CO[7]
                         net (fo=1, routed)           0.026    12.167    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1064_n_0
    SLICE_X47Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.182 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1065/CO[7]
                         net (fo=1, routed)           0.026    12.208    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1065_n_0
    SLICE_X47Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.223 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1066/CO[7]
                         net (fo=1, routed)           0.026    12.249    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1066_n_0
    SLICE_X47Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.291 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1067/CO[1]
                         net (fo=35, routed)          0.168    12.459    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1067_n_6
    SLICE_X47Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    12.608 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069_i_8/O
                         net (fo=1, routed)           0.009    12.617    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069_i_8_n_0
    SLICE_X47Y25         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    12.807 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069/CO[7]
                         net (fo=1, routed)           0.026    12.833    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1069_n_0
    SLICE_X47Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.848 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1070/CO[7]
                         net (fo=1, routed)           0.026    12.874    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1070_n_0
    SLICE_X47Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    12.889 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1071/CO[7]
                         net (fo=1, routed)           0.026    12.915    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1071_n_0
    SLICE_X47Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    12.957 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1072/CO[1]
                         net (fo=35, routed)          0.288    13.244    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1072_n_6
    SLICE_X48Y25         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    13.369 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074_i_7/O
                         net (fo=1, routed)           0.016    13.385    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074_i_7_n_0
    SLICE_X48Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    13.575 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074/CO[7]
                         net (fo=1, routed)           0.026    13.601    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1074_n_0
    SLICE_X48Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.616 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1075/CO[7]
                         net (fo=1, routed)           0.026    13.642    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1075_n_0
    SLICE_X48Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    13.657 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1076/CO[7]
                         net (fo=1, routed)           0.026    13.683    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1076_n_0
    SLICE_X48Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    13.725 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1077/CO[1]
                         net (fo=35, routed)          0.259    13.984    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1077_n_6
    SLICE_X49Y25         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    14.083 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078_i_5/O
                         net (fo=1, routed)           0.009    14.092    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078_i_5_n_0
    SLICE_X49Y25         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    14.246 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078/CO[7]
                         net (fo=1, routed)           0.026    14.272    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1078_n_0
    SLICE_X49Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.287 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1079/CO[7]
                         net (fo=1, routed)           0.026    14.313    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1079_n_0
    SLICE_X49Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.328 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1080/CO[7]
                         net (fo=1, routed)           0.026    14.354    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1080_n_0
    SLICE_X49Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    14.369 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1081/CO[7]
                         net (fo=1, routed)           0.026    14.395    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1081_n_0
    SLICE_X49Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    14.437 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1082/CO[1]
                         net (fo=35, routed)          0.338    14.775    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1082_n_6
    SLICE_X46Y24         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    14.826 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083_i_5/O
                         net (fo=1, routed)           0.025    14.851    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083_i_5_n_0
    SLICE_X46Y24         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    15.014 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083/CO[7]
                         net (fo=1, routed)           0.026    15.040    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1083_n_0
    SLICE_X46Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.055 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1084/CO[7]
                         net (fo=1, routed)           0.026    15.081    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1084_n_0
    SLICE_X46Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.096 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1085/CO[7]
                         net (fo=1, routed)           0.026    15.122    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1085_n_0
    SLICE_X46Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.137 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1086/CO[7]
                         net (fo=1, routed)           0.026    15.163    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1086_n_0
    SLICE_X46Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    15.205 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1087/CO[1]
                         net (fo=35, routed)          0.283    15.488    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1087_n_6
    SLICE_X45Y24         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    15.525 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088_i_5/O
                         net (fo=1, routed)           0.025    15.550    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088_i_5_n_0
    SLICE_X45Y24         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163    15.713 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088/CO[7]
                         net (fo=1, routed)           0.026    15.739    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1088_n_0
    SLICE_X45Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082    15.821 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1089/O[3]
                         net (fo=2, routed)           0.339    16.160    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1089_n_12
    SLICE_X44Y29         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    16.259 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094_i_4/O
                         net (fo=1, routed)           0.007    16.266    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094_i_4_n_0
    SLICE_X44Y29         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    16.419 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094/CO[7]
                         net (fo=1, routed)           0.052    16.471    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1094_n_0
    SLICE_X44Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.486 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1095/CO[7]
                         net (fo=1, routed)           0.026    16.512    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1095_n_0
    SLICE_X44Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    16.527 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1096/CO[7]
                         net (fo=1, routed)           0.026    16.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1096_n_0
    SLICE_X44Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    16.595 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1097/CO[1]
                         net (fo=35, routed)          0.342    16.937    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1097_n_6
    SLICE_X45Y29         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    16.989 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098_i_7/O
                         net (fo=1, routed)           0.016    17.005    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098_i_7_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    17.195 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098/CO[7]
                         net (fo=1, routed)           0.052    17.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1098_n_0
    SLICE_X45Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.262 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1099/CO[7]
                         net (fo=1, routed)           0.026    17.288    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1099_n_0
    SLICE_X45Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.303 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1100/CO[7]
                         net (fo=1, routed)           0.026    17.329    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1100_n_0
    SLICE_X45Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    17.344 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1101/CO[7]
                         net (fo=1, routed)           0.026    17.370    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1101_n_0
    SLICE_X45Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    17.419 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1102/CO[1]
                         net (fo=36, routed)          0.271    17.690    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[16]
    SLICE_X46Y29         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    17.788 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103_i_3/O
                         net (fo=1, routed)           0.022    17.810    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103_i_3_n_0
    SLICE_X46Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    17.969 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103/CO[7]
                         net (fo=1, routed)           0.052    18.021    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1103_n_0
    SLICE_X46Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.036 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1104/CO[7]
                         net (fo=1, routed)           0.026    18.062    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1104_n_0
    SLICE_X46Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.077 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1105/CO[7]
                         net (fo=1, routed)           0.026    18.103    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1105_n_0
    SLICE_X46Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.118 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1106/CO[7]
                         net (fo=1, routed)           0.026    18.144    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1106_n_0
    SLICE_X46Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.193 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1107/CO[1]
                         net (fo=36, routed)          0.270    18.463    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[15]
    SLICE_X48Y29         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    18.561 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108_i_3/O
                         net (fo=1, routed)           0.022    18.583    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108_i_3_n_0
    SLICE_X48Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    18.742 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108/CO[7]
                         net (fo=1, routed)           0.052    18.794    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1108_n_0
    SLICE_X48Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.809 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1109/CO[7]
                         net (fo=1, routed)           0.026    18.835    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1109_n_0
    SLICE_X48Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.850 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1110/CO[7]
                         net (fo=1, routed)           0.026    18.876    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1110_n_0
    SLICE_X48Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    18.891 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1111/CO[7]
                         net (fo=1, routed)           0.026    18.917    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1111_n_0
    SLICE_X48Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    18.966 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1112/CO[1]
                         net (fo=36, routed)          0.384    19.350    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[14]
    SLICE_X47Y30         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    19.439 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114_i_5/O
                         net (fo=1, routed)           0.009    19.448    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114_i_5_n_0
    SLICE_X47Y30         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    19.602 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114/CO[7]
                         net (fo=1, routed)           0.026    19.628    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1114_n_0
    SLICE_X47Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.643 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1115/CO[7]
                         net (fo=1, routed)           0.026    19.669    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1115_n_0
    SLICE_X47Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    19.684 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1116/CO[7]
                         net (fo=1, routed)           0.026    19.710    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1116_n_0
    SLICE_X47Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    19.759 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1117/CO[1]
                         net (fo=36, routed)          0.295    20.054    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[13]
    SLICE_X48Y35         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    20.107 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119_i_8/O
                         net (fo=1, routed)           0.013    20.120    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119_i_8_n_0
    SLICE_X48Y35         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    20.312 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119/CO[7]
                         net (fo=1, routed)           0.026    20.338    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1119_n_0
    SLICE_X48Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.353 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1120/CO[7]
                         net (fo=1, routed)           0.026    20.379    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1120_n_0
    SLICE_X48Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    20.394 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1121/CO[7]
                         net (fo=1, routed)           0.026    20.420    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1121_n_0
    SLICE_X48Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    20.469 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1122/CO[1]
                         net (fo=36, routed)          0.291    20.760    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[12]
    SLICE_X47Y35         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    20.884 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124_i_8/O
                         net (fo=1, routed)           0.009    20.893    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124_i_8_n_0
    SLICE_X47Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    21.083 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124/CO[7]
                         net (fo=1, routed)           0.026    21.109    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1124_n_0
    SLICE_X47Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.124 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1125/CO[7]
                         net (fo=1, routed)           0.026    21.150    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1125_n_0
    SLICE_X47Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    21.165 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1126/CO[7]
                         net (fo=1, routed)           0.026    21.191    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1126_n_0
    SLICE_X47Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    21.240 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1127/CO[1]
                         net (fo=36, routed)          0.289    21.530    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[11]
    SLICE_X46Y34         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    21.628 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128_i_3/O
                         net (fo=1, routed)           0.022    21.650    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128_i_3_n_0
    SLICE_X46Y34         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159    21.809 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128/CO[7]
                         net (fo=1, routed)           0.026    21.835    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1128_n_0
    SLICE_X46Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.850 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1129/CO[7]
                         net (fo=1, routed)           0.026    21.876    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1129_n_0
    SLICE_X46Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.891 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1130/CO[7]
                         net (fo=1, routed)           0.026    21.917    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1130_n_0
    SLICE_X46Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    21.932 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1131/CO[7]
                         net (fo=1, routed)           0.026    21.958    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1131_n_0
    SLICE_X46Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    22.007 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1132/CO[1]
                         net (fo=36, routed)          0.334    22.340    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[10]
    SLICE_X44Y33         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    22.428 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133_i_6/O
                         net (fo=1, routed)           0.010    22.438    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133_i_6_n_0
    SLICE_X44Y33         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    22.593 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133/CO[7]
                         net (fo=1, routed)           0.026    22.619    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1133_n_0
    SLICE_X44Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.634 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1134/CO[7]
                         net (fo=1, routed)           0.026    22.660    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1134_n_0
    SLICE_X44Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.675 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1135/CO[7]
                         net (fo=1, routed)           0.026    22.701    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1135_n_0
    SLICE_X44Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    22.716 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1136/CO[7]
                         net (fo=1, routed)           0.026    22.742    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1136_n_0
    SLICE_X44Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    22.791 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1137/CO[1]
                         net (fo=36, routed)          0.375    23.166    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[9]
    SLICE_X42Y36         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    23.218 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139_i_7/O
                         net (fo=1, routed)           0.016    23.234    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139_i_7_n_0
    SLICE_X42Y36         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    23.424 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139/CO[7]
                         net (fo=1, routed)           0.026    23.450    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1139_n_0
    SLICE_X42Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.465 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1140/CO[7]
                         net (fo=1, routed)           0.026    23.491    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1140_n_0
    SLICE_X42Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.506 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1141/CO[7]
                         net (fo=1, routed)           0.026    23.532    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1141_n_0
    SLICE_X42Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    23.581 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1142/CO[1]
                         net (fo=36, routed)          0.304    23.886    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[8]
    SLICE_X43Y36         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    23.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143_i_7/O
                         net (fo=1, routed)           0.009    23.946    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143_i_7_n_0
    SLICE_X43Y36         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    24.132 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143/CO[7]
                         net (fo=1, routed)           0.026    24.158    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1143_n_0
    SLICE_X43Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.173 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1144/CO[7]
                         net (fo=1, routed)           0.026    24.199    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1144_n_0
    SLICE_X43Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.214 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1145/CO[7]
                         net (fo=1, routed)           0.026    24.240    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1145_n_0
    SLICE_X43Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.255 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1146/CO[7]
                         net (fo=1, routed)           0.026    24.281    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1146_n_0
    SLICE_X43Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    24.330 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1147/CO[1]
                         net (fo=36, routed)          0.476    24.806    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[7]
    SLICE_X49Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    24.905 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149_i_5/O
                         net (fo=1, routed)           0.009    24.914    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149_i_5_n_0
    SLICE_X49Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    25.068 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149/CO[7]
                         net (fo=1, routed)           0.026    25.094    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1149_n_0
    SLICE_X49Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.109 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1150/CO[7]
                         net (fo=1, routed)           0.026    25.135    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1150_n_0
    SLICE_X49Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.150 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1151/CO[7]
                         net (fo=1, routed)           0.026    25.176    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1151_n_0
    SLICE_X49Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.225 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1152/CO[1]
                         net (fo=36, routed)          0.251    25.476    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[6]
    SLICE_X47Y40         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090    25.566 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154_i_8/O
                         net (fo=1, routed)           0.009    25.575    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154_i_8_n_0
    SLICE_X47Y40         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    25.765 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154/CO[7]
                         net (fo=1, routed)           0.026    25.791    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1154_n_0
    SLICE_X47Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.806 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1155/CO[7]
                         net (fo=1, routed)           0.026    25.832    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1155_n_0
    SLICE_X47Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    25.847 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1156/CO[7]
                         net (fo=1, routed)           0.026    25.873    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1156_n_0
    SLICE_X47Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    25.922 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1157/CO[1]
                         net (fo=36, routed)          0.325    26.247    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[5]
    SLICE_X44Y40         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.297 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159_i_8/O
                         net (fo=1, routed)           0.009    26.306    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159_i_8_n_0
    SLICE_X44Y40         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    26.496 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159/CO[7]
                         net (fo=1, routed)           0.026    26.522    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1159_n_0
    SLICE_X44Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.537 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1160/CO[7]
                         net (fo=1, routed)           0.026    26.563    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1160_n_0
    SLICE_X44Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.578 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1161/CO[7]
                         net (fo=1, routed)           0.026    26.604    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1161_n_0
    SLICE_X44Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049    26.653 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1162/CO[1]
                         net (fo=36, routed)          0.312    26.965    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[4]
    SLICE_X45Y40         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    27.090 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164_i_7/O
                         net (fo=1, routed)           0.016    27.106    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164_i_7_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    27.296 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164/CO[7]
                         net (fo=1, routed)           0.026    27.322    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1164_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.337 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1165/CO[7]
                         net (fo=1, routed)           0.026    27.363    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1165_n_0
    SLICE_X45Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.378 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1166/CO[7]
                         net (fo=1, routed)           0.026    27.404    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1166_n_0
    SLICE_X45Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    27.453 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1167/CO[1]
                         net (fo=36, routed)          0.329    27.782    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[3]
    SLICE_X45Y34         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    27.834 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168_i_7/O
                         net (fo=1, routed)           0.016    27.850    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168_i_7_n_0
    SLICE_X45Y34         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.040 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168/CO[7]
                         net (fo=1, routed)           0.026    28.066    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1168_n_0
    SLICE_X45Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.081 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1169/CO[7]
                         net (fo=1, routed)           0.026    28.107    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1169_n_0
    SLICE_X45Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.122 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1170/CO[7]
                         net (fo=1, routed)           0.026    28.148    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1170_n_0
    SLICE_X45Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.163 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1171/CO[7]
                         net (fo=1, routed)           0.026    28.189    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1171_n_0
    SLICE_X45Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    28.238 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1172/CO[1]
                         net (fo=36, routed)          0.316    28.553    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[2]
    SLICE_X46Y40         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    28.605 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174_i_7/O
                         net (fo=1, routed)           0.016    28.621    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174_i_7_n_0
    SLICE_X46Y40         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    28.811 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174/CO[7]
                         net (fo=1, routed)           0.026    28.837    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1174_n_0
    SLICE_X46Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.852 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1175/CO[7]
                         net (fo=1, routed)           0.026    28.878    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1175_n_0
    SLICE_X46Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    28.893 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1176/CO[7]
                         net (fo=1, routed)           0.026    28.919    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1176_n_0
    SLICE_X46Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.049    28.968 r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1177/CO[1]
                         net (fo=36, routed)          0.026    28.994    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s110__1183[1]
    SLICE_X46Y43         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.782     6.782 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     6.782 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     9.152    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.782 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.998    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.766    12.788    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X46Y43         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[1]/C
                         clock pessimism             -0.208    12.580    
                         clock uncertainty           -0.132    12.448    
    SLICE_X46Y43         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.473    design_1_i/coeff_calc_0/inst/nolabel_line84/gamma_mag_s11_reg[1]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -28.995    
  -------------------------------------------------------------------
                         slack                                -16.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.060ns (21.316%)  route 0.221ns (78.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.877ns
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      2.637ns (routing 1.778ns, distribution 0.859ns)
  Clock Net Delay (Destination): 3.090ns (routing 1.963ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.637     5.877    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X62Y32         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     5.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/m03_axis_tdata_reg_reg[17]/Q
                         net (fo=2, routed)           0.221     6.158    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[17]
    SLICE_X51Y32         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.090     5.877    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y32         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[17]/C
                         clock pessimism              0.211     6.088    
    SLICE_X51Y32         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.148    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                           6.158    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/coeff_calc_0/inst/nolabel_line84/m02_axis_tdata_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.060ns (21.940%)  route 0.213ns (78.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.865ns
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      2.637ns (routing 1.778ns, distribution 0.859ns)
  Clock Net Delay (Destination): 3.078ns (routing 1.963ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.637     5.877    design_1_i/coeff_calc_0/inst/nolabel_line84/s00_axis_aclk
    SLICE_X62Y32         FDRE                                         r  design_1_i/coeff_calc_0/inst/nolabel_line84/m02_axis_tdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     5.937 r  design_1_i/coeff_calc_0/inst/nolabel_line84/m02_axis_tdata_reg_reg[26]/Q
                         net (fo=2, routed)           0.213     6.150    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[58]
    SLICE_X50Y31         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.078     5.865    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y31         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[58]/C
                         clock pessimism              0.211     6.076    
    SLICE_X50Y31         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.138    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -6.138    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.106ns (43.802%)  route 0.136ns (56.198%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      2.771ns (routing 1.778ns, distribution 0.993ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.963ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.771     6.011    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X96Y85         FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     6.069 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1][43]/Q
                         net (fo=1, routed)           0.116     6.185    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[1]_3[43]
    SLICE_X100Y85        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     6.207 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs[2][45]_i_5/O
                         net (fo=1, routed)           0.010     6.217    design_1_i/fir_2/inst/nolabel_line57/fir_regs[2][45]_i_5_n_0
    SLICE_X100Y85        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     6.243 r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][45]_i_1/O[2]
                         net (fo=1, routed)           0.010     6.253    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][45]_i_1_n_13
    SLICE_X100Y85        FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.181     5.968    design_1_i/fir_2/inst/nolabel_line57/s00_axis_aclk
    SLICE_X100Y85        FDRE                                         r  design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][43]/C
                         clock pessimism              0.207     6.175    
    SLICE_X100Y85        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     6.235    design_1_i/fir_2/inst/nolabel_line57/fir_regs_reg[2][43]
  -------------------------------------------------------------------
                         required time                         -6.235    
                         arrival time                           6.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.110ns (44.355%)  route 0.138ns (55.645%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.806ns (routing 1.778ns, distribution 1.028ns)
  Clock Net Delay (Destination): 3.225ns (routing 1.963ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.806     6.046    design_1_i/fir_1/inst/nolabel_line57/s00_axis_aclk
    SLICE_X96Y4          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y4          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.104 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][8]/Q
                         net (fo=1, routed)           0.113     6.217    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1]_3[8]
    SLICE_X99Y4          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     6.240 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs[2][8]_i_3/O
                         net (fo=1, routed)           0.015     6.255    design_1_i/fir_1/inst/nolabel_line57/fir_regs[2][8]_i_3_n_0
    SLICE_X99Y4          CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.029     6.284 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][8]_i_1/O[7]
                         net (fo=1, routed)           0.010     6.294    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][8]_i_1_n_8
    SLICE_X99Y4          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.225     6.012    design_1_i/fir_1/inst/nolabel_line57/s00_axis_aclk
    SLICE_X99Y4          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][8]/C
                         clock pessimism              0.202     6.214    
    SLICE_X99Y4          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.274    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -6.274    
                         arrival time                           6.294    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.313%)  route 0.070ns (54.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.910ns
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      2.779ns (routing 1.778ns, distribution 1.001ns)
  Clock Net Delay (Destination): 3.123ns (routing 1.963ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.779     6.019    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X40Y34         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.077 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[100]/Q
                         net (fo=2, routed)           0.070     6.147    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[101]
    SLICE_X40Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.123     5.910    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X40Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1125]/C
                         clock pessimism              0.155     6.065    
    SLICE_X40Y33         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.127    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1125]
  -------------------------------------------------------------------
                         required time                         -6.127    
                         arrival time                           6.147    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1128]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.734%)  route 0.070ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.910ns
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      2.779ns (routing 1.778ns, distribution 1.001ns)
  Clock Net Delay (Destination): 3.123ns (routing 1.963ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.779     6.019    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X40Y34         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.078 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[103]/Q
                         net (fo=2, routed)           0.070     6.148    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[104]
    SLICE_X40Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.123     5.910    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X40Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1128]/C
                         clock pessimism              0.155     6.065    
    SLICE_X40Y33         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.127    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1128]
  -------------------------------------------------------------------
                         required time                         -6.127    
                         arrival time                           6.148    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1129]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.771%)  route 0.066ns (53.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.905ns
    Source Clock Delay      (SCD):    6.019ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Net Delay (Source):      2.779ns (routing 1.778ns, distribution 1.001ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.963ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.779     6.019    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X40Y34         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.077 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[104]/Q
                         net (fo=2, routed)           0.066     6.143    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[105]
    SLICE_X40Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.118     5.905    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X40Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1129]/C
                         clock pessimism              0.155     6.060    
    SLICE_X40Y33         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.122    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1129]
  -------------------------------------------------------------------
                         required time                         -6.122    
                         arrival time                           6.143    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (45.949%)  route 0.069ns (54.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    6.098ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      2.858ns (routing 1.778ns, distribution 1.080ns)
  Clock Net Delay (Destination): 3.206ns (routing 1.963ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.858     6.098    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X29Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     6.157 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/Q
                         net (fo=2, routed)           0.069     6.226    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]
    SLICE_X29Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.206     5.993    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X29Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]/C
                         clock pessimism              0.149     6.142    
    SLICE_X29Y54         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.204    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.204    
                         arrival time                           6.226    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.109ns (43.254%)  route 0.143ns (56.746%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.806ns (routing 1.778ns, distribution 1.028ns)
  Clock Net Delay (Destination): 3.226ns (routing 1.963ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.806     6.046    design_1_i/fir_1/inst/nolabel_line57/s00_axis_aclk
    SLICE_X96Y5          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     6.104 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][11]/Q
                         net (fo=1, routed)           0.114     6.218    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1]_3[11]
    SLICE_X99Y5          LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     6.240 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs[2][16]_i_8/O
                         net (fo=1, routed)           0.019     6.259    design_1_i/fir_1/inst/nolabel_line57/fir_regs[2][16]_i_8_n_0
    SLICE_X99Y5          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     6.288 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][16]_i_1/O[2]
                         net (fo=1, routed)           0.010     6.298    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][16]_i_1_n_13
    SLICE_X99Y5          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.226     6.013    design_1_i/fir_1/inst/nolabel_line57/s00_axis_aclk
    SLICE_X99Y5          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][11]/C
                         clock pessimism              0.202     6.215    
    SLICE_X99Y5          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     6.275    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -6.275    
                         arrival time                           6.298    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.109ns (43.254%)  route 0.143ns (56.746%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.805ns (routing 1.778ns, distribution 1.027ns)
  Clock Net Delay (Destination): 3.225ns (routing 1.963ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.805     6.045    design_1_i/fir_1/inst/nolabel_line57/s00_axis_aclk
    SLICE_X96Y8          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y8          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     6.103 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1][35]/Q
                         net (fo=1, routed)           0.114     6.217    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[1]_3[35]
    SLICE_X99Y8          LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     6.239 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs[2][40]_i_8/O
                         net (fo=1, routed)           0.019     6.258    design_1_i/fir_1/inst/nolabel_line57/fir_regs[2][40]_i_8_n_0
    SLICE_X99Y8          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     6.287 r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][40]_i_1/O[2]
                         net (fo=1, routed)           0.010     6.297    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][40]_i_1_n_13
    SLICE_X99Y8          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.225     6.012    design_1_i/fir_1/inst/nolabel_line57/s00_axis_aclk
    SLICE_X99Y8          FDRE                                         r  design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][35]/C
                         clock pessimism              0.202     6.214    
    SLICE_X99Y8          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     6.274    design_1_i/fir_1/inst/nolabel_line57/fir_regs_reg[2][35]
  -------------------------------------------------------------------
                         required time                         -6.274    
                         arrival time                           6.297    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.391 }
Period(ns):         6.782
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         6.782       5.156      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         6.782       5.156      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X4Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X3Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X3Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         6.782       5.427      RAMB36_X3Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.782       5.427      RAMB36_X3Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y0   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         3.391       2.741      RFADC_X0Y2   design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y5  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.391       2.849      RAMB36_X4Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.703ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.104ns  (logic 0.078ns (7.065%)  route 1.026ns (92.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y58         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.026     1.104    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X35Y58         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X35Y58         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.924ns  (logic 0.289ns (31.277%)  route 0.635ns (68.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/CLK
    SLICE_X24Y30         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     0.289 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/O
                         net (fo=1, routed)           0.635     0.924    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[112]
    SLICE_X25Y30         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X25Y30         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[112]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.894ns  (logic 0.292ns (32.662%)  route 0.602ns (67.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK
    SLICE_X27Y28         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     0.292 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/O
                         net (fo=1, routed)           0.602     0.894    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[100]
    SLICE_X26Y26         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X26Y26         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.882ns  (logic 0.302ns (34.240%)  route 0.580ns (65.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
    SLICE_X31Y24         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/O
                         net (fo=1, routed)           0.580     0.882    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[93]
    SLICE_X30Y24         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X30Y24         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.876ns  (logic 0.288ns (32.877%)  route 0.588ns (67.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
    SLICE_X27Y22         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     0.288 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/O
                         net (fo=1, routed)           0.588     0.876    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[4]
    SLICE_X26Y26         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X26Y26         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.840ns  (logic 0.281ns (33.452%)  route 0.559ns (66.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/CLK
    SLICE_X31Y21         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     0.281 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/O
                         net (fo=1, routed)           0.559     0.840    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[82]
    SLICE_X31Y23         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X31Y23         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[82]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.839ns  (logic 0.295ns (35.161%)  route 0.544ns (64.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/CLK
    SLICE_X24Y30         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/O
                         net (fo=1, routed)           0.544     0.839    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[125]
    SLICE_X25Y30         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X25Y30         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[125]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.836ns  (logic 0.305ns (36.483%)  route 0.531ns (63.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
    SLICE_X31Y21         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/O
                         net (fo=1, routed)           0.531     0.836    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[71]
    SLICE_X30Y21         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X30Y21         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[71]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.785ns  (logic 0.295ns (37.580%)  route 0.490ns (62.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/CLK
    SLICE_X24Y30         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/O
                         net (fo=1, routed)           0.490     0.785    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[122]
    SLICE_X25Y30         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X25Y30         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[122]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.783ns  (logic 0.302ns (38.570%)  route 0.481ns (61.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK
    SLICE_X27Y26         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/O
                         net (fo=1, routed)           0.481     0.783    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[93]
    SLICE_X27Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X27Y15         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.807    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  6.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.350ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.675ns  (logic 0.287ns (42.519%)  route 0.388ns (57.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD/CLK
    SLICE_X27Y5          RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     0.287 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD/O
                         net (fo=1, routed)           0.388     0.675    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[6]
    SLICE_X28Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y6          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.626ns  (logic 0.305ns (48.722%)  route 0.321ns (51.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMA_D1/CLK
    SLICE_X27Y5          RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.321     0.626    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[1]
    SLICE_X28Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y6          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.608ns  (logic 0.307ns (50.493%)  route 0.301ns (49.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC_D1/CLK
    SLICE_X27Y5          RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.301     0.608    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[5]
    SLICE_X28Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y6          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.595ns  (logic 0.292ns (49.076%)  route 0.303ns (50.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB/CLK
    SLICE_X27Y5          RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     0.292 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB/O
                         net (fo=1, routed)           0.303     0.595    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[2]
    SLICE_X28Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y6          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  9.430    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.590ns  (logic 0.301ns (51.017%)  route 0.289ns (48.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD_D1/CLK
    SLICE_X27Y5          RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     0.301 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMD_D1/O
                         net (fo=1, routed)           0.289     0.590    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[7]
    SLICE_X28Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y6          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.576ns  (logic 0.404ns (70.139%)  route 0.172ns (29.861%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
    SLICE_X27Y1          RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.100     0.405    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[1]
    SLICE_X27Y3          LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     0.504 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg[1]_i_1/O
                         net (fo=1, routed)           0.072     0.576    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg[1]_i_1_n_0
    SLICE_X27Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y3          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  9.449    

Slack (MET) :             9.457ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.568ns  (logic 0.307ns (54.049%)  route 0.261ns (45.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB_D1/CLK
    SLICE_X27Y5          RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.261     0.568    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[3]
    SLICE_X28Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y6          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  9.457    

Slack (MET) :             9.468ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.557ns  (logic 0.288ns (51.706%)  route 0.269ns (48.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC/CLK
    SLICE_X27Y5          RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     0.288 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_7/RAMC/O
                         net (fo=1, routed)           0.269     0.557    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[4]
    SLICE_X28Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y6          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  9.468    

Slack (MET) :             9.476ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.549ns  (logic 0.079ns (14.390%)  route 0.470ns (85.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X26Y4          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.470     0.549    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X26Y4          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y4          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  9.476    

Slack (MET) :             9.569ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.456ns  (logic 0.078ns (17.105%)  route 0.378ns (82.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X27Y4          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.456    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X28Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y3          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  9.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.081ns (6.775%)  route 1.115ns (93.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 12.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.696ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.115     3.801    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y109       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.220    12.402    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y109       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]/C
                         clock pessimism              0.225    12.626    
                         clock uncertainty           -0.130    12.496    
    SLICE_X103Y109       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.430    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.081ns (6.775%)  route 1.115ns (93.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 12.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.696ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.115     3.801    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y109       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.220    12.402    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y109       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]/C
                         clock pessimism              0.225    12.626    
                         clock uncertainty           -0.130    12.496    
    SLICE_X103Y109       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.430    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.081ns (6.792%)  route 1.112ns (93.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.696ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.112     3.798    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y109       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.219    12.401    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y109       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/C
                         clock pessimism              0.225    12.625    
                         clock uncertainty           -0.130    12.495    
    SLICE_X103Y109       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.429    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.081ns (6.838%)  route 1.104ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.696ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.104     3.790    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y108       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.219    12.401    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y108       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]/C
                         clock pessimism              0.225    12.625    
                         clock uncertainty           -0.130    12.495    
    SLICE_X103Y108       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    12.429    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.081ns (6.838%)  route 1.104ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.696ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.104     3.790    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y108       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.219    12.401    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y108       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]/C
                         clock pessimism              0.225    12.625    
                         clock uncertainty           -0.130    12.495    
    SLICE_X103Y108       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.429    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.081ns (6.838%)  route 1.104ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.696ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.104     3.790    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y108       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.219    12.401    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y108       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/C
                         clock pessimism              0.225    12.625    
                         clock uncertainty           -0.130    12.495    
    SLICE_X103Y108       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.429    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.081ns (6.838%)  route 1.104ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.696ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.104     3.790    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y108       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.219    12.401    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y108       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/C
                         clock pessimism              0.225    12.625    
                         clock uncertainty           -0.130    12.495    
    SLICE_X103Y108       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.429    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.081ns (6.838%)  route 1.104ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.696ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.104     3.790    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y108       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.219    12.401    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y108       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]/C
                         clock pessimism              0.225    12.625    
                         clock uncertainty           -0.130    12.495    
    SLICE_X103Y108       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.429    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.081ns (6.838%)  route 1.104ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.696ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        1.104     3.790    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y108       FDCE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.219    12.401    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y108       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]/C
                         clock pessimism              0.225    12.625    
                         clock uncertainty           -0.130    12.495    
    SLICE_X103Y108       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.429    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.170ns (16.788%)  route 0.843ns (83.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 12.332 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.377ns (routing 0.770ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.696ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.377     2.603    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y188        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.684 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.230     2.914    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X12Y188        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.003 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.613     3.616    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y189        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.150    12.332    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y189        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.211    12.543    
                         clock uncertainty           -0.130    12.413    
    SLICE_X11Y189        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    12.347    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                  8.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.521%)  route 0.127ns (67.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.249ns (routing 0.416ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.465ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.249     1.369    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.408 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.463    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y103        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.071     1.556    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y103        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.403     1.550    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y103        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.163     1.387    
    SLICE_X26Y103        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.521%)  route 0.127ns (67.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.249ns (routing 0.416ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.465ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.249     1.369    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.408 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.463    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y103        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.071     1.556    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y103        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.403     1.550    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y103        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.163     1.387    
    SLICE_X26Y103        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.521%)  route 0.127ns (67.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.249ns (routing 0.416ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.465ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.249     1.369    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.408 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.463    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y103        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.071     1.556    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y103        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.403     1.550    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y103        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.163     1.387    
    SLICE_X26Y103        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.053ns (25.015%)  route 0.159ns (74.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.465ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.258     1.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y109        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.417 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.469    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.483 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y109        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.404     1.551    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y109        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.133     1.418    
    SLICE_X30Y109        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.398    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.053ns (25.015%)  route 0.159ns (74.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.465ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.258     1.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y109        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.417 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.469    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.483 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y109        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.404     1.551    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y109        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.133     1.418    
    SLICE_X30Y109        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.398    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.053ns (25.015%)  route 0.159ns (74.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.465ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.258     1.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y109        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.417 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.469    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.483 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y109        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.404     1.551    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y109        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.133     1.418    
    SLICE_X30Y109        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.398    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.053ns (25.134%)  route 0.158ns (74.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.465ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.258     1.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y109        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.417 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.469    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.483 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.588    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y109        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.402     1.549    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y109        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.133     1.416    
    SLICE_X30Y109        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.396    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.053ns (25.134%)  route 0.158ns (74.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.465ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.258     1.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y109        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.417 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.469    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.483 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.588    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y109        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.402     1.549    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y109        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.133     1.416    
    SLICE_X30Y109        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.396    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.521%)  route 0.127ns (67.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.249ns (routing 0.416ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.465ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.249     1.369    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.408 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.463    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y103        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.071     1.556    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y103        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.399     1.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y103        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.163     1.383    
    SLICE_X26Y103        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.521%)  route 0.127ns (67.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.249ns (routing 0.416ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.465ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.249     1.369    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.408 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.463    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y103        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.485 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.071     1.556    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y103        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.399     1.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y103        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.163     1.383    
    SLICE_X26Y103        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.193    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.060ns  (logic 0.176ns (5.751%)  route 2.884ns (94.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.058ns (routing 1.963ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.778ns, distribution 1.066ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.058     5.845    design_1_i/rst_clk_wiz_0_147M/U0/slowest_sync_clk
    SLICE_X82Y93         FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.922 f  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=13, routed)          2.529     8.451    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X32Y2          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.550 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.355     8.905    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X31Y6          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.844     6.084    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X31Y6          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.209ns  (logic 0.079ns (6.533%)  route 1.130ns (93.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.070ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.778ns, distribution 1.052ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.130     7.186    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y33         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.830     6.070    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y33         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.209ns  (logic 0.079ns (6.533%)  route 1.130ns (93.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.070ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.778ns, distribution 1.052ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.130     7.186    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y33         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.830     6.070    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y33         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.209ns  (logic 0.079ns (6.533%)  route 1.130ns (93.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.070ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.778ns, distribution 1.052ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.130     7.186    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y33         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.830     6.070    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y33         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.538%)  route 1.129ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.778ns, distribution 1.058ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.129     7.185    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y34         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.836     6.076    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y34         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.538%)  route 1.129ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.778ns, distribution 1.058ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.129     7.185    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y34         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.836     6.076    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y34         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.538%)  route 1.129ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.778ns, distribution 1.058ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          1.129     7.185    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y34         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.836     6.076    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y34         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.000ns  (logic 0.079ns (7.901%)  route 0.921ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.778ns, distribution 1.066ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.921     6.977    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y23         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.844     6.084    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y23         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.000ns  (logic 0.079ns (7.901%)  route 0.921ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.778ns, distribution 1.066ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.921     6.977    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y23         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.844     6.084    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y23         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.000ns  (logic 0.079ns (7.901%)  route 0.921ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.190ns (routing 1.963ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.778ns, distribution 1.066ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.190     5.977    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.056 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.921     6.977    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y23         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.844     6.084    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y23         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.284%)  route 0.122ns (75.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.208ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.122     3.754    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y9          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.982     3.496    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y9          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.284%)  route 0.122ns (75.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.208ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.122     3.754    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y9          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.982     3.496    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y9          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.284%)  route 0.122ns (75.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.208ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.122     3.754    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y9          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.982     3.496    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y9          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.039ns (15.138%)  route 0.219ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.208ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.219     3.851    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y8          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.994     3.508    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y8          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.039ns (15.138%)  route 0.219ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.208ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.219     3.851    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y8          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.994     3.508    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y8          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.039ns (15.138%)  route 0.219ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.208ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.219     3.851    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y8          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.994     3.508    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y8          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.039ns (11.118%)  route 0.312ns (88.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.208ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.312     3.944    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y12         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.981     3.495    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y12         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.039ns (11.118%)  route 0.312ns (88.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.208ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.312     3.944    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y12         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.981     3.495    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y12         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.039ns (11.118%)  route 0.312ns (88.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.208ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.312     3.944    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y12         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.981     3.495    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y12         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.039ns (8.880%)  route 0.400ns (91.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.988ns (routing 1.208ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y9          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.400     4.033    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y12         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.988     3.502    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y12         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            21 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_control_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CONTROL_COMMON[12]
                            (rising edge-triggered cell RFADC clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.079ns (9.472%)  route 0.755ns (90.528%))
  Logic Levels:           0  
  Clock Path Skew:        3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.529ns (routing 0.770ns, distribution 1.759ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.778ns, distribution 1.130ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.529     2.755    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X117Y89        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_control_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y89        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.834 r  design_1_i/usp_rf_data_converter_0/inst/adc0_cmn_control_ff_reg[12]/Q
                         net (fo=2, routed)           0.755     3.589    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc_0[10]
    RFADC_X0Y0           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CONTROL_COMMON[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.908     6.148    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y0           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/adc2_cmn_control_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/CONTROL_COMMON[12]
                            (rising edge-triggered cell RFADC clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.805ns  (logic 0.079ns (9.813%)  route 0.726ns (90.187%))
  Logic Levels:           0  
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.541ns (routing 0.770ns, distribution 1.771ns)
  Clock Net Delay (Destination): 2.931ns (routing 1.778ns, distribution 1.153ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.541     2.767    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y118       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/adc2_cmn_control_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.846 r  design_1_i/usp_rf_data_converter_0/inst/adc2_cmn_control_ff_reg[12]/Q
                         net (fo=2, routed)           0.726     3.572    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc_10[10]
    RFADC_X0Y2           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/CONTROL_COMMON[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.931     6.171    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y2           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.079ns (10.763%)  route 0.655ns (89.237%))
  Logic Levels:           0  
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.123ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.568ns (routing 0.770ns, distribution 1.798ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.778ns, distribution 1.105ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.568     2.794    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.873 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_done_i_reg/Q
                         net (fo=1, routed)           0.655     3.528    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/src_in
    SLICE_X112Y98        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.883     6.123    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/dest_clk
    SLICE_X112Y98        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.078ns (10.331%)  route 0.677ns (89.669%))
  Logic Levels:           0  
  Clock Path Skew:        3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.506ns (routing 0.770ns, distribution 1.736ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.778ns, distribution 1.111ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.506     2.732    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    SLICE_X107Y125       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.810 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/Q
                         net (fo=1, routed)           0.677     3.487    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/src_in
    SLICE_X110Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.889     6.129    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/dest_clk
    SLICE_X110Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_en_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.616ns  (logic 0.077ns (12.501%)  route 0.539ns (87.499%))
  Logic Levels:           0  
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.573ns (routing 0.770ns, distribution 1.803ns)
  Clock Net Delay (Destination): 2.894ns (routing 1.778ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.573     2.799    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_en_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.876 r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_en_ff_reg/Q
                         net (fo=2, routed)           0.539     3.415    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/src_in
    SLICE_X112Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.894     6.134    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/dest_clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.080ns (16.767%)  route 0.397ns (83.233%))
  Logic Levels:           0  
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.573ns (routing 0.770ns, distribution 1.803ns)
  Clock Net Delay (Destination): 2.893ns (routing 1.778ns, distribution 1.115ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.573     2.799    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.879 r  design_1_i/usp_rf_data_converter_0/inst/mt_adc_fifo_src_ff_reg/Q
                         net (fo=2, routed)           0.397     3.276    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/src_in
    SLICE_X112Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.893     6.133    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/dest_clk
    SLICE_X112Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.320%)  route 0.539ns (76.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.274ns (routing 0.770ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.778ns, distribution 1.058ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.274     2.500    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X34Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.576 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/Q
                         net (fo=6, routed)           0.251     2.827    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X31Y57         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.915 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.288     3.203    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_tmp
    SLICE_X33Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.836     6.076    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/m_axi_s2mm_aclk
    SLICE_X33Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.179ns (31.459%)  route 0.390ns (68.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.375ns (routing 0.770ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.778ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.375     2.601    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y102        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.680 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.095     2.775    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X82Y102        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.875 r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.295     3.170    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X82Y106        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.755     5.995    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X82Y106        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.574ns  (logic 0.227ns (39.545%)  route 0.347ns (60.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.308ns (routing 0.770ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.778ns, distribution 1.070ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.308     2.534    design_1_i/axi_smc/inst/clk_map/psr0/U0/aclk1
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.613 f  design_1_i/axi_smc/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.167     2.780    design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X30Y2          LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.928 r  design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.180     3.108    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X30Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.848     6.088    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X30Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.306ns  (logic 0.078ns (25.519%)  route 0.228ns (74.481%))
  Logic Levels:           0  
  Clock Path Skew:        3.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      2.505ns (routing 0.770ns, distribution 1.735ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.778ns, distribution 1.066ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.505     2.731    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X104Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.809 f  design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start_reg[0]/Q
                         net (fo=13, routed)          0.228     3.037    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/src_arst
    SLICE_X104Y106       FDPE                                         f  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.844     6.084    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/dest_clk
    SLICE_X104Y106       FDPE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.253ns (routing 0.416ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.208ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.253     1.373    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X34Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.412 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/Q
                         net (fo=1, routed)           0.059     1.471    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/prmry_in
    SLICE_X33Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.970     3.484    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/m_axi_s2mm_aclk
    SLICE_X33Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.978ns (routing 1.208ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.258     1.378    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X26Y17         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.417 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.059     1.476    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X26Y19         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.978     3.492    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X26Y19         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.262ns (routing 0.416ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.983ns (routing 1.208ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.262     1.382    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X32Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.421 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.059     1.480    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X32Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.983     3.497    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.265ns (routing 0.416ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.208ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.265     1.385    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.424 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.057     1.481    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.979     3.493    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.257ns (routing 0.416ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.208ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.257     1.377    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.416 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.067     1.483    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.969     3.483    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.257ns (routing 0.416ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.208ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.257     1.377    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.416 r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.079     1.495    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X33Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.970     3.484    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X33Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.943%)  route 0.083ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.260ns (routing 0.416ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.208ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.260     1.380    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.419 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.083     1.502    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X29Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.986     3.500    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X29Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.265ns (routing 0.416ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.980ns (routing 1.208ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.265     1.385    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.424 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.080     1.504    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X25Y0          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.980     3.494    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.255ns (routing 0.416ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.208ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.255     1.375    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X33Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.414 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.090     1.504    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X33Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.966     3.480    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X33Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.268ns (routing 0.416ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.980ns (routing 1.208ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.268     1.388    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.426 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.086     1.512    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.980     3.494    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.000ns (0.000%)  route 3.312ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.277ns (routing 0.696ns, distribution 1.581ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                         net (fo=1, routed)           3.312     3.312    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/src_in
    SLICE_X118Y123       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.277     2.459    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/dest_clk
    SLICE_X118Y123       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 0.000ns (0.000%)  route 3.015ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.273ns (routing 0.696ns, distribution 1.577ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                         net (fo=1, routed)           3.015     3.015    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/src_in
    SLICE_X117Y123       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.273     2.455    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/dest_clk
    SLICE_X117Y123       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 0.000ns (0.000%)  route 3.009ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.277ns (routing 0.696ns, distribution 1.581ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                         net (fo=1, routed)           3.009     3.009    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/src_in
    SLICE_X118Y124       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.277     2.459    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/dest_clk
    SLICE_X118Y124       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.000ns (0.000%)  route 2.878ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                         net (fo=1, routed)           2.878     2.878    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/src_in
    SLICE_X117Y127       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/dest_clk
    SLICE_X117Y127       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.000ns (0.000%)  route 2.878ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.274ns (routing 0.696ns, distribution 1.578ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                         net (fo=1, routed)           2.878     2.878    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/src_in
    SLICE_X118Y132       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.274     2.456    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/dest_clk
    SLICE_X118Y132       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_DAC2[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 0.000ns (0.000%)  route 2.864ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_DAC2[15]
                         net (fo=1, routed)           2.864     2.864    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq/src_in
    SLICE_X112Y128       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq/dest_clk
    SLICE_X112Y128       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.835ns  (logic 0.000ns (0.000%)  route 2.835ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 0.696ns, distribution 1.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                         net (fo=1, routed)           2.835     2.835    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/src_in
    SLICE_X118Y118       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.283     2.465    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/dest_clk
    SLICE_X118Y118       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 0.000ns (0.000%)  route 2.828ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.282ns (routing 0.696ns, distribution 1.586ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                         net (fo=1, routed)           2.828     2.828    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/src_in
    SLICE_X117Y116       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.282     2.464    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/dest_clk
    SLICE_X117Y116       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 0.000ns (0.000%)  route 2.762ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.283ns (routing 0.696ns, distribution 1.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[15]
                         net (fo=1, routed)           2.762     2.762    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/src_in
    SLICE_X118Y116       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.283     2.465    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/dest_clk
    SLICE_X118Y116       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_DAC3[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 0.000ns (0.000%)  route 2.715ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_DAC3[14]
                         net (fo=1, routed)           2.715     2.715    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq/src_in
    SLICE_X112Y122       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq/dest_clk
    SLICE_X112Y122       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_ADC3[0]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.000ns (0.000%)  route 0.160ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.583ns (routing 0.465ns, distribution 1.118ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_ADC3[0]
                         net (fo=2, routed)           0.160     0.160    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i/src_in
    SLICE_X117Y52        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.583     1.730    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i/dest_clk
    SLICE_X117Y52        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[19]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_cm_under_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.000ns (0.000%)  route 0.176ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.566ns (routing 0.465ns, distribution 1.101ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[19]
                         net (fo=1, routed)           0.176     0.176    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_cm_under_vol/src_in
    SLICE_X118Y100       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_cm_under_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.566     1.713    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_cm_under_vol/dest_clk
    SLICE_X118Y100       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_cm_under_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[2]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.000ns (0.000%)  route 0.193ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.572ns (routing 0.465ns, distribution 1.107ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[2]
                         net (fo=1, routed)           0.193     0.193    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol/src_in
    SLICE_X115Y97        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.572     1.719    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol/dest_clk
    SLICE_X115Y97        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[2]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.000ns (0.000%)  route 0.193ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[2]
                         net (fo=1, routed)           0.193     0.193    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol/src_in
    SLICE_X118Y103       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol/dest_clk
    SLICE_X118Y103       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[3]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.000ns (0.000%)  route 0.198ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.572ns (routing 0.465ns, distribution 1.107ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[3]
                         net (fo=1, routed)           0.198     0.198    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range/src_in
    SLICE_X115Y98        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.572     1.719    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range/dest_clk
    SLICE_X115Y98        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[15]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.000ns (0.000%)  route 0.218ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.573ns (routing 0.465ns, distribution 1.108ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[15]
                         net (fo=1, routed)           0.218     0.218    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq/src_in
    SLICE_X116Y98        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.573     1.720    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq/dest_clk
    SLICE_X116Y98        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[3]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.000ns (0.000%)  route 0.232ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.576ns (routing 0.465ns, distribution 1.111ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[3]
                         net (fo=1, routed)           0.232     0.232    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range/src_in
    SLICE_X114Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.576     1.723    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range/dest_clk
    SLICE_X114Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[14]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.000ns (0.000%)  route 0.233ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.574ns (routing 0.465ns, distribution 1.109ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[14]
                         net (fo=1, routed)           0.233     0.233    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq/src_in
    SLICE_X114Y100       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.574     1.721    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq/dest_clk
    SLICE_X114Y100       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_ADC2[0]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.000ns (0.000%)  route 0.236ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.584ns (routing 0.465ns, distribution 1.119ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_ADC2[0]
                         net (fo=2, routed)           0.236     0.236    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i/src_in
    SLICE_X117Y55        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.584     1.731    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i/dest_clk
    SLICE_X117Y55        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[19]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_cm_under_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.000ns (0.000%)  route 0.247ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.562ns (routing 0.465ns, distribution 1.097ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[19]
                         net (fo=1, routed)           0.247     0.247    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_cm_under_vol/src_in
    SLICE_X109Y84        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_cm_under_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.562     1.709    design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_cm_under_vol/dest_clk
    SLICE_X109Y84        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_cm_under_vol/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.222ns  (logic 0.984ns (30.540%)  route 2.238ns (69.460%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.926     1.351    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[10]
    SLICE_X111Y88        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.386 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62/O
                         net (fo=1, routed)           0.087     1.473    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62_n_0
    SLICE_X111Y88        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     1.561 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51/O
                         net (fo=1, routed)           0.198     1.759    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51_n_0
    SLICE_X115Y88        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     1.911 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45/O
                         net (fo=1, routed)           0.368     2.279    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45_n_0
    SLICE_X116Y98        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     2.314 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36/O
                         net (fo=1, routed)           0.041     2.355    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36_n_0
    SLICE_X116Y98        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     2.391 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18/O
                         net (fo=1, routed)           0.336     2.727    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.817 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.216     3.033    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.156 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     3.222    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.202ns  (logic 0.905ns (28.264%)  route 2.297ns (71.736%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.460     1.914    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[9]
    SLICE_X114Y88        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     2.004 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40/O
                         net (fo=1, routed)           0.149     2.153    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40_n_0
    SLICE_X114Y89        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.276 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27/O
                         net (fo=1, routed)           0.382     2.658    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27_n_0
    SLICE_X116Y103       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     2.748 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.091     2.839    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X116Y103       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.936 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.164     3.100    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.151 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     3.202    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.129ns  (logic 0.974ns (31.128%)  route 2.155ns (68.872%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.986     1.473    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[13]
    SLICE_X113Y89        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.596 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61/O
                         net (fo=1, routed)           0.048     1.644    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61_n_0
    SLICE_X113Y89        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.697 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51/O
                         net (fo=1, routed)           0.290     1.987    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51_n_0
    SLICE_X114Y89        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.134 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33/O
                         net (fo=1, routed)           0.351     2.485    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33_n_0
    SLICE_X115Y98        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.522 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.042     2.564    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X115Y98        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.603 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.366     2.969    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     3.057 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     3.129    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.849ns (30.343%)  route 1.949ns (69.657%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.885     1.298    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[8]
    SLICE_X115Y89        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     1.349 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50/O
                         net (fo=1, routed)           0.040     1.389    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50_n_0
    SLICE_X115Y89        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     1.426 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39/O
                         net (fo=1, routed)           0.413     1.839    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39_n_0
    SLICE_X116Y101       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.962 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30/O
                         net (fo=1, routed)           0.087     2.049    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30_n_0
    SLICE_X116Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.138 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15/O
                         net (fo=1, routed)           0.219     2.357    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.456 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.239     2.695    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     2.732 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     2.798    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 0.871ns (31.963%)  route 1.854ns (68.037%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.027     1.471    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[12]
    SLICE_X115Y87        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     1.559 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49/O
                         net (fo=1, routed)           0.083     1.642    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49_n_0
    SLICE_X115Y88        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     1.732 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34/O
                         net (fo=1, routed)           0.333     2.065    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34_n_0
    SLICE_X115Y97        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.102 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19/O
                         net (fo=1, routed)           0.100     2.202    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19_n_0
    SLICE_X115Y97        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     2.324 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.253     2.577    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.667 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     2.725    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 0.923ns (34.261%)  route 1.771ns (65.739%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.020     1.563    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[14]
    SLICE_X115Y89        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     1.600 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60/O
                         net (fo=1, routed)           0.040     1.640    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60_n_0
    SLICE_X115Y89        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.677 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40/O
                         net (fo=1, routed)           0.355     2.032    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40_n_0
    SLICE_X116Y103       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.180 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.039     2.219    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X116Y103       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.255 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.245     2.500    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.622 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     2.694    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.933ns (35.570%)  route 1.690ns (64.430%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.929     1.403    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[11]
    SLICE_X116Y88        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     1.493 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49/O
                         net (fo=1, routed)           0.057     1.550    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49_n_0
    SLICE_X116Y88        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.698 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39/O
                         net (fo=1, routed)           0.431     2.129    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39_n_0
    SLICE_X116Y101       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     2.164 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20/O
                         net (fo=1, routed)           0.039     2.203    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20_n_0
    SLICE_X116Y101       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.239 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.183     2.422    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.572 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     2.623    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.609ns  (logic 0.958ns (36.719%)  route 1.651ns (63.281%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.903     1.423    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[15]
    SLICE_X113Y89        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.545 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125/O
                         net (fo=1, routed)           0.038     1.583    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125_n_0
    SLICE_X113Y89        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     1.635 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80/O
                         net (fo=1, routed)           0.116     1.751    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80_n_0
    SLICE_X113Y91        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     1.852 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44/O
                         net (fo=1, routed)           0.250     2.102    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44_n_0
    SLICE_X115Y97        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     2.140 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14/O
                         net (fo=1, routed)           0.043     2.183    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14_n_0
    SLICE_X115Y97        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     2.220 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.229     2.449    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.537 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.609    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.408ns (33.306%)  route 0.817ns (66.694%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.439     0.671    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[15]
    SLICE_X113Y89        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     0.721 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125/O
                         net (fo=1, routed)           0.021     0.742    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_125_n_0
    SLICE_X113Y89        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     0.764 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80/O
                         net (fo=1, routed)           0.062     0.826    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_80_n_0
    SLICE_X113Y91        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.867 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44/O
                         net (fo=1, routed)           0.128     0.995    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_44_n_0
    SLICE_X115Y97        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.014     1.009 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14/O
                         net (fo=1, routed)           0.024     1.033    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_14_n_0
    SLICE_X115Y97        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.047 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.117     1.164    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.199 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.225    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.403ns (32.214%)  route 0.848ns (67.786%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.457     0.677    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[11]
    SLICE_X116Y88        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     0.712 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49/O
                         net (fo=1, routed)           0.031     0.743    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_49_n_0
    SLICE_X116Y88        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.059     0.802 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39/O
                         net (fo=1, routed)           0.226     1.028    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39_n_0
    SLICE_X116Y101       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     1.042 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20/O
                         net (fo=1, routed)           0.021     1.063    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_20_n_0
    SLICE_X116Y101       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.078 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.096     1.174    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.060     1.234 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     1.251    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.379ns (30.199%)  route 0.876ns (69.801%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.457     0.667    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[12]
    SLICE_X115Y87        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     0.702 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49/O
                         net (fo=1, routed)           0.046     0.748    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_49_n_0
    SLICE_X115Y88        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.783 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34/O
                         net (fo=1, routed)           0.169     0.952    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_34_n_0
    SLICE_X115Y97        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.966 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19/O
                         net (fo=1, routed)           0.048     1.014    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_19_n_0
    SLICE_X115Y97        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.050     1.064 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.135     1.199    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     1.234 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     1.255    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.402ns (31.431%)  route 0.877ns (68.569%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.501     0.751    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[14]
    SLICE_X115Y89        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     0.765 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60/O
                         net (fo=1, routed)           0.023     0.788    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_60_n_0
    SLICE_X115Y89        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.802 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40/O
                         net (fo=1, routed)           0.177     0.979    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40_n_0
    SLICE_X116Y103       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.059     1.038 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.021     1.059    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X116Y103       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.074 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.129     1.203    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.253 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     1.279    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.380ns (28.963%)  route 0.932ns (71.037%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.413     0.617    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[8]
    SLICE_X115Y89        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     0.639 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50/O
                         net (fo=1, routed)           0.022     0.661    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50_n_0
    SLICE_X115Y89        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.675 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39/O
                         net (fo=1, routed)           0.195     0.870    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39_n_0
    SLICE_X116Y101       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     0.920 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30/O
                         net (fo=1, routed)           0.043     0.963    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30_n_0
    SLICE_X116Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.998 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15/O
                         net (fo=1, routed)           0.112     1.110    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.151 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.123     1.274    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.288 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     1.312    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.434ns (28.972%)  route 1.064ns (71.028%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.483     0.721    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[13]
    SLICE_X113Y89        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.050     0.771 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61/O
                         net (fo=1, routed)           0.027     0.798    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_61_n_0
    SLICE_X113Y89        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.821 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51/O
                         net (fo=1, routed)           0.147     0.968    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_51_n_0
    SLICE_X114Y89        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.027 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33/O
                         net (fo=1, routed)           0.171     1.198    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33_n_0
    SLICE_X115Y98        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.014     1.212 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.025     1.237    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X115Y98        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.252 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.185     1.437    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.472 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     1.498    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.434ns (27.982%)  route 1.117ns (72.018%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.456     0.667    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[10]
    SLICE_X111Y88        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     0.681 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62/O
                         net (fo=1, routed)           0.041     0.722    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_62_n_0
    SLICE_X111Y88        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     0.757 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51/O
                         net (fo=1, routed)           0.101     0.858    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51_n_0
    SLICE_X115Y88        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.061     0.919 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45/O
                         net (fo=1, routed)           0.180     1.099    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_45_n_0
    SLICE_X116Y98        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.113 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36/O
                         net (fo=1, routed)           0.022     1.135    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_36_n_0
    SLICE_X116Y98        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.149 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18/O
                         net (fo=1, routed)           0.178     1.327    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_18_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     1.362 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.115     1.477    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.050     1.527 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     1.551    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.405ns (26.112%)  route 1.146ns (73.888%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.722     0.943    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[9]
    SLICE_X114Y88        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.979 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40/O
                         net (fo=1, routed)           0.074     1.053    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40_n_0
    SLICE_X114Y89        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.050     1.103 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27/O
                         net (fo=1, routed)           0.204     1.307    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27_n_0
    SLICE_X116Y103       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     1.342 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.044     1.386    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X116Y103       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.426 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.085     1.511    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.534 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.551    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.103ns  (logic 1.228ns (39.575%)  route 1.875ns (60.425%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.565     1.052    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[13]
    SLICE_X115Y99        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     1.091 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70/O
                         net (fo=1, routed)           0.197     1.288    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70_n_0
    SLICE_X112Y98        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.438 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63/O
                         net (fo=1, routed)           0.328     1.766    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63_n_0
    SLICE_X109Y99        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.918 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55/O
                         net (fo=1, routed)           0.212     2.130    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55_n_0
    SLICE_X109Y107       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.253 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.315     2.568    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X112Y107       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     2.656 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.092     2.748    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X112Y107       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.838 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.094     2.932    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     3.031 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     3.103    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 1.172ns (40.680%)  route 1.709ns (59.320%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.564     1.107    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[14]
    SLICE_X114Y99        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     1.230 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86/O
                         net (fo=1, routed)           0.162     1.392    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86_n_0
    SLICE_X111Y99        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     1.491 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77/O
                         net (fo=1, routed)           0.188     1.679    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77_n_0
    SLICE_X109Y100       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     1.780 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64/O
                         net (fo=1, routed)           0.161     1.941    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64_n_0
    SLICE_X109Y105       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.076 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.276     2.352    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X114Y105       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.451 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.196     2.647    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X114Y109       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     2.682 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.090     2.772    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     2.809 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     2.881    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.094ns (41.487%)  route 1.543ns (58.513%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.670     1.095    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[10]
    SLICE_X113Y102       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     1.240 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53/O
                         net (fo=1, routed)           0.101     1.341    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53_n_0
    SLICE_X113Y102       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.466 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46/O
                         net (fo=1, routed)           0.091     1.557    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46_n_0
    SLICE_X113Y103       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.609 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.141     1.750    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X114Y103       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     1.849 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.258     2.107    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.232 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.216     2.448    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     2.571 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     2.637    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.142ns  (logic 1.002ns (46.779%)  route 1.140ns (53.221%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.633     1.107    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[11]
    SLICE_X114Y101       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     1.255 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62/O
                         net (fo=1, routed)           0.138     1.393    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62_n_0
    SLICE_X114Y101       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     1.482 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53/O
                         net (fo=1, routed)           0.091     1.573    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53_n_0
    SLICE_X114Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.696 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.039     1.735    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X114Y102       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.771 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.097     1.868    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X114Y105       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     1.964 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.091     2.055    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     2.091 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     2.142    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.130ns  (logic 0.859ns (40.329%)  route 1.271ns (59.671%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.638     1.158    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[15]
    SLICE_X112Y99        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.248 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49/O
                         net (fo=1, routed)           0.090     1.338    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49_n_0
    SLICE_X111Y99        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     1.388 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16/O
                         net (fo=1, routed)           0.377     1.765    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16_n_0
    SLICE_X113Y105       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.865 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.094     1.959    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.058 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.130    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.901ns (44.167%)  route 1.139ns (55.833%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.530     0.943    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[8]
    SLICE_X114Y100       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     1.090 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41/O
                         net (fo=1, routed)           0.038     1.128    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41_n_0
    SLICE_X114Y100       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.163 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32/O
                         net (fo=1, routed)           0.165     1.328    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32_n_0
    SLICE_X114Y106       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     1.451 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.101     1.552    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     1.698 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.239     1.937    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     1.974 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     2.040    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.989ns  (logic 0.828ns (41.629%)  route 1.161ns (58.371%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.616     1.070    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[9]
    SLICE_X113Y102       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     1.161 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46/O
                         net (fo=1, routed)           0.040     1.201    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46_n_0
    SLICE_X113Y102       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.238 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.274     1.512    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X114Y107       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     1.609 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.087     1.696    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X114Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     1.746 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.093     1.839    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     1.938 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     1.989    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.885ns  (logic 0.709ns (37.613%)  route 1.176ns (62.387%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.600     1.044    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[12]
    SLICE_X112Y101       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     1.095 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53/O
                         net (fo=1, routed)           0.127     1.222    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53_n_0
    SLICE_X112Y101       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     1.261 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39/O
                         net (fo=1, routed)           0.208     1.469    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39_n_0
    SLICE_X112Y105       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.506 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.138     1.644    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.681 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.045     1.726    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.827 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     1.885    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.316ns (36.322%)  route 0.554ns (63.678%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.260     0.470    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[12]
    SLICE_X112Y101       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     0.492 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53/O
                         net (fo=1, routed)           0.067     0.559    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53_n_0
    SLICE_X112Y101       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     0.574 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39/O
                         net (fo=1, routed)           0.107     0.681    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_39_n_0
    SLICE_X112Y105       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     0.695 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.074     0.769    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     0.783 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.025     0.808    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     0.849 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     0.870    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.373ns (40.194%)  route 0.555ns (59.806%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.292     0.513    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[9]
    SLICE_X113Y102       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.035     0.548 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46/O
                         net (fo=1, routed)           0.024     0.572    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_46_n_0
    SLICE_X113Y102       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     0.586 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.137     0.723    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X114Y107       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     0.763 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.041     0.804    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X114Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     0.826 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.044     0.870    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.911 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     0.928    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.400ns (41.885%)  route 0.555ns (58.115%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.251     0.455    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[8]
    SLICE_X114Y100       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.059     0.514 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41/O
                         net (fo=1, routed)           0.022     0.536    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_41_n_0
    SLICE_X114Y100       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.550 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32/O
                         net (fo=1, routed)           0.087     0.637    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_32_n_0
    SLICE_X114Y106       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     0.687 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.048     0.735    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.059     0.794 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.123     0.917    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.931 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     0.955    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.371ns (38.406%)  route 0.595ns (61.594%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.300     0.532    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[15]
    SLICE_X112Y99        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035     0.567 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49/O
                         net (fo=1, routed)           0.048     0.615    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_49_n_0
    SLICE_X111Y99        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.637 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16/O
                         net (fo=1, routed)           0.176     0.813    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16_n_0
    SLICE_X113Y105       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.041     0.854 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.045     0.899    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     0.940 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     0.966    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.435ns (44.118%)  route 0.551ns (55.882%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.291     0.511    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[11]
    SLICE_X114Y101       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.060     0.571 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62/O
                         net (fo=1, routed)           0.073     0.644    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_62_n_0
    SLICE_X114Y101       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     0.679 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53/O
                         net (fo=1, routed)           0.050     0.729    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_53_n_0
    SLICE_X114Y102       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.050     0.779 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.021     0.800    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X114Y102       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.815 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.051     0.866    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X114Y105       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     0.906 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.048     0.954    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.969 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     0.986    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.485ns (39.885%)  route 0.731ns (60.115%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.297     0.508    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[10]
    SLICE_X113Y102       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.059     0.567 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53/O
                         net (fo=1, routed)           0.048     0.615    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_53_n_0
    SLICE_X113Y102       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.051     0.666 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46/O
                         net (fo=1, routed)           0.048     0.714    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46_n_0
    SLICE_X113Y103       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     0.736 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.068     0.804    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X114Y103       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     0.845 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.131     0.976    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.027 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.115     1.142    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.050     1.192 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     1.216    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.502ns (37.158%)  route 0.849ns (62.842%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.265     0.515    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[14]
    SLICE_X114Y99        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     0.565 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86/O
                         net (fo=1, routed)           0.083     0.648    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_86_n_0
    SLICE_X111Y99        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     0.689 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77/O
                         net (fo=1, routed)           0.099     0.788    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_77_n_0
    SLICE_X109Y100       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.829 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64/O
                         net (fo=1, routed)           0.085     0.914    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_64_n_0
    SLICE_X109Y105       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     0.965 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.140     1.105    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X114Y105       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.146 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.103     1.249    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X114Y109       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.263 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.048     1.311    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.325 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     1.351    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.535ns (37.970%)  route 0.874ns (62.030%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.263     0.501    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[13]
    SLICE_X115Y99        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     0.516 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70/O
                         net (fo=1, routed)           0.103     0.619    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_70_n_0
    SLICE_X112Y98        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.060     0.679 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63/O
                         net (fo=1, routed)           0.140     0.819    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_63_n_0
    SLICE_X109Y99        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.061     0.880 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55/O
                         net (fo=1, routed)           0.111     0.991    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55_n_0
    SLICE_X109Y107       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     1.041 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.137     1.178    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X112Y107       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     1.213 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.045     1.258    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X112Y107       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     1.293 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.049     1.342    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.383 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     1.409    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC2_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.605ns  (logic 1.072ns (29.736%)  route 2.533ns (70.264%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.695     1.182    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[13]
    SLICE_X110Y124       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.280 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78/O
                         net (fo=1, routed)           0.505     1.785    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78_n_0
    SLICE_X106Y121       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.821 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67/O
                         net (fo=1, routed)           0.104     1.925    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67_n_0
    SLICE_X106Y121       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.048 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56/O
                         net (fo=1, routed)           0.656     2.704    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56_n_0
    SLICE_X109Y107       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     2.755 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.315     3.070    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X112Y107       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.158 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.092     3.250    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X112Y107       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.340 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.094     3.434    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     3.533 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     3.605    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.003ns (29.675%)  route 2.377ns (70.325%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.935     1.478    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[14]
    SLICE_X106Y121       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.577 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91/O
                         net (fo=1, routed)           0.084     1.661    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91_n_0
    SLICE_X106Y121       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     1.750 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82/O
                         net (fo=1, routed)           0.399     2.149    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82_n_0
    SLICE_X108Y118       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     2.184 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65/O
                         net (fo=1, routed)           0.325     2.509    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65_n_0
    SLICE_X109Y105       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     2.575 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.276     2.851    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X114Y105       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.950 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.196     3.146    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X114Y109       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     3.181 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.090     3.271    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     3.308 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     3.380    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 1.105ns (37.842%)  route 1.815ns (62.158%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.703     1.128    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[10]
    SLICE_X109Y118       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     1.276 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57/O
                         net (fo=1, routed)           0.059     1.335    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57_n_0
    SLICE_X109Y118       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.483 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47/O
                         net (fo=1, routed)           0.372     1.855    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47_n_0
    SLICE_X113Y103       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     1.892 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.141     2.033    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X114Y103       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.132 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.258     2.390    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.515 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.216     2.731    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     2.854 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     2.920    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.908ns (35.085%)  route 1.680ns (64.915%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.881     1.401    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[15]
    SLICE_X106Y122       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     1.490 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53/O
                         net (fo=1, routed)           0.160     1.650    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53_n_0
    SLICE_X106Y121       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.798 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17/O
                         net (fo=1, routed)           0.473     2.271    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_n_0
    SLICE_X113Y105       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.323 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.094     2.417    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.516 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.588    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.882ns (34.332%)  route 1.687ns (65.668%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.641     1.054    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[8]
    SLICE_X109Y125       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     1.202 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45/O
                         net (fo=1, routed)           0.128     1.330    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45_n_0
    SLICE_X108Y124       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     1.379 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.512     1.891    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X114Y106       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     1.980 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.101     2.081    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     2.227 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.239     2.466    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     2.503 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     2.569    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.465ns  (logic 0.871ns (35.335%)  route 1.594ns (64.665%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.789     1.233    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[12]
    SLICE_X112Y122       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     1.381 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56/O
                         net (fo=1, routed)           0.246     1.627    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56_n_0
    SLICE_X110Y121       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     1.717 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40/O
                         net (fo=1, routed)           0.318     2.035    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40_n_0
    SLICE_X112Y105       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     2.086 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.138     2.224    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     2.261 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.045     2.306    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     2.407 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     2.465    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.416ns  (logic 0.920ns (38.079%)  route 1.496ns (61.921%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.636     1.110    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[11]
    SLICE_X112Y123       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     1.201 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65/O
                         net (fo=1, routed)           0.213     1.414    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65_n_0
    SLICE_X110Y121       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.504 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54/O
                         net (fo=1, routed)           0.369     1.873    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54_n_0
    SLICE_X114Y102       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     1.970 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.039     2.009    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X114Y102       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.045 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.097     2.142    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X114Y105       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     2.238 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.091     2.329    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     2.365 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     2.416    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.127ns  (logic 0.892ns (41.937%)  route 1.235ns (58.063%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.639     1.093    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[9]
    SLICE_X109Y119       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     1.145 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50/O
                         net (fo=1, routed)           0.059     1.204    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50_n_0
    SLICE_X109Y119       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.352 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33/O
                         net (fo=1, routed)           0.306     1.658    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33_n_0
    SLICE_X114Y107       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     1.747 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.087     1.834    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X114Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     1.884 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.093     1.977    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     2.076 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     2.127    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.400ns (39.920%)  route 0.602ns (60.080%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.306     0.527    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[9]
    SLICE_X109Y119       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     0.549 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50/O
                         net (fo=1, routed)           0.033     0.582    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50_n_0
    SLICE_X109Y119       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.059     0.641 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33/O
                         net (fo=1, routed)           0.161     0.802    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33_n_0
    SLICE_X114Y107       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     0.837 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.041     0.878    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X114Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     0.900 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.044     0.944    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.985 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.002    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.400ns (35.057%)  route 0.741ns (64.943%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.301     0.521    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[11]
    SLICE_X112Y123       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     0.556 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65/O
                         net (fo=1, routed)           0.107     0.663    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_65_n_0
    SLICE_X110Y121       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     0.698 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54/O
                         net (fo=1, routed)           0.196     0.894    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_54_n_0
    SLICE_X114Y102       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     0.934 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43/O
                         net (fo=1, routed)           0.021     0.955    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_43_n_0
    SLICE_X114Y102       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.970 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.051     1.021    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X114Y105       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     1.061 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.048     1.109    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.124 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     1.141    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.381ns (32.902%)  route 0.777ns (67.098%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.373     0.583    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[12]
    SLICE_X112Y122       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.059     0.642 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56/O
                         net (fo=1, routed)           0.120     0.762    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_56_n_0
    SLICE_X110Y121       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     0.797 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40/O
                         net (fo=1, routed)           0.164     0.961    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_40_n_0
    SLICE_X112Y105       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     0.983 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.074     1.057    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.071 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.025     1.096    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.137 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     1.158    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.389ns (31.885%)  route 0.831ns (68.115%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.432     0.664    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[15]
    SLICE_X106Y122       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.699 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53/O
                         net (fo=1, routed)           0.080     0.779    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53_n_0
    SLICE_X106Y121       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     0.838 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17/O
                         net (fo=1, routed)           0.248     1.086    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_n_0
    SLICE_X113Y105       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.022     1.108 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.045     1.153    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     1.194 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.220    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.393ns (31.925%)  route 0.838ns (68.075%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.306     0.510    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[8]
    SLICE_X109Y125       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.059     0.569 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45/O
                         net (fo=1, routed)           0.069     0.638    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_45_n_0
    SLICE_X108Y124       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     0.660 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.268     0.928    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X114Y106       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     0.963 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.048     1.011    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.059     1.070 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.123     1.193    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.207 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     1.231    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.485ns (34.993%)  route 0.901ns (65.007%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.340     0.551    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[10]
    SLICE_X109Y118       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.059     0.610 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57/O
                         net (fo=1, routed)           0.033     0.643    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_57_n_0
    SLICE_X109Y118       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.059     0.702 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47/O
                         net (fo=1, routed)           0.190     0.892    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47_n_0
    SLICE_X113Y103       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     0.906 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.068     0.974    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X114Y103       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.015 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.131     1.146    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.197 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.115     1.312    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.050     1.362 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     1.386    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.433ns (26.712%)  route 1.188ns (73.288%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.466     0.716    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[14]
    SLICE_X106Y121       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     0.757 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91/O
                         net (fo=1, routed)           0.040     0.797    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_91_n_0
    SLICE_X106Y121       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     0.832 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82/O
                         net (fo=1, routed)           0.197     1.029    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_82_n_0
    SLICE_X108Y118       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.014     1.043 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65/O
                         net (fo=1, routed)           0.168     1.211    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65_n_0
    SLICE_X109Y105       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.235 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.140     1.375    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X114Y105       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.416 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.103     1.519    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X114Y109       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.533 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.048     1.581    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.595 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     1.621    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@43.403ns period=86.806ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.476ns (27.578%)  route 1.250ns (72.422%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.332     0.570    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[13]
    SLICE_X110Y124       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     0.610 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78/O
                         net (fo=1, routed)           0.271     0.881    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_78_n_0
    SLICE_X106Y121       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.896 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67/O
                         net (fo=1, routed)           0.050     0.946    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_67_n_0
    SLICE_X106Y121       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     0.996 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56/O
                         net (fo=1, routed)           0.340     1.336    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56_n_0
    SLICE_X109Y107       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.022     1.358 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.137     1.495    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X112Y107       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     1.530 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.045     1.575    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X112Y107       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     1.610 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.049     1.659    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.700 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     1.726    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC3_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 0.886ns (34.596%)  route 1.675ns (65.404%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.389     1.843    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[9]
    SLICE_X114Y107       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     1.941 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28/O
                         net (fo=1, routed)           0.091     2.032    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28_n_0
    SLICE_X114Y107       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.121 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14/O
                         net (fo=1, routed)           0.051     2.172    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14_n_0
    SLICE_X114Y107       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     2.318 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.093     2.411    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     2.510 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     2.561    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.751ns (29.486%)  route 1.796ns (70.514%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.425     1.850    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[10]
    SLICE_X115Y108       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.948 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40/O
                         net (fo=1, routed)           0.041     1.989    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40_n_0
    SLICE_X115Y108       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.041 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22/O
                         net (fo=1, routed)           0.048     2.089    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.142 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.216     2.358    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     2.481 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     2.547    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.496ns  (logic 0.805ns (32.252%)  route 1.691ns (67.748%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           1.171     1.691    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[15]
    SLICE_X110Y108       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     1.790 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57/O
                         net (fo=1, routed)           0.202     1.992    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57_n_0
    SLICE_X110Y107       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     2.090 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18/O
                         net (fo=1, routed)           0.155     2.245    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18_n_0
    SLICE_X113Y107       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.282 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.091     2.373    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     2.424 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.496    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.456ns  (logic 0.807ns (32.858%)  route 1.649ns (67.142%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.200     1.674    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[11]
    SLICE_X115Y105       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.774 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41/O
                         net (fo=1, routed)           0.162     1.936    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41_n_0
    SLICE_X113Y105       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     1.987 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22/O
                         net (fo=1, routed)           0.145     2.132    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22_n_0
    SLICE_X114Y105       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     2.278 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.091     2.369    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     2.405 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     2.456    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.449ns  (logic 0.720ns (29.400%)  route 1.729ns (70.600%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.239     1.782    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[14]
    SLICE_X110Y108       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     1.819 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.044     1.863    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X110Y108       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     1.916 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.284     2.200    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X114Y109       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     2.250 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.090     2.340    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     2.377 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     2.449    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.443ns  (logic 0.841ns (34.425%)  route 1.602ns (65.575%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.192     1.636    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[12]
    SLICE_X115Y108       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.736 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35/O
                         net (fo=1, routed)           0.160     1.896    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35_n_0
    SLICE_X114Y108       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.993 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.147     2.140    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     2.239 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.045     2.284    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     2.385 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     2.443    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.840ns (34.469%)  route 1.597ns (65.531%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.232     1.719    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[13]
    SLICE_X111Y107       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.770 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35/O
                         net (fo=1, routed)           0.108     1.878    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35_n_0
    SLICE_X111Y107       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.028 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.091     2.119    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X112Y107       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.172 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.094     2.266    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     2.365 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     2.437    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 0.680ns (28.041%)  route 1.745ns (71.959%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.311     1.724    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[8]
    SLICE_X114Y106       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     1.822 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35/O
                         net (fo=1, routed)           0.088     1.910    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35_n_0
    SLICE_X114Y106       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.006 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.041     2.047    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     2.083 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.239     2.322    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     2.359 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     2.425    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.373ns (32.045%)  route 0.791ns (67.955%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.587     0.797    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[12]
    SLICE_X115Y108       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     0.838 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35/O
                         net (fo=1, routed)           0.081     0.919    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35_n_0
    SLICE_X114Y108       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.959 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.077     1.036    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.077 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.025     1.102    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.143 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     1.164    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.356ns (30.479%)  route 0.812ns (69.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.595     0.815    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[11]
    SLICE_X115Y105       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     0.855 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41/O
                         net (fo=1, routed)           0.080     0.935    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_41_n_0
    SLICE_X113Y105       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     0.957 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22/O
                         net (fo=1, routed)           0.072     1.029    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22_n_0
    SLICE_X114Y105       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     1.088 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.048     1.136    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.151 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     1.168    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.384ns (32.821%)  route 0.786ns (67.179%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.608     0.846    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[13]
    SLICE_X111Y107       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     0.868 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35/O
                         net (fo=1, routed)           0.053     0.921    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35_n_0
    SLICE_X111Y107       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.060     0.981 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.050     1.031    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X112Y107       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     1.054 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.049     1.103    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.144 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     1.170    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.313ns (26.684%)  route 0.860ns (73.316%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.647     0.851    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[8]
    SLICE_X114Y106       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     0.892 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35/O
                         net (fo=1, routed)           0.044     0.936    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_35_n_0
    SLICE_X114Y106       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     0.976 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.022     0.998    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.012 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.123     1.135    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.149 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     1.173    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.323ns (27.443%)  route 0.854ns (72.557%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.614     0.864    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[14]
    SLICE_X110Y108       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     0.878 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.024     0.902    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X110Y108       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.925 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.142     1.067    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X114Y109       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     1.089 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.048     1.137    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.151 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     1.177    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.349ns (29.476%)  route 0.835ns (70.524%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.577     0.809    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[15]
    SLICE_X110Y108       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     0.850 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57/O
                         net (fo=1, routed)           0.102     0.952    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57_n_0
    SLICE_X110Y107       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.040     0.992 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18/O
                         net (fo=1, routed)           0.081     1.073    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18_n_0
    SLICE_X113Y107       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     1.087 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.049     1.136    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     1.158 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.184    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.397ns (32.461%)  route 0.826ns (67.539%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.692     0.913    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[9]
    SLICE_X114Y107       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     0.954 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28/O
                         net (fo=1, routed)           0.044     0.998    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_28_n_0
    SLICE_X114Y107       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.033 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14/O
                         net (fo=1, routed)           0.029     1.062    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14_n_0
    SLICE_X114Y107       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     1.121 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.044     1.165    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     1.206 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.223    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.346ns (27.702%)  route 0.903ns (72.298%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.714     0.925    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[10]
    SLICE_X115Y108       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     0.965 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40/O
                         net (fo=1, routed)           0.023     0.988    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_40_n_0
    SLICE_X115Y108       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     1.010 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22/O
                         net (fo=1, routed)           0.027     1.037    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22_n_0
    SLICE_X115Y108       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     1.060 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.115     1.175    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.050     1.225 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     1.249    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.814ns  (logic 1.306ns (34.242%)  route 2.508ns (65.758%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.655     2.471    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[15]
    SLICE_X110Y116       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.594 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76/O
                         net (fo=1, routed)           0.059     2.653    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76_n_0
    SLICE_X110Y116       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.801 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41/O
                         net (fo=1, routed)           0.099     2.900    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41_n_0
    SLICE_X109Y116       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     2.937 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13/O
                         net (fo=1, routed)           0.348     3.285    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13_n_0
    SLICE_X110Y109       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     3.430 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.275     3.705    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.742 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     3.814    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.752ns  (logic 1.234ns (32.889%)  route 2.518ns (67.111%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.620     2.461    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[8]
    SLICE_X111Y115       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.607 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8/O
                         net (fo=1, routed)           0.250     2.857    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8_n_0
    SLICE_X108Y110       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.006 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.582     3.588    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.686 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     3.752    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.258ns (33.582%)  route 2.488ns (66.418%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.706     2.537    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[14]
    SLICE_X110Y116       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.662 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56/O
                         net (fo=1, routed)           0.040     2.702    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56_n_0
    SLICE_X110Y116       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.754 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38/O
                         net (fo=1, routed)           0.162     2.916    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38_n_0
    SLICE_X109Y116       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     3.041 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.329     3.370    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X110Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     3.407 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.179     3.586    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.674 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     3.746    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 1.365ns (37.397%)  route 2.285ns (62.603%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.674     2.594    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[13]
    SLICE_X112Y115       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     2.646 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20/O
                         net (fo=1, routed)           0.158     2.804    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20_n_0
    SLICE_X110Y113       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.929 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.151     3.080    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X110Y109       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.203 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.230     3.433    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.578 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     3.650    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 1.102ns (30.637%)  route 2.495ns (69.363%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.766     2.560    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[9]
    SLICE_X111Y113       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.595 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.207     2.802    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6_n_0
    SLICE_X109Y111       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.925 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.471     3.396    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.546 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     3.597    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.322ns  (logic 1.048ns (31.547%)  route 2.274ns (68.453%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.637     2.494    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[11]
    SLICE_X111Y114       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     2.583 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10/O
                         net (fo=1, routed)           0.225     2.808    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10_n_0
    SLICE_X108Y110       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     2.859 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.361     3.220    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.271 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     3.322    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.115ns  (logic 1.043ns (33.483%)  route 2.072ns (66.517%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.651     2.430    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[10]
    SLICE_X109Y113       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     2.520 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7/O
                         net (fo=1, routed)           0.200     2.720    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7_n_0
    SLICE_X111Y114       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.843 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.155     2.998    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.049 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     3.115    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.010ns  (logic 0.996ns (33.090%)  route 2.014ns (66.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.710     2.563    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[12]
    SLICE_X112Y115       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     2.616 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10/O
                         net (fo=1, routed)           0.089     2.705    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10_n_0
    SLICE_X112Y114       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.742 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.157     2.899    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     2.952 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     3.010    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.478ns (32.189%)  route 1.007ns (67.811%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.853     1.271    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[12]
    SLICE_X112Y115       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.294 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10/O
                         net (fo=1, routed)           0.048     1.342    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_10_n_0
    SLICE_X112Y114       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     1.356 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.085     1.441    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.464 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     1.485    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.489ns (31.982%)  route 1.040ns (68.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.830     1.212    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[10]
    SLICE_X109Y113       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     1.247 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7/O
                         net (fo=1, routed)           0.104     1.351    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7_n_0
    SLICE_X111Y114       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.401 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.082     1.483    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.505 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     1.529    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.498ns (30.384%)  route 1.141ns (69.616%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.828     1.245    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[11]
    SLICE_X111Y114       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.280 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10/O
                         net (fo=1, routed)           0.114     1.394    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10_n_0
    SLICE_X108Y110       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.417 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.182     1.599    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.622 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     1.639    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.523ns (29.818%)  route 1.231ns (70.182%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.892     1.291    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[9]
    SLICE_X111Y113       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.305 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.105     1.410    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6_n_0
    SLICE_X109Y111       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     1.460 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.217     1.677    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.737 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.754    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.611ns (34.835%)  route 1.143ns (65.165%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.840     1.269    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[13]
    SLICE_X112Y115       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     1.291 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20/O
                         net (fo=1, routed)           0.083     1.374    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_20_n_0
    SLICE_X110Y113       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.425 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.080     1.505    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X110Y109       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     1.555 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.114     1.669    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.728 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     1.754    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.562ns (31.188%)  route 1.240ns (68.812%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.813     1.216    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[8]
    SLICE_X111Y115       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.059     1.275 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8/O
                         net (fo=1, routed)           0.129     1.404    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8_n_0
    SLICE_X108Y110       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.060     1.464 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.274     1.738    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     1.778 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     1.802    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.590ns (32.205%)  route 1.242ns (67.795%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.850     1.267    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[14]
    SLICE_X110Y116       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.318 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56/O
                         net (fo=1, routed)           0.024     1.342    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56_n_0
    SLICE_X110Y116       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.364 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38/O
                         net (fo=1, routed)           0.082     1.446    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38_n_0
    SLICE_X109Y116       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     1.497 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.168     1.665    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X110Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.679 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.092     1.771    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.806 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     1.832    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.607ns (32.547%)  route 1.258ns (67.453%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.828     1.239    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_0[15]
    SLICE_X110Y116       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.289 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76/O
                         net (fo=1, routed)           0.031     1.320    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_76_n_0
    SLICE_X110Y116       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     1.379 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41/O
                         net (fo=1, routed)           0.053     1.432    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_41_n_0
    SLICE_X109Y116       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     1.446 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13/O
                         net (fo=1, routed)           0.177     1.623    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13_n_0
    SLICE_X110Y109       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.059     1.682 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.143     1.825    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     1.839 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.865    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 1.220ns (27.924%)  route 3.149ns (72.076%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.365     3.181    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][15]
    SLICE_X117Y111       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     3.277 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70/O
                         net (fo=1, routed)           0.190     3.467    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70_n_0
    SLICE_X116Y111       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.517 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33/O
                         net (fo=1, routed)           0.046     3.563    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33_n_0
    SLICE_X116Y111       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.662 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.188     3.850    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X113Y113       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     3.887 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.288     4.175    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.297 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     4.369    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 1.221ns (28.231%)  route 3.104ns (71.769%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.083     2.914    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][14]
    SLICE_X117Y111       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     3.003 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.394     3.397    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X116Y112       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.546 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30/O
                         net (fo=1, routed)           0.044     3.590    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30_n_0
    SLICE_X116Y112       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.641 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.190     3.831    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X117Y112       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.881 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.321     4.202    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.253 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     4.325    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 1.256ns (30.229%)  route 2.899ns (69.771%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.029     2.823    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][9]
    SLICE_X117Y115       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     2.939 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18/O
                         net (fo=1, routed)           0.208     3.147    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18_n_0
    SLICE_X117Y115       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.270 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.232     3.502    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X116Y118       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.601 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.379     3.980    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.104 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     4.155    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 1.191ns (30.887%)  route 2.665ns (69.113%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.960     2.817    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][11]
    SLICE_X117Y115       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     2.941 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37/O
                         net (fo=1, routed)           0.181     3.122    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37_n_0
    SLICE_X117Y110       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     3.157 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.199     3.356    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X117Y111       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.407 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.274     3.681    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     3.805 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     3.856    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.195ns (31.291%)  route 2.624ns (68.709%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.965     2.885    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][13]
    SLICE_X117Y113       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.983 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30/O
                         net (fo=1, routed)           0.177     3.160    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30_n_0
    SLICE_X117Y113       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.210 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.043     3.253    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X117Y113       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.343 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.367     3.710    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     3.747 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     3.819    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.737ns  (logic 1.028ns (27.509%)  route 2.709ns (72.491%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.942     2.795    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][12]
    SLICE_X117Y113       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     2.845 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33/O
                         net (fo=1, routed)           0.044     2.889    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33_n_0
    SLICE_X117Y113       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.940 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17/O
                         net (fo=1, routed)           0.294     3.234    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17_n_0
    SLICE_X116Y118       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.269 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.371     3.640    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     3.679 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     3.737    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.047ns (28.811%)  route 2.587ns (71.189%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.899     2.678    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][10]
    SLICE_X118Y115       LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     2.729 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35/O
                         net (fo=1, routed)           0.188     2.917    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35_n_0
    SLICE_X117Y114       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     3.007 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.089     3.096    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X117Y114       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.186 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.345     3.531    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     3.568 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     3.634    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.386ns  (logic 1.087ns (32.103%)  route 2.299ns (67.897%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.870     2.711    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][8]
    SLICE_X118Y115       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     2.812 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.363     3.175    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.320 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     3.386    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.503ns (30.430%)  route 1.150ns (69.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.942     1.345    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][8]
    SLICE_X118Y115       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.386 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.184     1.570    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     1.629 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     1.653    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.488ns (27.339%)  route 1.297ns (72.661%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.962     1.344    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][10]
    SLICE_X118Y115       LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.366 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35/O
                         net (fo=1, routed)           0.092     1.458    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35_n_0
    SLICE_X117Y114       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     1.493 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.044     1.537    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X117Y114       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.572 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.175     1.747    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.761 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     1.785    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.541ns (29.418%)  route 1.298ns (70.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.987     1.416    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][13]
    SLICE_X117Y113       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     1.457 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30/O
                         net (fo=1, routed)           0.070     1.527    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30_n_0
    SLICE_X117Y113       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.549 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.023     1.572    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X117Y113       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.607 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.192     1.799    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     1.813 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     1.839    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.492ns (26.595%)  route 1.358ns (73.405%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.973     1.391    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][12]
    SLICE_X117Y113       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.413 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33/O
                         net (fo=1, routed)           0.024     1.437    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_33_n_0
    SLICE_X117Y113       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.460 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17/O
                         net (fo=1, routed)           0.150     1.610    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17_n_0
    SLICE_X116Y118       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     1.624 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.190     1.814    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     1.829 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     1.850    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.554ns (29.158%)  route 1.346ns (70.842%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.994     1.411    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][11]
    SLICE_X117Y115       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.050     1.461 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37/O
                         net (fo=1, routed)           0.096     1.557    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_37_n_0
    SLICE_X117Y110       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.571 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.096     1.667    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X117Y111       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.690 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.143     1.833    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.883 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     1.900    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.579ns (28.964%)  route 1.420ns (71.036%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.003     1.402    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][9]
    SLICE_X117Y115       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.039     1.441 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18/O
                         net (fo=1, routed)           0.089     1.530    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18_n_0
    SLICE_X117Y115       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.580 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.118     1.698    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X116Y118       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.739 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.193     1.932    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.982 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     1.999    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.578ns (26.972%)  route 1.565ns (73.028%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.177     1.588    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][15]
    SLICE_X117Y111       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.628 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70/O
                         net (fo=1, routed)           0.097     1.725    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70_n_0
    SLICE_X116Y111       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.747 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33/O
                         net (fo=1, routed)           0.025     1.772    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_33_n_0
    SLICE_X116Y111       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     1.813 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.095     1.908    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X113Y113       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.922 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.145     2.067    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.117 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     2.143    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.145ns  (logic 0.579ns (26.993%)  route 1.566ns (73.007%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.058     1.475    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][14]
    SLICE_X117Y111       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     1.510 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.196     1.706    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X116Y112       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     1.766 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30/O
                         net (fo=1, routed)           0.024     1.790    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_30_n_0
    SLICE_X116Y112       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.813 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.097     1.910    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X117Y112       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.932 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.165     2.097    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.119 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     2.145    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC2_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.263ns (26.068%)  route 3.582ns (73.932%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.581     3.434    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[12]
    SLICE_X113Y120       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     3.559 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43/O
                         net (fo=1, routed)           0.272     3.831    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43_n_0
    SLICE_X114Y119       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     3.881 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29/O
                         net (fo=1, routed)           0.093     3.974    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29_n_0
    SLICE_X114Y119       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.073 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14/O
                         net (fo=1, routed)           0.207     4.280    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14_n_0
    SLICE_X116Y118       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.377 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.371     4.748    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     4.787 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     4.845    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.403ns (29.187%)  route 3.404ns (70.813%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.437     3.253    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[15]
    SLICE_X111Y122       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.304 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121/O
                         net (fo=1, routed)           0.103     3.407    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121_n_0
    SLICE_X111Y122       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.531 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.145     3.676    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X112Y119       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.767 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.059     3.826    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X112Y119       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.974 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8/O
                         net (fo=1, routed)           0.300     4.274    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8_n_0
    SLICE_X113Y113       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     4.325 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.288     4.613    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.735 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     4.807    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.282ns (27.035%)  route 3.460ns (72.965%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.593     3.424    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[14]
    SLICE_X112Y122       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.524 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50/O
                         net (fo=1, routed)           0.048     3.572    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50_n_0
    SLICE_X112Y122       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.625 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26/O
                         net (fo=1, routed)           0.317     3.942    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26_n_0
    SLICE_X114Y120       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     4.041 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10/O
                         net (fo=1, routed)           0.092     4.133    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10_n_0
    SLICE_X115Y120       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.233 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.338     4.571    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.670 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     4.742    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.374ns (29.346%)  route 3.308ns (70.654%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.503     3.423    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[13]
    SLICE_X113Y120       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     3.546 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49/O
                         net (fo=1, routed)           0.085     3.631    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49_n_0
    SLICE_X114Y120       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     3.681 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29/O
                         net (fo=1, routed)           0.041     3.722    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29_n_0
    SLICE_X114Y120       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.758 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11/O
                         net (fo=1, routed)           0.202     3.960    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11_n_0
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.083 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.405     4.488    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.610 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     4.682    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.166ns (25.293%)  route 3.444ns (74.707%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.531     3.325    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[9]
    SLICE_X112Y120       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     3.413 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24/O
                         net (fo=1, routed)           0.182     3.595    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24_n_0
    SLICE_X112Y118       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     3.720 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.301     4.021    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X116Y118       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     4.056 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.379     4.435    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.559 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     4.610    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.117ns (26.691%)  route 3.068ns (73.309%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           2.441     3.282    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[8]
    SLICE_X113Y121       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     3.407 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.101     3.508    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X115Y121       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     3.608 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.460     4.068    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.119 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     4.185    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.126ns  (logic 1.149ns (27.848%)  route 2.977ns (72.152%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           2.440     3.297    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[11]
    SLICE_X113Y121       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     3.349 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.099     3.448    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X115Y121       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.538 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.084     3.622    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X115Y121       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     3.673 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.303     3.976    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.075 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     4.126    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 1.181ns (29.703%)  route 2.795ns (70.297%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.357     3.136    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[10]
    SLICE_X112Y120       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.234 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27/O
                         net (fo=1, routed)           0.051     3.285    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27_n_0
    SLICE_X112Y120       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.410 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.044     3.454    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X112Y120       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.545 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.277     3.822    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.910 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     3.976    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.543ns (27.789%)  route 1.411ns (72.211%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.195     1.577    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[10]
    SLICE_X112Y120       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.040     1.617 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27/O
                         net (fo=1, routed)           0.028     1.645    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_27_n_0
    SLICE_X112Y120       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.696 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.025     1.721    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X112Y120       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.035     1.756 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.139     1.895    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.930 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     1.954    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.537ns (26.336%)  route 1.502ns (73.664%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.235     1.652    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[11]
    SLICE_X113Y121       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     1.674 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.052     1.726    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X115Y121       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.761 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.042     1.803    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X115Y121       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     1.825 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.156     1.981    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     2.022 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     2.039    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.052ns  (logic 0.515ns (25.097%)  route 1.537ns (74.903%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.244     1.647    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[8]
    SLICE_X113Y121       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     1.697 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.053     1.750    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X115Y121       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     1.790 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.216     2.006    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.028 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     2.052    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.549ns (24.542%)  route 1.688ns (75.458%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.259     1.658    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[9]
    SLICE_X112Y120       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     1.693 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24/O
                         net (fo=1, routed)           0.090     1.783    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_24_n_0
    SLICE_X112Y118       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.051     1.834 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.129     1.963    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X116Y118       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.014     1.977 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.193     2.170    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     2.220 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     2.237    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.615ns (26.832%)  route 1.677ns (73.168%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.277     1.706    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[13]
    SLICE_X113Y120       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.050     1.756 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49/O
                         net (fo=1, routed)           0.044     1.800    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49_n_0
    SLICE_X114Y120       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     1.822 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29/O
                         net (fo=1, routed)           0.022     1.844    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29_n_0
    SLICE_X114Y120       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.858 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11/O
                         net (fo=1, routed)           0.103     1.961    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11_n_0
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.050     2.011 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.205     2.216    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.266 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     2.292    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.328ns  (logic 0.602ns (25.859%)  route 1.726ns (74.141%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.288     1.705    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[14]
    SLICE_X112Y122       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.745 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50/O
                         net (fo=1, routed)           0.027     1.772    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50_n_0
    SLICE_X112Y122       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.795 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26/O
                         net (fo=1, routed)           0.164     1.959    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_26_n_0
    SLICE_X114Y120       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     2.000 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10/O
                         net (fo=1, routed)           0.050     2.050    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10_n_0
    SLICE_X115Y120       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     2.090 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.171     2.261    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     2.302 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     2.328    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.650ns (27.449%)  route 1.718ns (72.551%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.233     1.644    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[15]
    SLICE_X111Y122       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.667 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121/O
                         net (fo=1, routed)           0.049     1.716    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_121_n_0
    SLICE_X111Y122       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     1.766 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.077     1.843    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X112Y119       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.035     1.878 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.033     1.911    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X112Y119       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.059     1.970 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8/O
                         net (fo=1, routed)           0.155     2.125    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_8_n_0
    SLICE_X113Y113       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     2.147 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.145     2.292    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.342 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     2.368    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.587ns (24.571%)  route 1.802ns (75.429%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.307     1.725    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[12]
    SLICE_X113Y120       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.051     1.776 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43/O
                         net (fo=1, routed)           0.139     1.915    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_43_n_0
    SLICE_X114Y119       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     1.937 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29/O
                         net (fo=1, routed)           0.044     1.981    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_29_n_0
    SLICE_X114Y119       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     2.022 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14/O
                         net (fo=1, routed)           0.101     2.123    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14_n_0
    SLICE_X116Y118       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.163 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.190     2.353    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.368 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     2.389    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC3_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.326ns (25.286%)  route 3.918ns (74.714%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.968     3.784    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[14]
    SLICE_X118Y118       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     3.907 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61/O
                         net (fo=1, routed)           0.044     3.951    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61_n_0
    SLICE_X118Y118       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.004 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.325     4.329    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X115Y119       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.419 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.221     4.640    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X113Y113       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.762 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.288     5.050    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.172 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     5.244    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.417ns (27.467%)  route 3.742ns (72.533%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.762     3.682    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[12]
    SLICE_X118Y118       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.805 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41/O
                         net (fo=1, routed)           0.364     4.169    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41_n_0
    SLICE_X115Y116       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.269 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23/O
                         net (fo=1, routed)           0.047     4.316    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23_n_0
    SLICE_X115Y116       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.417 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10/O
                         net (fo=1, routed)           0.092     4.509    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10_n_0
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     4.560 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.405     4.965    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.087 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     5.159    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.268ns (24.746%)  route 3.856ns (75.254%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.816     3.647    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[13]
    SLICE_X117Y117       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.796 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66/O
                         net (fo=1, routed)           0.044     3.840    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66_n_0
    SLICE_X117Y117       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.891 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46/O
                         net (fo=1, routed)           0.145     4.036    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46_n_0
    SLICE_X118Y117       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.087 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23/O
                         net (fo=1, routed)           0.217     4.304    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23_n_0
    SLICE_X117Y119       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.339 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8/O
                         net (fo=1, routed)           0.224     4.563    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8_n_0
    SLICE_X115Y120       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.615 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.338     4.953    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.052 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     5.124    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 1.092ns (22.665%)  route 3.726ns (77.335%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           3.186     4.043    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[10]
    SLICE_X116Y120       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.142 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.186     4.328    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X115Y121       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     4.365 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.303     4.668    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.767 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.051     4.818    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 1.127ns (23.662%)  route 3.636ns (76.338%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.272ns (routing 0.696ns, distribution 1.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.663     3.442    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[9]
    SLICE_X118Y119       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.542 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26/O
                         net (fo=1, routed)           0.344     3.886    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26_n_0
    SLICE_X116Y119       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     3.922 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.286     4.208    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X112Y120       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.332 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.277     4.609    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     4.697 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.066     4.763    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.272     2.454    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.203ns (25.579%)  route 3.500ns (74.421%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.991     3.844    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[11]
    SLICE_X116Y118       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.967 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31/O
                         net (fo=1, routed)           0.043     4.010    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31_n_0
    SLICE_X116Y118       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.109 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15/O
                         net (fo=1, routed)           0.037     4.146    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15_n_0
    SLICE_X116Y118       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.235 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.371     4.606    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     4.645 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.058     4.703    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.638ns  (logic 1.042ns (22.467%)  route 3.596ns (77.533%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.771     3.565    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[8]
    SLICE_X118Y120       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     3.602 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23/O
                         net (fo=1, routed)           0.308     3.910    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23_n_0
    SLICE_X116Y119       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     3.946 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11/O
                         net (fo=1, routed)           0.087     4.033    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11_n_0
    SLICE_X116Y118       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.084 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.379     4.463    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.587 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.051     4.638    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.112ns (24.591%)  route 3.410ns (75.409%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           2.795     3.636    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[7]
    SLICE_X116Y121       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.733 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.089     3.822    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X115Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.945 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.460     4.405    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.456 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     4.522    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.515ns (23.198%)  route 1.705ns (76.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.418     1.821    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[7]
    SLICE_X116Y121       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.861 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.047     1.908    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X115Y121       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.050     1.958 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.216     2.174    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.196 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.024     2.220    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.500ns (21.570%)  route 1.818ns (78.430%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.408     1.807    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[8]
    SLICE_X118Y120       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.821 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23/O
                         net (fo=1, routed)           0.154     1.975    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23_n_0
    SLICE_X116Y119       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.990 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11/O
                         net (fo=1, routed)           0.046     2.036    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11_n_0
    SLICE_X116Y118       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     2.058 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.193     2.251    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X114Y107       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     2.301 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.017     2.318    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.323ns  (logic 0.559ns (24.064%)  route 1.764ns (75.936%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.465ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.508     1.926    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[11]
    SLICE_X116Y118       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     1.976 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31/O
                         net (fo=1, routed)           0.024     2.000    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31_n_0
    SLICE_X116Y118       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     2.041 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15/O
                         net (fo=1, routed)           0.021     2.062    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15_n_0
    SLICE_X116Y118       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     2.097 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.190     2.287    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.302 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.021     2.323    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.567     1.714    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.330ns  (logic 0.521ns (22.361%)  route 1.809ns (77.640%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.465ns, distribution 1.100ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.354     1.736    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[9]
    SLICE_X118Y119       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.776 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26/O
                         net (fo=1, routed)           0.175     1.951    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26_n_0
    SLICE_X116Y119       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.966 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.117     2.083    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X112Y120       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.049     2.132 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.139     2.271    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X112Y110       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     2.306 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.024     2.330    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.565     1.712    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.406ns  (logic 0.513ns (21.322%)  route 1.893ns (78.678%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.628     2.045    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[10]
    SLICE_X116Y120       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     2.086 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.092     2.178    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X115Y121       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     2.192 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.156     2.348    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X114Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     2.389 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.017     2.406    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.520ns  (logic 0.632ns (25.079%)  route 1.888ns (74.921%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 0.465ns, distribution 1.099ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.403     1.832    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[12]
    SLICE_X118Y118       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.050     1.882 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41/O
                         net (fo=1, routed)           0.179     2.061    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_41_n_0
    SLICE_X115Y116       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     2.101 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23/O
                         net (fo=1, routed)           0.026     2.127    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23_n_0
    SLICE_X115Y116       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     2.168 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10/O
                         net (fo=1, routed)           0.049     2.217    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10_n_0
    SLICE_X115Y118       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     2.239 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.205     2.444    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.494 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.026     2.520    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.564     1.711    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.550ns  (logic 0.599ns (23.490%)  route 1.951ns (76.510%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.430     1.847    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[13]
    SLICE_X117Y117       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060     1.907 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66/O
                         net (fo=1, routed)           0.024     1.931    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_66_n_0
    SLICE_X117Y117       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.954 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46/O
                         net (fo=1, routed)           0.074     2.028    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_46_n_0
    SLICE_X118Y117       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.050 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23/O
                         net (fo=1, routed)           0.110     2.160    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_23_n_0
    SLICE_X117Y119       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     2.174 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8/O
                         net (fo=1, routed)           0.116     2.290    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_8_n_0
    SLICE_X115Y120       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     2.312 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.171     2.483    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     2.524 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.026     2.550    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.619ns (23.808%)  route 1.981ns (76.192%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.508     1.919    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[14]
    SLICE_X118Y118       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     1.969 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61/O
                         net (fo=1, routed)           0.024     1.993    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_61_n_0
    SLICE_X118Y118       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     2.016 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.163     2.179    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X115Y119       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     2.214 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.115     2.329    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X113Y113       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.379 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.145     2.524    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.574 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     2.600    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_pl_0

Max Delay            51 Endpoints
Min Delay           291 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.877ns  (logic 0.691ns (24.016%)  route 2.186ns (75.984%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.259ns (routing 1.963ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.270ns (routing 0.696ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.259     6.046    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/clk
    SLICE_X107Y121       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     6.123 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff_reg[13]/Q
                         net (fo=5, routed)           0.458     6.581    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_1[13]
    SLICE_X108Y119       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.670 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_76/O
                         net (fo=1, routed)           0.088     6.758    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_76_n_0
    SLICE_X108Y118       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     6.809 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_66/O
                         net (fo=1, routed)           0.411     7.220    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_66_n_0
    SLICE_X106Y121       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     7.366 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56/O
                         net (fo=1, routed)           0.656     8.022    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_56_n_0
    SLICE_X109Y107       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.073 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38/O
                         net (fo=1, routed)           0.315     8.388    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_38_n_0
    SLICE_X112Y107       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     8.476 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.092     8.568    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X112Y107       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     8.658 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.094     8.752    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     8.851 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.072     8.923    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_99
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.270     2.452    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y107       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.003ns  (logic 0.176ns (5.860%)  route 2.827ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.058ns (routing 1.963ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.696ns, distribution 1.353ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.058     5.845    design_1_i/rst_clk_wiz_0_147M/U0/slowest_sync_clk
    SLICE_X82Y93         FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.922 f  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=13, routed)          2.529     8.451    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X32Y2          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.550 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.298     8.848    design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.049     2.231    design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X29Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.946ns  (logic 0.176ns (5.974%)  route 2.770ns (94.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.058ns (routing 1.963ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.696ns, distribution 1.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.058     5.845    design_1_i/rst_clk_wiz_0_147M/U0/slowest_sync_clk
    SLICE_X82Y93         FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.922 f  design_1_i/rst_clk_wiz_0_147M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=13, routed)          2.529     8.451    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X32Y2          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.550 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.241     8.791    design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X31Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.052     2.234    design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X31Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.646ns  (logic 0.716ns (27.060%)  route 1.930ns (72.940%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -3.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.264ns (routing 1.963ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.696ns, distribution 1.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.264     6.051    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X108Y123       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     6.132 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[3]/Q
                         net (fo=6, routed)           0.370     6.502    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_2[3]
    SLICE_X107Y122       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.624 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_136/O
                         net (fo=1, routed)           0.095     6.719    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_136_n_0
    SLICE_X107Y124       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.817 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_120/O
                         net (fo=1, routed)           0.042     6.859    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_120_n_0
    SLICE_X107Y124       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     6.950 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_83/O
                         net (fo=1, routed)           0.340     7.290    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_83_n_0
    SLICE_X105Y117       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     7.340 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_50/O
                         net (fo=1, routed)           0.699     8.039    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_50_n_0
    SLICE_X111Y105       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     8.162 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_20/O
                         net (fo=1, routed)           0.215     8.377    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_20_n_0
    SLICE_X115Y106       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.052     8.429 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6/O
                         net (fo=1, routed)           0.097     8.526    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6_n_0
    SLICE_X115Y108       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     8.625 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.072     8.697    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X115Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.288     2.470    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 0.729ns (27.677%)  route 1.905ns (72.323%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.273ns (routing 1.963ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.289ns (routing 0.696ns, distribution 1.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.273     6.060    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/clk
    SLICE_X109Y123       FDPE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y123       FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.138 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[2]/Q
                         net (fo=1, routed)           0.195     6.333    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_46_0[2]
    SLICE_X108Y124       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     6.431 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_53/O
                         net (fo=1, routed)           0.105     6.536    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_53_n_0
    SLICE_X108Y124       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.682 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_45/O
                         net (fo=1, routed)           0.595     7.277    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_45_n_0
    SLICE_X104Y119       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     7.376 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_30/O
                         net (fo=1, routed)           0.627     8.003    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_30_n_0
    SLICE_X111Y106       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     8.126 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_17/O
                         net (fo=1, routed)           0.044     8.170    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_17_n_0
    SLICE_X111Y106       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     8.267 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_6/O
                         net (fo=1, routed)           0.267     8.534    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_6_n_0
    SLICE_X113Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     8.622 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_1/O
                         net (fo=1, routed)           0.072     8.694    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_94
    SLICE_X113Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.289     2.471    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
                            (rising edge-triggered cell RFADC clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.529ns  (logic 0.796ns (31.475%)  route 1.733ns (68.525%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.314ns (routing 1.963ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.314     6.101    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y2           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_FABRIC_CLK_STATUS_COMMON[5])
                                                      0.338     6.439 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[5]
                         net (fo=1, routed)           0.663     7.102    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_1[5]
    SLICE_X112Y123       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     7.154 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_63/O
                         net (fo=1, routed)           0.091     7.245    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_63_n_0
    SLICE_X112Y123       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     7.343 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_47/O
                         net (fo=1, routed)           0.270     7.613    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_47_n_0
    SLICE_X109Y122       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     7.701 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_32/O
                         net (fo=1, routed)           0.404     8.105    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_32_n_0
    SLICE_X111Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.140 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_18/O
                         net (fo=1, routed)           0.155     8.295    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_18_n_0
    SLICE_X112Y107       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     8.443 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_6/O
                         net (fo=1, routed)           0.091     8.534    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.571 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.059     8.630    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_107
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.545ns  (logic 0.672ns (26.409%)  route 1.873ns (73.591%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -3.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.187ns (routing 1.963ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.187     5.974    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/clk
    SLICE_X106Y117       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     6.054 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[0]/Q
                         net (fo=9, routed)           0.422     6.476    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_100_0[0]
    SLICE_X105Y117       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.566 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_127/O
                         net (fo=1, routed)           0.218     6.784    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_127_n_0
    SLICE_X104Y117       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     6.872 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_110/O
                         net (fo=1, routed)           0.480     7.352    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_110_n_0
    SLICE_X109Y120       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     7.442 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_84/O
                         net (fo=1, routed)           0.300     7.742    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_84_n_0
    SLICE_X110Y104       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     7.833 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_44/O
                         net (fo=1, routed)           0.103     7.936    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_44_n_0
    SLICE_X112Y104       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     7.987 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18/O
                         net (fo=1, routed)           0.092     8.079    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18_n_0
    SLICE_X112Y105       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     8.116 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6/O
                         net (fo=1, routed)           0.186     8.302    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     8.447 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.072     8.519    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X115Y104       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.505ns  (logic 0.690ns (27.545%)  route 1.815ns (72.455%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.208ns (routing 1.963ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.208     5.995    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/clk
    SLICE_X116Y92        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y92        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     6.075 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_ff_reg[8]/Q
                         net (fo=6, routed)           0.479     6.554    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_122_0[8]
    SLICE_X115Y92        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.642 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_58/O
                         net (fo=1, routed)           0.090     6.732    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_58_n_0
    SLICE_X115Y93        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.855 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_48/O
                         net (fo=1, routed)           0.222     7.077    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_48_n_0
    SLICE_X115Y89        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.128 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39/O
                         net (fo=1, routed)           0.413     7.541    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_39_n_0
    SLICE_X116Y101       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     7.664 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30/O
                         net (fo=1, routed)           0.087     7.751    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30_n_0
    SLICE_X116Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     7.840 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15/O
                         net (fo=1, routed)           0.219     8.059    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15_n_0
    SLICE_X114Y106       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     8.158 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.239     8.397    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     8.434 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.066     8.500    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_ff_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.476ns  (logic 0.876ns (35.375%)  route 1.600ns (64.625%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.231ns (routing 1.963ns, distribution 1.268ns)
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.231     6.018    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/clk
    SLICE_X115Y91        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y91        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.096 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_ff_reg[14]/Q
                         net (fo=4, routed)           0.239     6.335    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_45_in[14]
    SLICE_X114Y91        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.484 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_84/O
                         net (fo=1, routed)           0.205     6.689    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_84_n_0
    SLICE_X114Y94        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.835 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_70/O
                         net (fo=1, routed)           0.250     7.085    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_70_n_0
    SLICE_X112Y91        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     7.230 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58/O
                         net (fo=1, routed)           0.195     7.425    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58_n_0
    SLICE_X115Y89        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.477 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40/O
                         net (fo=1, routed)           0.355     7.832    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_40_n_0
    SLICE_X116Y103       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     7.980 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.039     8.019    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X116Y103       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.055 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.245     8.300    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X115Y109       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     8.422 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.072     8.494    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_98
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.639ns (25.902%)  route 1.828ns (74.098%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      3.199ns (routing 1.963ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.696ns, distribution 1.589ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.641     2.641    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.514 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.787 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       3.199     5.986    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/clk
    SLICE_X107Y119       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     6.066 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff_reg[15]/Q
                         net (fo=3, routed)           0.450     6.516    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_100_0[15]
    SLICE_X110Y119       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     6.641 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_150/O
                         net (fo=1, routed)           0.155     6.796    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_150_n_0
    SLICE_X109Y119       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     6.921 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_100/O
                         net (fo=1, routed)           0.140     7.061    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_100_n_0
    SLICE_X108Y121       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     7.096 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_51/O
                         net (fo=1, routed)           0.444     7.540    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_51_n_0
    SLICE_X106Y121       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.663 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17/O
                         net (fo=1, routed)           0.473     8.136    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_n_0
    SLICE_X113Y105       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     8.188 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.094     8.282    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X113Y105       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     8.381 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     8.453    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_97
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.285     2.467    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.738ns (routing 1.074ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.465ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.738     3.575    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.614 r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.074     3.688    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/prmry_in
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.403     1.550    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/s_axi_lite_aclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        -2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.748ns (routing 1.074ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.465ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.748     3.585    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X35Y58         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.623 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.066     3.689    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X35Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.406     1.553    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.756ns (routing 1.074ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.465ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.756     3.593    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.632 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.061     3.693    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X26Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.426     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X26Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.743ns (routing 1.074ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.465ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.743     3.580    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X33Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.619 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.080     3.699    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X33Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.411     1.558    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X33Y13         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.447%)  route 0.089ns (69.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.743ns (routing 1.074ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.465ns, distribution 1.065ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.743     3.580    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X102Y109       FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.619 r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[12]/Q
                         net (fo=5, routed)           0.089     3.708    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[12]
    SLICE_X103Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.530     1.677    design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y110       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        -2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.754ns (routing 1.074ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.465ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.754     3.591    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X28Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.630 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.078     3.708    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.423     1.570    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_done_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.771ns (routing 1.074ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.465ns, distribution 1.105ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.771     3.608    design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X116Y87        FDCE                                         r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_done_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y87        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.647 r  design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_done_ff_reg/Q
                         net (fo=4, routed)           0.065     3.711    design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i/src_in
    SLICE_X114Y87        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.570     1.717    design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i/dest_clk
    SLICE_X114Y87        FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.754ns (routing 1.074ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.465ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.754     3.591    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X26Y17         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.630 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.082     3.712    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X26Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.419     1.566    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X26Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.757ns (routing 1.074ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.465ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.757     3.594    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X25Y14         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.633 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.079     3.712    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X25Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.421     1.568    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        -2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.609ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Source):      1.754ns (routing 1.074ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.465ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.444     1.444    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.674 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.820    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.837 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.754     3.591    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.630 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.084     3.714    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X31Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.422     1.569    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.081ns (2.068%)  route 3.836ns (97.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.696ns, distribution 1.416ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.836     6.522    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X16Y187        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.112     2.294    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y187        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.081ns (2.068%)  route 3.836ns (97.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.696ns, distribution 1.416ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.836     6.522    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X16Y187        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.112     2.294    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y187        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 0.452ns (11.659%)  route 3.425ns (88.341%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.696ns, distribution 1.337ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.099     3.323    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.358 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.562     4.920    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y80         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.019 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[18]_INST_0/O
                         net (fo=1, routed)           0.321     5.340    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[50]
    SLICE_X24Y75         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[18]_INST_0/O
                         net (fo=53, routed)          1.042     6.482    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[18]
    SLICE_X29Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.033     2.215    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 0.391ns (10.342%)  route 3.390ns (89.658%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.696ns, distribution 1.333ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.087     3.311    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.346 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.503     4.849    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y78         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.899 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[13]_INST_0/O
                         net (fo=1, routed)           0.264     5.163    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[45]
    SLICE_X24Y75         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     5.251 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[13]_INST_0/O
                         net (fo=73, routed)          1.134     6.386    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[13]
    SLICE_X30Y74         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.029     2.211    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X30Y74         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.769ns  (logic 0.462ns (12.259%)  route 3.307ns (87.741%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.696ns, distribution 1.334ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.099     3.323    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.358 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.559     4.917    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y79         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     4.968 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=1, routed)           0.223     5.191    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[56]
    SLICE_X24Y75         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.349 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[24]_INST_0/O
                         net (fo=33, routed)          1.025     6.374    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[24]
    SLICE_X30Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.030     2.212    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X30Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.388ns (10.473%)  route 3.317ns (89.527%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.696ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y184        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.684 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.214     2.898    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y183        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.986 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.187     3.173    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X14Y184        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.224 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.087     3.311    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X14Y183        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.346 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.598     4.944    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y78         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     4.980 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[12]_INST_0/O
                         net (fo=1, routed)           0.315     5.295    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[44]
    SLICE_X24Y75         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.394 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[12]_INST_0/O
                         net (fo=57, routed)          0.916     6.310    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[12]
    SLICE_X31Y74         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.026     2.208    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.081ns (2.198%)  route 3.604ns (97.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.696ns, distribution 1.425ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.604     6.290    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y188        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.121     2.303    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y188        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.081ns (2.198%)  route 3.604ns (97.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.379ns (routing 0.770ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.696ns, distribution 1.425ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.379     2.605    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.686 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3242, routed)        3.604     6.290    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y188        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.121     2.303    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y188        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.769ns  (logic 0.627ns (16.636%)  route 3.142ns (83.364%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 0.770ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.696ns, distribution 1.334ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y112        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.586 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.198     2.784    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X30Y112        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.884 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.109     2.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X30Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.084 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.208     3.292    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X30Y110        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.343 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.243     4.586    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     4.733 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=1, routed)           0.637     5.370    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[8]
    SLICE_X23Y78         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     5.529 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[8]_INST_0/O
                         net (fo=73, routed)          0.746     6.275    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[8]
    SLICE_X30Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.030     2.212    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X30Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.754ns  (logic 0.499ns (13.292%)  route 3.255ns (86.708%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 0.770ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.696ns, distribution 1.338ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y112        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.586 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.198     2.784    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X30Y112        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     2.884 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.109     2.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X30Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.084 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.208     3.292    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X30Y110        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.343 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          1.399     4.741    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X24Y41         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.831 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[0]_INST_0/O
                         net (fo=1, routed)           0.521     5.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[0]
    SLICE_X23Y75         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.440 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[0]_INST_0/O
                         net (fo=192, routed)         0.820     6.260    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[0]
    SLICE_X30Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.034     2.216    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X30Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.416ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.465ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.251     1.371    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.410 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.056     1.466    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X32Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.400     1.547    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/s_axi_lite_aclk
    SLICE_X32Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.416ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.465ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.234     1.354    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y79         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.394 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/Q
                         net (fo=1, routed)           0.078     1.472    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[17]
    SLICE_X33Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.386     1.533    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.416ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.465ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.241     1.361    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.401 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/Q
                         net (fo=1, routed)           0.078     1.479    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[29]
    SLICE_X29Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.396     1.543    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.242ns (routing 0.416ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.465ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.242     1.362    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.402 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/Q
                         net (fo=1, routed)           0.078     1.480    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[6]
    SLICE_X32Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.393     1.540    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X32Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.242ns (routing 0.416ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.465ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.242     1.362    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.402 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/Q
                         net (fo=1, routed)           0.078     1.480    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[8]
    SLICE_X29Y85         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.389     1.536    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.242ns (routing 0.416ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.465ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.242     1.362    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X29Y77         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.402 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/Q
                         net (fo=1, routed)           0.078     1.480    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[9]
    SLICE_X29Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.394     1.541    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X29Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.416ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.465ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.243     1.363    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y77         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.403 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/Q
                         net (fo=1, routed)           0.078     1.481    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[23]
    SLICE_X32Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.395     1.542    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X32Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.416ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.465ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.244     1.364    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y75         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.404 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.078     1.482    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[5]
    SLICE_X32Y76         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.396     1.543    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X32Y76         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.247ns (routing 0.416ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.465ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.247     1.367    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X29Y75         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.407 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.077     1.484    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X29Y76         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.399     1.546    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X29Y76         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.416ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.465ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.246     1.366    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.406 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.078     1.484    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[16]
    SLICE_X32Y86         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.390     1.537    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X32Y86         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.882ns  (logic 0.028ns (0.972%)  route 2.854ns (99.028%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.656     7.882    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.862ns  (logic 0.028ns (0.978%)  route 2.834ns (99.022%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.636     7.862    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 0.028ns (0.985%)  route 2.814ns (99.015%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.616     7.842    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.837ns  (logic 0.028ns (0.987%)  route 2.809ns (99.013%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.611     7.837    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.823ns  (logic 0.028ns (0.992%)  route 2.795ns (99.008%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.597     7.823    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.816ns  (logic 0.028ns (0.994%)  route 2.788ns (99.006%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.590     7.816    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.814ns  (logic 0.028ns (0.995%)  route 2.786ns (99.005%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.588     7.814    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.778ns  (logic 0.028ns (1.008%)  route 2.750ns (98.992%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        2.552     7.778    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y3           RFADC                                        f  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_2/inst/mspi/chip_clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lmx_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.042ns  (logic 0.991ns (24.513%)  route 3.051ns (75.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 0.770ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.234     2.460    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X37Y96         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.538 r  design_1_i/spi_control_w_2/inst/mspi/chip_clk_out_reg/Q
                         net (fo=2, routed)           3.051     5.589    lmx_sck_OBUF
    AW13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.913     6.502 r  lmx_sck_OBUF_inst/O
                         net (fo=0)                   0.000     6.502    lmx_sck
    AW13                                                              r  lmx_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_2/inst/mspi/chip_sel_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lmx_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.916ns  (logic 0.984ns (25.126%)  route 2.932ns (74.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.770ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.263     2.489    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X36Y97         FDSE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.570 r  design_1_i/spi_control_w_2/inst/mspi/chip_sel_out_reg/Q
                         net (fo=1, routed)           2.932     5.502    lmx_cs_OBUF
    AU13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.903     6.405 r  lmx_cs_OBUF_inst/O
                         net (fo=0)                   0.000     6.405    lmx_cs
    AU13                                                              r  lmx_cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.501ns  (logic 0.017ns (1.133%)  route 1.484ns (98.867%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.381     1.501    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y3           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 0.017ns (1.120%)  route 1.501ns (98.880%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.398     1.518    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.017ns (1.116%)  route 1.506ns (98.884%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.403     1.523    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.017ns (1.115%)  route 1.508ns (98.885%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.405     1.525    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.537ns  (logic 0.017ns (1.106%)  route 1.520ns (98.894%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.417     1.537    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.017ns (1.104%)  route 1.523ns (98.896%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.420     1.540    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.549ns  (logic 0.017ns (1.097%)  route 1.532ns (98.903%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.429     1.549    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.564ns  (logic 0.017ns (1.087%)  route 1.547ns (98.913%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9989, routed)        1.444     1.564    design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_0/inst/mspi/chip_sel_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adl1_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.591ns  (logic 0.417ns (26.194%)  route 1.174ns (73.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.416ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.231     1.351    design_1_i/spi_control_w_0/inst/mspi/clk_in
    SLICE_X34Y91         FDSE                                         r  design_1_i/spi_control_w_0/inst/mspi/chip_sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.390 r  design_1_i/spi_control_w_0/inst/mspi/chip_sel_out_reg/Q
                         net (fo=1, routed)           1.174     2.564    adl1_cs_OBUF
    AJ16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.941 r  adl1_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.941    adl1_cs
    AJ16                                                              r  adl1_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_control_w_0/inst/mspi/chip_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adl1_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 0.428ns (26.526%)  route 1.186ns (73.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.232ns (routing 0.416ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.232     1.352    design_1_i/spi_control_w_0/inst/mspi/clk_in
    SLICE_X34Y92         FDRE                                         r  design_1_i/spi_control_w_0/inst/mspi/chip_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.391 r  design_1_i/spi_control_w_0/inst/mspi/chip_data_out_reg/Q
                         net (fo=1, routed)           1.186     2.577    adl1_sdo_OBUF
    AG17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     2.966 r  adl1_sdo_OBUF_inst/O
                         net (fo=0)                   0.000     2.966    adl1_sdo
    AG17                                                              r  adl1_sdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 0.123ns (4.081%)  route 2.891ns (95.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Destination): 2.756ns (routing 1.778ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           2.832     2.832    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/dcm_locked
    SLICE_X82Y109        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.955 r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.059     3.014    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0__0
    SLICE_X82Y109        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           2.370     2.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.000 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.216    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.240 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       2.756     5.996    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y109        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.050ns (3.262%)  route 1.483ns (96.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.354ns
  Clock Net Delay (Destination): 1.911ns (routing 1.208ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           1.462     1.462    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/dcm_locked
    SLICE_X82Y109        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     1.512 r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.021     1.533    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int0__0
    SLICE_X82Y109        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y4         BUFG_GT                      0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.624     1.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.329 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.495    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y179        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.514 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=12245, routed)       1.911     3.425    design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y109        FDRE                                         r  design_1_i/rst_clk_wiz_0_147M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[17]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 0.312ns (7.307%)  route 3.958ns (92.693%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.281ns (routing 0.696ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[17]
                         net (fo=1, routed)           3.083     3.083    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[16]
    SLICE_X118Y116       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.120 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_14/O
                         net (fo=1, routed)           0.349     3.469    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_14_n_0
    SLICE_X115Y116       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.567 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_7/O
                         net (fo=1, routed)           0.180     3.747    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_7_n_0
    SLICE_X113Y116       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.835 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_3/O
                         net (fo=1, routed)           0.297     4.132    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_3_n_0
    SLICE_X111Y112       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.221 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.049     4.270    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_95
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.281     2.463    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 0.417ns (9.803%)  route 3.837ns (90.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 0.696ns, distribution 1.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           2.909     2.909    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[1]
    SLICE_X113Y121       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.054 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_11/O
                         net (fo=1, routed)           0.341     3.395    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_11_n_0
    SLICE_X117Y119       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.518 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3/O
                         net (fo=1, routed)           0.539     4.057    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3_n_0
    SLICE_X114Y106       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.206 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.048     4.254    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.284     2.466    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[3]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 0.326ns (7.687%)  route 3.915ns (92.313%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.288ns (routing 0.696ns, distribution 1.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[3]
                         net (fo=1, routed)           2.884     2.884    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[3]
    SLICE_X115Y121       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.984 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_30/O
                         net (fo=1, routed)           0.272     3.256    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_30_n_0
    SLICE_X110Y121       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     3.307 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_12/O
                         net (fo=1, routed)           0.348     3.655    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_12_n_0
    SLICE_X117Y119       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     3.779 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_4/O
                         net (fo=1, routed)           0.339     4.118    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_4_n_0
    SLICE_X115Y108       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.169 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.072     4.241    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X115Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.288     2.470    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[5]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.347ns (8.482%)  route 3.744ns (91.518%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 0.696ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[5]
                         net (fo=1, routed)           2.779     2.779    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[4]
    SLICE_X117Y120       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.815 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_23/O
                         net (fo=1, routed)           0.312     3.127    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_23_n_0
    SLICE_X115Y118       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     3.251 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_11/O
                         net (fo=1, routed)           0.163     3.414    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_11_n_0
    SLICE_X113Y118       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.451 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3/O
                         net (fo=1, routed)           0.431     3.882    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3_n_0
    SLICE_X112Y109       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     4.032 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.059     4.091    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_107
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.276     2.458    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[23]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 0.250ns (6.129%)  route 3.829ns (93.871%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.281ns (routing 0.696ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[23]
                         net (fo=1, routed)           3.157     3.157    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[22]
    SLICE_X116Y120       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.280 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_15/O
                         net (fo=1, routed)           0.304     3.584    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_15_n_0
    SLICE_X113Y116       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     3.621 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5/O
                         net (fo=1, routed)           0.319     3.940    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_n_0
    SLICE_X111Y112       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.030 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.049     4.079    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_89
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.281     2.463    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[22]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.538ns (13.263%)  route 3.518ns (86.737%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.280ns (routing 0.696ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[22]
                         net (fo=2, routed)           2.609     2.609    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[22]
    SLICE_X111Y119       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.758 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_64/O
                         net (fo=1, routed)           0.044     2.802    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_64_n_0
    SLICE_X111Y119       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.853 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_26/O
                         net (fo=1, routed)           0.390     3.243    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_26_n_0
    SLICE_X114Y120       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.392 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_10/O
                         net (fo=1, routed)           0.093     3.485    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_10_n_0
    SLICE_X115Y120       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.575 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_3/O
                         net (fo=1, routed)           0.310     3.885    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_3_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.984 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.072     4.056    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X115Y104       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.280     2.462    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 lmx_sdi
                            (input port)
  Destination:            design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 0.680ns (16.917%)  route 3.338ns (83.083%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.022ns (routing 0.696ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  lmx_sdi (IN)
                         net (fo=0)                   0.000     0.000    lmx_sdi_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.528     0.528 r  lmx_sdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    lmx_sdi_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.528 r  lmx_sdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          3.280     3.808    design_1_i/spi_control_w_2/inst/mspi/chip_data_in
    SLICE_X31Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.960 r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[10]_i_1/O
                         net (fo=1, routed)           0.058     4.018    design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[10]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.022     2.204    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X31Y98         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[10]/C

Slack:                    inf
  Source:                 lmx_sdi
                            (input port)
  Destination:            design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.010ns  (logic 0.678ns (16.901%)  route 3.332ns (83.099%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.022ns (routing 0.696ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  lmx_sdi (IN)
                         net (fo=0)                   0.000     0.000    lmx_sdi_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.528     0.528 r  lmx_sdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    lmx_sdi_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.528 r  lmx_sdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          3.273     3.801    design_1_i/spi_control_w_2/inst/mspi/chip_data_in
    SLICE_X31Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.951 r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[9]_i_1/O
                         net (fo=1, routed)           0.059     4.010    design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[9]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.022     2.204    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X31Y98         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[9]/C

Slack:                    inf
  Source:                 lmx_sdi
                            (input port)
  Destination:            design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.650ns (16.337%)  route 3.327ns (83.663%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.021ns (routing 0.696ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  lmx_sdi (IN)
                         net (fo=0)                   0.000     0.000    lmx_sdi_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.528     0.528 r  lmx_sdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    lmx_sdi_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.528 r  lmx_sdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          3.255     3.783    design_1_i/spi_control_w_2/inst/mspi/chip_data_in
    SLICE_X31Y97         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.905 r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[12]_i_1/O
                         net (fo=1, routed)           0.072     3.977    design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[12]_i_1_n_0
    SLICE_X31Y97         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.021     2.203    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X31Y97         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[12]/C

Slack:                    inf
  Source:                 lmx_sdi
                            (input port)
  Destination:            design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 0.651ns (16.378%)  route 3.322ns (83.622%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.021ns (routing 0.696ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  lmx_sdi (IN)
                         net (fo=0)                   0.000     0.000    lmx_sdi_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.528     0.528 r  lmx_sdi_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    lmx_sdi_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.528 r  lmx_sdi_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          3.256     3.784    design_1_i/spi_control_w_2/inst/mspi/chip_data_in
    SLICE_X31Y97         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.907 r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[5]_i_1/O
                         net (fo=1, routed)           0.066     3.973    design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer[5]_i_1_n_0
    SLICE_X31Y97         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        2.021     2.203    design_1_i/spi_control_w_2/inst/mspi/clk_in
    SLICE_X31Y97         FDRE                                         r  design_1_i/spi_control_w_2/inst/mspi/chip_data_buffer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[23]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.099ns (16.071%)  route 0.517ns (83.929%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[23]
                         net (fo=1, routed)           0.241     0.241    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[23]
    SLICE_X111Y101       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     0.263 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_51/O
                         net (fo=1, routed)           0.135     0.398    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_51_n_0
    SLICE_X111Y107       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.412 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19/O
                         net (fo=1, routed)           0.025     0.437    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_n_0
    SLICE_X111Y107       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     0.477 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6/O
                         net (fo=1, routed)           0.101     0.578    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_n_0
    SLICE_X111Y112       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.601 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.015     0.616    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_89
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[21]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.134ns (19.822%)  route 0.542ns (80.178%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.558ns (routing 0.465ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[21]
                         net (fo=1, routed)           0.267     0.267    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[21]
    SLICE_X111Y101       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.050     0.317 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_38/O
                         net (fo=1, routed)           0.100     0.417    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_38_n_0
    SLICE_X111Y105       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     0.452 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_16/O
                         net (fo=1, routed)           0.021     0.473    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_16_n_0
    SLICE_X111Y105       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.487 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_5/O
                         net (fo=1, routed)           0.138     0.625    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_5_n_0
    SLICE_X111Y109       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     0.660 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_1/O
                         net (fo=1, routed)           0.016     0.676    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_91
    SLICE_X111Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.558     1.705    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[17]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.153ns (22.142%)  route 0.538ns (77.858%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[17]
                         net (fo=1, routed)           0.336     0.336    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[17]
    SLICE_X111Y101       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.060     0.396 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_18/O
                         net (fo=1, routed)           0.081     0.477    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_18_n_0
    SLICE_X111Y106       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     0.512 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_11/O
                         net (fo=1, routed)           0.022     0.534    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_11_n_0
    SLICE_X111Y106       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     0.570 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_4/O
                         net (fo=1, routed)           0.083     0.653    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_4_n_0
    SLICE_X111Y112       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.675 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.016     0.691    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_95
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[16]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.093ns (12.935%)  route 0.626ns (87.065%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[16]
                         net (fo=1, routed)           0.345     0.345    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[16]
    SLICE_X111Y101       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.360 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_19/O
                         net (fo=1, routed)           0.110     0.470    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_19_n_0
    SLICE_X111Y107       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.484 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_13/O
                         net (fo=1, routed)           0.047     0.531    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_13_n_0
    SLICE_X111Y106       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.554 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_5/O
                         net (fo=1, routed)           0.108     0.662    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_5_n_0
    SLICE_X111Y111       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     0.703 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_1/O
                         net (fo=1, routed)           0.016     0.719    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_96
    SLICE_X111Y111       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.571     1.718    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y111       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[1]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.174ns (23.511%)  route 0.566ns (76.489%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[1]
                         net (fo=2, routed)           0.300     0.300    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[1]
    SLICE_X115Y100       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     0.341 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_74/O
                         net (fo=1, routed)           0.047     0.388    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_74_n_0
    SLICE_X114Y100       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     0.423 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_37/O
                         net (fo=1, routed)           0.134     0.557    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_37_n_0
    SLICE_X113Y106       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     0.580 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_16/O
                         net (fo=1, routed)           0.024     0.604    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_16_n_0
    SLICE_X113Y106       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     0.639 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_5/O
                         net (fo=1, routed)           0.045     0.684    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_5_n_0
    SLICE_X114Y106       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     0.724 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.016     0.740    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y106       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[22]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.154ns (20.304%)  route 0.604ns (79.696%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.579ns (routing 0.465ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[22]
                         net (fo=2, routed)           0.268     0.268    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[22]
    SLICE_X111Y101       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     0.318 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_30/O
                         net (fo=1, routed)           0.070     0.388    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_30_n_0
    SLICE_X110Y103       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.402 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_15/O
                         net (fo=1, routed)           0.045     0.447    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_15_n_0
    SLICE_X111Y103       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.487 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_6/O
                         net (fo=1, routed)           0.195     0.682    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_6_n_0
    SLICE_X113Y111       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.050     0.732 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_1/O
                         net (fo=1, routed)           0.026     0.758    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_90
    SLICE_X113Y111       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.579     1.726    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y111       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[20]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.159ns (20.921%)  route 0.601ns (79.079%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.574ns (routing 0.465ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[20]
                         net (fo=1, routed)           0.289     0.289    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[20]
    SLICE_X111Y101       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     0.339 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_20/O
                         net (fo=1, routed)           0.057     0.396    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_20_n_0
    SLICE_X111Y103       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     0.456 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_12/O
                         net (fo=1, routed)           0.094     0.550    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_12_n_0
    SLICE_X111Y104       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     0.585 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_6/O
                         net (fo=1, routed)           0.145     0.730    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_6_n_0
    SLICE_X114Y112       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.744 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_1/O
                         net (fo=1, routed)           0.016     0.760    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_92
    SLICE_X114Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.574     1.721    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y112       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[7]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.189ns (23.333%)  route 0.621ns (76.667%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.465ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[7]
                         net (fo=1, routed)           0.327     0.327    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[7]
    SLICE_X112Y101       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.049     0.376 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_47/O
                         net (fo=1, routed)           0.047     0.423    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_47_n_0
    SLICE_X112Y101       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.458 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_36/O
                         net (fo=1, routed)           0.133     0.591    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_36_n_0
    SLICE_X114Y107       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.605 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_18/O
                         net (fo=1, routed)           0.053     0.658    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_18_n_0
    SLICE_X114Y108       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     0.708 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_6/O
                         net (fo=1, routed)           0.044     0.752    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_6_n_0
    SLICE_X114Y108       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.793 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.017     0.810    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_105
    SLICE_X114Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.577     1.724    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[3]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.128ns (15.629%)  route 0.691ns (84.371%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.579ns (routing 0.465ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[3]
                         net (fo=1, routed)           0.540     0.540    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_0[3]
    SLICE_X115Y106       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.554 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_44/O
                         net (fo=1, routed)           0.029     0.583    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_44_n_0
    SLICE_X115Y106       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     0.642 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_18/O
                         net (fo=1, routed)           0.044     0.686    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_18_n_0
    SLICE_X115Y106       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     0.700 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6/O
                         net (fo=1, routed)           0.052     0.752    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6_n_0
    SLICE_X115Y108       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     0.793 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.026     0.819    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X115Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.579     1.726    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X115Y108       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[2]
                            (internal pin)
  Destination:            design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.218ns (26.585%)  route 0.602ns (73.415%))
  Logic Levels:           6  (LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.572ns (routing 0.465ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[2]
                         net (fo=1, routed)           0.262     0.262    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_19_0[2]
    SLICE_X116Y100       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.060     0.322 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_126/O
                         net (fo=1, routed)           0.073     0.395    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_126_n_0
    SLICE_X116Y101       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.410 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_97/O
                         net (fo=1, routed)           0.074     0.484    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_97_n_0
    SLICE_X113Y101       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.041     0.525 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_57/O
                         net (fo=1, routed)           0.111     0.636    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_57_n_0
    SLICE_X114Y105       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.676 f  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_24/O
                         net (fo=1, routed)           0.025     0.701    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_24_n_0
    SLICE_X114Y105       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.040     0.741 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_6/O
                         net (fo=1, routed)           0.041     0.782    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_6_n_0
    SLICE_X114Y105       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.804 r  design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.016     0.820    design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X114Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y66        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9989, routed)        1.572     1.719    design_1_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X114Y105       FDRE                                         r  design_1_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/C





