{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558829701951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558829701982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 01:15:01 2019 " "Processing started: Sun May 26 01:15:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558829701982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829701982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829701982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558829703401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558829703402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829721688 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829721688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829721700 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829721700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "states " "Elaborating entity \"states\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558829721767 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(47) " "VHDL Process Statement warning at states.vhd(47): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829721770 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco states.vhd(57) " "VHDL Process Statement warning at states.vhd(57): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829721770 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(72) " "VHDL Process Statement warning at states.vhd(72): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829721770 "|states"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE states.vhd(73) " "VHDL warning at states.vhd(73): comparison between unequal length operands always returns FALSE" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 73 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721771 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco states.vhd(84) " "VHDL Process Statement warning at states.vhd(84): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829721771 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco states.vhd(85) " "VHDL Process Statement warning at states.vhd(85): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829721771 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "troco states.vhd(86) " "VHDL Process Statement warning at states.vhd(86): signal \"troco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829721772 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(93) " "VHDL Process Statement warning at states.vhd(93): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829721772 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829721773 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829721773 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex01 states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"s_hex01\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829721774 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex23 states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"s_hex23\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829721774 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preco states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"preco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829721774 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "troco states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"troco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829721774 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[0\] states.vhd(41) " "Inferred latch for \"troco\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721776 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[1\] states.vhd(41) " "Inferred latch for \"troco\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721776 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[2\] states.vhd(41) " "Inferred latch for \"troco\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721776 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[3\] states.vhd(41) " "Inferred latch for \"troco\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721776 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[4\] states.vhd(41) " "Inferred latch for \"troco\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721776 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[5\] states.vhd(41) " "Inferred latch for \"troco\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[6\] states.vhd(41) " "Inferred latch for \"troco\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[7\] states.vhd(41) " "Inferred latch for \"troco\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[0\] states.vhd(41) " "Inferred latch for \"preco\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[1\] states.vhd(41) " "Inferred latch for \"preco\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[2\] states.vhd(41) " "Inferred latch for \"preco\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[3\] states.vhd(41) " "Inferred latch for \"preco\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[4\] states.vhd(41) " "Inferred latch for \"preco\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[5\] states.vhd(41) " "Inferred latch for \"preco\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[6\] states.vhd(41) " "Inferred latch for \"preco\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721777 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[7\] states.vhd(41) " "Inferred latch for \"preco\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[0\] states.vhd(41) " "Inferred latch for \"s_hex23\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[1\] states.vhd(41) " "Inferred latch for \"s_hex23\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[2\] states.vhd(41) " "Inferred latch for \"s_hex23\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[3\] states.vhd(41) " "Inferred latch for \"s_hex23\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[4\] states.vhd(41) " "Inferred latch for \"s_hex23\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[5\] states.vhd(41) " "Inferred latch for \"s_hex23\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[6\] states.vhd(41) " "Inferred latch for \"s_hex23\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[7\] states.vhd(41) " "Inferred latch for \"s_hex23\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[0\] states.vhd(41) " "Inferred latch for \"s_hex01\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721778 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[1\] states.vhd(41) " "Inferred latch for \"s_hex01\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[2\] states.vhd(41) " "Inferred latch for \"s_hex01\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[3\] states.vhd(41) " "Inferred latch for \"s_hex01\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[4\] states.vhd(41) " "Inferred latch for \"s_hex01\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[5\] states.vhd(41) " "Inferred latch for \"s_hex01\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[6\] states.vhd(41) " "Inferred latch for \"s_hex01\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[7\] states.vhd(41) " "Inferred latch for \"s_hex01\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F states.vhd(41) " "Inferred latch for \"NS.F\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721779 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S states.vhd(41) " "Inferred latch for \"NS.S\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721780 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SB states.vhd(41) " "Inferred latch for \"NS.SB\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721780 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.I states.vhd(41) " "Inferred latch for \"NS.I\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721780 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex_En states.vhd(41) " "Inferred latch for \"s_hex_En\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721780 "|states"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[7\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[7\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "states.vhd(41) " "Constant driver at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[6\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[6\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[5\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[5\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[4\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[4\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[3\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[3\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[2\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[2\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[1\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[1\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "preco\[0\] states.vhd(103) " "Can't resolve multiple constant drivers for net \"preco\[0\]\" at states.vhd(103)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 103 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721782 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558829721783 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558829721937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 26 01:15:21 2019 " "Processing ended: Sun May 26 01:15:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558829721937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558829721937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558829721937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829721937 ""}
