<html><head><title>Icestorm: LDP (pre-index, Q) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDP (pre-index, Q)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]!</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>2005</td><td>1854</td><td>3057</td><td>1027</td><td>2030</td><td>1026</td><td>2000</td><td>3516</td><td>25254</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1564</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24759</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1510</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>25029</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1522</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24759</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1515</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24543</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1540</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24597</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1518</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24498</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1530</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24588</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1525</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24489</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1526</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24786</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]!
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0076</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60223</td><td>102390</td><td>80289</td><td>50157</td><td>10094</td><td>20038</td><td>40421</td><td>10096</td><td>20006</td><td>2660828</td><td>1568644</td><td>789393</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100087</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660477</td><td>1568410</td><td>789287</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100076</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660261</td><td>1568270</td><td>789222</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100076</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660315</td><td>1568306</td><td>789238</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100076</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660261</td><td>1568270</td><td>789222</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60278</td><td>20028</td><td>10013</td><td>50009</td><td>20000</td><td>40100</td></tr><tr><td>62981</td><td>115847</td><td>82836</td><td>51837</td><td>10014</td><td>20985</td><td>41749</td><td>10025</td><td>20042</td><td>2664302</td><td>1570702</td><td>790470</td><td>70233</td><td>30269</td><td>20048</td><td>10023</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100111</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660450</td><td>1568396</td><td>789282</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100076</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660261</td><td>1568270</td><td>789222</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100076</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660261</td><td>1568270</td><td>789222</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100076</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660261</td><td>1568270</td><td>789222</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0075</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60043</td><td>102125</td><td>80195</td><td>50066</td><td>10091</td><td>20038</td><td>40330</td><td>10100</td><td>20006</td><td>2660513</td><td>1570036</td><td>790054</td><td>70023</td><td>30029</td><td>20008</td><td>10003</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100085</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2661004</td><td>1570310</td><td>790185</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100121</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2661355</td><td>1570544</td><td>790298</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100111</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2661490</td><td>1570638</td><td>790341</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60098</td><td>20028</td><td>10013</td><td>50009</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100138</td><td>80020</td><td>50011</td><td>10009</td><td>20000</td><td>40014</td><td>10003</td><td>20000</td><td>2661378</td><td>1570388</td><td>790256</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60080</td><td>20020</td><td>10010</td><td>50012</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100109</td><td>80019</td><td>50011</td><td>10008</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2661193</td><td>1570340</td><td>790223</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60098</td><td>20028</td><td>10013</td><td>50012</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100307</td><td>80015</td><td>50011</td><td>10004</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2661112</td><td>1570382</td><td>790223</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100080</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20020</td><td>2661925</td><td>1570862</td><td>790458</td><td>70075</td><td>30050</td><td>20020</td><td>10010</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100073</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660221</td><td>1569788</td><td>789939</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100077</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20044</td><td>2663840</td><td>1570550</td><td>791558</td><td>70147</td><td>30089</td><td>20046</td><td>10023</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]!
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0080</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60223</td><td>102636</td><td>80228</td><td>50112</td><td>10096</td><td>20020</td><td>40385</td><td>10089</td><td>20006</td><td>2660045</td><td>1568126</td><td>789162</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100068</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659995</td><td>1568018</td><td>789119</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100068</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660099</td><td>1568162</td><td>789178</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100104</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660234</td><td>1568252</td><td>789223</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100068</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660045</td><td>1568126</td><td>789162</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100068</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660045</td><td>1568126</td><td>789162</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100068</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660045</td><td>1568126</td><td>789162</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100068</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660045</td><td>1568126</td><td>789162</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60278</td><td>20025</td><td>10013</td><td>50009</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100068</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660045</td><td>1568126</td><td>789162</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100070</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660153</td><td>1568198</td><td>789197</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0075</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60043</td><td>102678</td><td>80136</td><td>50021</td><td>10095</td><td>20020</td><td>40294</td><td>10084</td><td>20006</td><td>2660455</td><td>1569924</td><td>790022</td><td>70023</td><td>30029</td><td>20008</td><td>10003</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100082</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660437</td><td>1569932</td><td>790017</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60098</td><td>20028</td><td>10013</td><td>50009</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660518</td><td>1569986</td><td>790040</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100151</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2662192</td><td>1571102</td><td>790567</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100148</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2662786</td><td>1571498</td><td>790753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>52404</td><td>23022</td><td>7434</td><td>40453</td><td>18057</td><td>32</td><td>34069</td></tr><tr><td>60024</td><td>100082</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660599</td><td>1570040</td><td>790065</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100144</td><td>80020</td><td>50011</td><td>10009</td><td>20000</td><td>40014</td><td>10002</td><td>20000</td><td>2661517</td><td>1570530</td><td>790392</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100114</td><td>80018</td><td>50011</td><td>10007</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2662516</td><td>1571196</td><td>790713</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100113</td><td>80018</td><td>50011</td><td>10007</td><td>20000</td><td>40010</td><td>10000</td><td>20024</td><td>2667380</td><td>1574256</td><td>792291</td><td>70083</td><td>30059</td><td>20028</td><td>10013</td><td>60038</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100101</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20024</td><td>2662624</td><td>1571306</td><td>790712</td><td>70083</td><td>30059</td><td>20028</td><td>10013</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]!
  ldp q0, q1, [x7, #0x10]!
  ldp q0, q1, [x8, #0x10]!
  ldp q0, q1, [x9, #0x10]!
  ldp q0, q1, [x10, #0x10]!
  ldp q0, q1, [x11, #0x10]!
  ldp q0, q1, [x12, #0x10]!
  ldp q0, q1, [x13, #0x10]!</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0796</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160223</td><td>88186</td><td>240676</td><td>80367</td><td>160309</td><td>80368</td><td>160009</td><td>240318</td><td>1393915</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86364</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393753</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86362</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393754</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86368</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>240318</td><td>1393829</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86430</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>240318</td><td>1394063</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160205</td><td>86439</td><td>240161</td><td>80131</td><td>160030</td><td>80132</td><td>160008</td><td>240318</td><td>1393811</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86363</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393754</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86362</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393754</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86362</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393861</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86362</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160009</td><td>240318</td><td>1393861</td><td>240115</td><td>200</td><td>160012</td><td>200</td><td>160012</td><td>80005</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0795</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160044</td><td>88484</td><td>240649</td><td>80310</td><td>0</td><td>160339</td><td>80311</td><td>0</td><td>160009</td><td>240048</td><td>1393494</td><td>240025</td><td>20</td><td>160012</td><td>20</td><td>160012</td><td>0</td><td>80005</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86374</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393547</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86355</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393583</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86350</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393547</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86350</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393537</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86349</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393547</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86350</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393547</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86350</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393573</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86350</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393547</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr><tr><td>160024</td><td>86351</td><td>240011</td><td>80011</td><td>0</td><td>160000</td><td>80010</td><td>0</td><td>160000</td><td>240030</td><td>1393538</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>0</td><td>80001</td><td>160000</td><td>0</td><td>10</td></tr></table></div></div></div></div></body></html>