--
--	Conversion of MC1_5_PSOC5.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Dec 12 13:50:10 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:km_run\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_11002 : bit;
SIGNAL one : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:control_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:prevCapture\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:capt_rising\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:capt_falling\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:hwCapture\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:hwEnable\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:trig_last\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:trig_rise\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:trig_fall\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:trig_out\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:final_enable\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sc_kill\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:min_kill\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:final_kill\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:km_tc\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:db_tc\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_sel\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:reset\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:status_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:status_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:status_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:status_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:status_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:status_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:status_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:Net_55\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:fifo_full\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:final_capture\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:nc2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:nc3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:nc1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:nc4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:nc5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:nc6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:nc7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2_less\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:compare1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:compare2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm_i\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm1_i\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm2_i\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:Net_101\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:Net_96\ : bit;
SIGNAL Net_6062 : bit;
SIGNAL Net_6063 : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm_temp\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1702 : bit;
SIGNAL Net_6064 : bit;
SIGNAL Net_6061 : bit;
SIGNAL \Peltier1_PWM_Ctrl:Net_113\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:Net_107\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:Net_114\ : bit;
SIGNAL \UART:dma_nrq_0\ : bit;
SIGNAL \UART:Net_1800\ : bit;
SIGNAL \UART:ept_int_0\ : bit;
SIGNAL \UART:dma_nrq_3\ : bit;
SIGNAL \UART:Net_1803\ : bit;
SIGNAL \UART:Net_1801\ : bit;
SIGNAL \UART:dma_nrq_1\ : bit;
SIGNAL \UART:dma_nrq_4\ : bit;
SIGNAL \UART:Net_1804\ : bit;
SIGNAL \UART:dma_nrq_5\ : bit;
SIGNAL \UART:Net_1805\ : bit;
SIGNAL \UART:dma_nrq_6\ : bit;
SIGNAL \UART:Net_1806\ : bit;
SIGNAL \UART:dma_nrq_7\ : bit;
SIGNAL \UART:Net_1807\ : bit;
SIGNAL \UART:Net_81\ : bit;
SIGNAL \UART:Net_79\ : bit;
SIGNAL \UART:ept_int_2\ : bit;
SIGNAL \UART:ept_int_1\ : bit;
SIGNAL \UART:Net_1784\ : bit;
SIGNAL \UART:dma_nrq_2\ : bit;
SIGNAL \UART:Net_1802\ : bit;
SIGNAL \UART:Net_1010\ : bit;
SIGNAL \UART:tmpOE__Dm_net_0\ : bit;
SIGNAL \UART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \UART:Net_597\ : bit;
SIGNAL \UART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \UART:tmpOE__Dp_net_0\ : bit;
SIGNAL \UART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \UART:Net_1000\ : bit;
SIGNAL \UART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1441 : bit;
SIGNAL \UART:ept_int_8\ : bit;
SIGNAL \UART:ept_int_7\ : bit;
SIGNAL \UART:ept_int_6\ : bit;
SIGNAL \UART:ept_int_5\ : bit;
SIGNAL \UART:ept_int_4\ : bit;
SIGNAL \UART:ept_int_3\ : bit;
SIGNAL \UART:Net_95\ : bit;
SIGNAL \UART:dma_req_7\ : bit;
SIGNAL \UART:dma_req_6\ : bit;
SIGNAL \UART:dma_req_5\ : bit;
SIGNAL \UART:dma_req_4\ : bit;
SIGNAL \UART:dma_req_3\ : bit;
SIGNAL \UART:dma_req_2\ : bit;
SIGNAL \UART:dma_req_1\ : bit;
SIGNAL \UART:dma_req_0\ : bit;
SIGNAL \UART:Net_824\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:km_run\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:control_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:prevCapture\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:capt_rising\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:capt_falling\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:hwCapture\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:hwEnable\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:trig_last\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:trig_rise\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:trig_fall\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:trig_out\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:final_enable\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sc_kill\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:min_kill\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:final_kill\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:km_tc\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:db_tc\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_sel\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:reset\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:status_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:status_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:status_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:status_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:status_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:status_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:status_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:Net_55\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:fifo_full\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:final_capture\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:nc2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:nc3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:nc1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:nc4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:nc5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:nc6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:nc7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2_less\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:compare1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:compare2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm_i\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm1_i\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm2_i\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:Net_101\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:Net_96\ : bit;
SIGNAL Net_10735 : bit;
SIGNAL Net_10736 : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm_temp\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_10388 : bit;
SIGNAL Net_10737 : bit;
SIGNAL Net_10734 : bit;
SIGNAL \Peltier2_PWM_Ctrl:Net_113\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:Net_107\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:Net_114\ : bit;
SIGNAL \pwmFan_1:PWMUDB:km_run\ : bit;
SIGNAL \pwmFan_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_6102 : bit;
SIGNAL \pwmFan_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_7\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:control_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:prevCapture\ : bit;
SIGNAL \pwmFan_1:PWMUDB:capt_rising\ : bit;
SIGNAL \pwmFan_1:PWMUDB:capt_falling\ : bit;
SIGNAL \pwmFan_1:PWMUDB:hwCapture\ : bit;
SIGNAL \pwmFan_1:PWMUDB:hwEnable\ : bit;
SIGNAL \pwmFan_1:PWMUDB:trig_last\ : bit;
SIGNAL \pwmFan_1:PWMUDB:trig_rise\ : bit;
SIGNAL \pwmFan_1:PWMUDB:trig_fall\ : bit;
SIGNAL \pwmFan_1:PWMUDB:trig_out\ : bit;
SIGNAL \pwmFan_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \pwmFan_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:final_enable\ : bit;
SIGNAL \pwmFan_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \pwmFan_1:PWMUDB:tc_i\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:sc_kill\ : bit;
SIGNAL \pwmFan_1:PWMUDB:min_kill\ : bit;
SIGNAL \pwmFan_1:PWMUDB:final_kill\ : bit;
SIGNAL \pwmFan_1:PWMUDB:km_tc\ : bit;
SIGNAL \pwmFan_1:PWMUDB:db_tc\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_sel\ : bit;
SIGNAL \pwmFan_1:PWMUDB:reset\ : bit;
SIGNAL \pwmFan_1:PWMUDB:status_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:status_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:status_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:status_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:status_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:status_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:status_0\ : bit;
SIGNAL \pwmFan_1:Net_55\ : bit;
SIGNAL \pwmFan_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \pwmFan_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \pwmFan_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \pwmFan_1:PWMUDB:fifo_full\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:final_capture\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_1:PWMUDB:compare1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:compare2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm_i\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \pwmFan_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \pwmFan_1:Net_101\ : bit;
SIGNAL \pwmFan_1:Net_96\ : bit;
SIGNAL Net_12595 : bit;
SIGNAL Net_12596 : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODIN3_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODIN3_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3597 : bit;
SIGNAL Net_12597 : bit;
SIGNAL Net_12594 : bit;
SIGNAL \pwmFan_1:Net_113\ : bit;
SIGNAL \pwmFan_1:Net_107\ : bit;
SIGNAL \pwmFan_1:Net_114\ : bit;
SIGNAL Net_10209 : bit;
SIGNAL Net_11024 : bit;
SIGNAL tmpOE__PELTIER1_Heat_net_0 : bit;
SIGNAL tmpFB_0__PELTIER1_Heat_net_0 : bit;
SIGNAL tmpIO_0__PELTIER1_Heat_net_0 : bit;
TERMINAL tmpSIOVREF__PELTIER1_Heat_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PELTIER1_Heat_net_0 : bit;
SIGNAL tmpOE__PELTIER1_Cool_net_0 : bit;
SIGNAL Net_9885 : bit;
SIGNAL tmpFB_0__PELTIER1_Cool_net_0 : bit;
SIGNAL tmpIO_0__PELTIER1_Cool_net_0 : bit;
TERMINAL tmpSIOVREF__PELTIER1_Cool_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PELTIER1_Cool_net_0 : bit;
SIGNAL \Peltier1_Ctrl:clk\ : bit;
SIGNAL \Peltier1_Ctrl:rst\ : bit;
SIGNAL Net_10144 : bit;
SIGNAL \Peltier1_Ctrl:control_out_0\ : bit;
SIGNAL Net_10170 : bit;
SIGNAL \Peltier1_Ctrl:control_out_1\ : bit;
SIGNAL Net_1945 : bit;
SIGNAL \Peltier1_Ctrl:control_out_2\ : bit;
SIGNAL Net_1946 : bit;
SIGNAL \Peltier1_Ctrl:control_out_3\ : bit;
SIGNAL Net_1947 : bit;
SIGNAL \Peltier1_Ctrl:control_out_4\ : bit;
SIGNAL Net_1948 : bit;
SIGNAL \Peltier1_Ctrl:control_out_5\ : bit;
SIGNAL Net_1949 : bit;
SIGNAL \Peltier1_Ctrl:control_out_6\ : bit;
SIGNAL Net_1950 : bit;
SIGNAL \Peltier1_Ctrl:control_out_7\ : bit;
SIGNAL \Peltier1_Ctrl:control_7\ : bit;
SIGNAL \Peltier1_Ctrl:control_6\ : bit;
SIGNAL \Peltier1_Ctrl:control_5\ : bit;
SIGNAL \Peltier1_Ctrl:control_4\ : bit;
SIGNAL \Peltier1_Ctrl:control_3\ : bit;
SIGNAL \Peltier1_Ctrl:control_2\ : bit;
SIGNAL \Peltier1_Ctrl:control_1\ : bit;
SIGNAL \Peltier1_Ctrl:control_0\ : bit;
SIGNAL tmpOE__Stepper1_Output_net_0 : bit;
SIGNAL Net_1600 : bit;
SIGNAL tmpFB_0__Stepper1_Output_net_0 : bit;
SIGNAL tmpIO_0__Stepper1_Output_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper1_Output_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper1_Output_net_0 : bit;
SIGNAL \pwmStepper_1:PWMUDB:km_run\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_7\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:control_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:prevCapture\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:capt_rising\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:capt_falling\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:hwCapture\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:hwEnable\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:trig_last\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:trig_rise\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:trig_fall\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:trig_out\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_12605 : bit;
SIGNAL \pwmStepper_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:final_enable\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:tc_i\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:sc_kill\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:min_kill\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:final_kill\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:km_tc\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:db_tc\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_sel\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:status_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:status_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:status_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:status_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:status_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:status_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:status_0\ : bit;
SIGNAL \pwmStepper_1:Net_55\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:fifo_full\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:final_capture\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmStepper_1:PWMUDB:compare1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:compare2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm_i\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \pwmStepper_1:Net_101\ : bit;
SIGNAL \pwmStepper_1:Net_96\ : bit;
SIGNAL Net_12607 : bit;
SIGNAL Net_12608 : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODIN4_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODIN4_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12609 : bit;
SIGNAL Net_12646 : bit;
SIGNAL \pwmStepper_1:Net_113\ : bit;
SIGNAL \pwmStepper_1:Net_107\ : bit;
SIGNAL \pwmStepper_1:Net_114\ : bit;
SIGNAL tmpOE__fanPeltier1_net_0 : bit;
SIGNAL tmpFB_0__fanPeltier1_net_0 : bit;
SIGNAL tmpIO_0__fanPeltier1_net_0 : bit;
TERMINAL tmpSIOVREF__fanPeltier1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fanPeltier1_net_0 : bit;
SIGNAL tmpOE__CAN_Standby_net_0 : bit;
SIGNAL tmpFB_0__CAN_Standby_net_0 : bit;
SIGNAL tmpIO_0__CAN_Standby_net_0 : bit;
TERMINAL tmpSIOVREF__CAN_Standby_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAN_Standby_net_0 : bit;
SIGNAL tmpOE__Can_Enable_net_0 : bit;
SIGNAL Net_10762 : bit;
SIGNAL tmpFB_0__Can_Enable_net_0 : bit;
SIGNAL tmpIO_0__Can_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Can_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Can_Enable_net_0 : bit;
SIGNAL \CAN_1:Net_25\ : bit;
SIGNAL Net_11 : bit;
SIGNAL Net_6106 : bit;
SIGNAL Net_10763 : bit;
SIGNAL \CAN_1:Net_31\ : bit;
SIGNAL \CAN_1:Net_30\ : bit;
SIGNAL tmpOE__TX_1_net_0 : bit;
SIGNAL tmpFB_0__TX_1_net_0 : bit;
SIGNAL tmpIO_0__TX_1_net_0 : bit;
TERMINAL tmpSIOVREF__TX_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_1_net_0 : bit;
SIGNAL tmpOE__fanPeltier2_net_0 : bit;
SIGNAL Net_6281 : bit;
SIGNAL tmpFB_0__fanPeltier2_net_0 : bit;
SIGNAL tmpIO_0__fanPeltier2_net_0 : bit;
TERMINAL tmpSIOVREF__fanPeltier2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fanPeltier2_net_0 : bit;
SIGNAL \pwmStepper_2:PWMUDB:km_run\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:control_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:prevCapture\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:capt_rising\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:capt_falling\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:hwCapture\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:hwEnable\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:trig_last\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:trig_rise\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:trig_fall\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:trig_out\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_12617 : bit;
SIGNAL \pwmStepper_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:final_enable\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:tc_i\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sc_kill\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:min_kill\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:final_kill\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:km_tc\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:db_tc\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_sel\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:status_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:status_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:status_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:status_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:status_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:status_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:status_0\ : bit;
SIGNAL \pwmStepper_2:Net_55\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:fifo_full\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:final_capture\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:nc2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:nc3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:nc1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:nc4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:nc5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:nc6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:nc7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pwmStepper_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pwmStepper_2:PWMUDB:compare1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:compare2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm_i\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \pwmStepper_2:Net_101\ : bit;
SIGNAL \pwmStepper_2:Net_96\ : bit;
SIGNAL Net_12619 : bit;
SIGNAL Net_12620 : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODIN5_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODIN5_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_6293 : bit;
SIGNAL Net_12621 : bit;
SIGNAL Net_12647 : bit;
SIGNAL \pwmStepper_2:Net_113\ : bit;
SIGNAL \pwmStepper_2:Net_107\ : bit;
SIGNAL \pwmStepper_2:Net_114\ : bit;
SIGNAL tmpOE__Stepper2_Output_net_0 : bit;
SIGNAL tmpFB_0__Stepper2_Output_net_0 : bit;
SIGNAL tmpIO_0__Stepper2_Output_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper2_Output_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper2_Output_net_0 : bit;
SIGNAL \pwmFan_2:PWMUDB:km_run\ : bit;
SIGNAL \pwmFan_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_7\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:control_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:prevCapture\ : bit;
SIGNAL \pwmFan_2:PWMUDB:capt_rising\ : bit;
SIGNAL \pwmFan_2:PWMUDB:capt_falling\ : bit;
SIGNAL \pwmFan_2:PWMUDB:hwCapture\ : bit;
SIGNAL \pwmFan_2:PWMUDB:hwEnable\ : bit;
SIGNAL \pwmFan_2:PWMUDB:trig_last\ : bit;
SIGNAL \pwmFan_2:PWMUDB:trig_rise\ : bit;
SIGNAL \pwmFan_2:PWMUDB:trig_fall\ : bit;
SIGNAL \pwmFan_2:PWMUDB:trig_out\ : bit;
SIGNAL \pwmFan_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \pwmFan_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:final_enable\ : bit;
SIGNAL \pwmFan_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \pwmFan_2:PWMUDB:tc_i\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:sc_kill\ : bit;
SIGNAL \pwmFan_2:PWMUDB:min_kill\ : bit;
SIGNAL \pwmFan_2:PWMUDB:final_kill\ : bit;
SIGNAL \pwmFan_2:PWMUDB:km_tc\ : bit;
SIGNAL \pwmFan_2:PWMUDB:db_tc\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_sel\ : bit;
SIGNAL \pwmFan_2:PWMUDB:reset\ : bit;
SIGNAL \pwmFan_2:PWMUDB:status_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:status_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:status_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:status_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:status_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:status_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:status_0\ : bit;
SIGNAL \pwmFan_2:Net_55\ : bit;
SIGNAL \pwmFan_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \pwmFan_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \pwmFan_2:PWMUDB:fifo_full\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:final_capture\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmFan_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmFan_2:PWMUDB:compare1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:compare2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm_i\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \pwmFan_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \pwmFan_2:Net_101\ : bit;
SIGNAL \pwmFan_2:Net_96\ : bit;
SIGNAL Net_12631 : bit;
SIGNAL Net_12632 : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODIN6_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODIN6_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12633 : bit;
SIGNAL Net_12630 : bit;
SIGNAL \pwmFan_2:Net_113\ : bit;
SIGNAL \pwmFan_2:Net_107\ : bit;
SIGNAL \pwmFan_2:Net_114\ : bit;
SIGNAL tmpOE__Stepper2_Enable_net_0 : bit;
SIGNAL tmpFB_0__Stepper2_Enable_net_0 : bit;
SIGNAL tmpIO_0__Stepper2_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper2_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper2_Enable_net_0 : bit;
SIGNAL tmpOE__Stepper1_Enable_net_0 : bit;
SIGNAL tmpFB_0__Stepper1_Enable_net_0 : bit;
SIGNAL tmpIO_0__Stepper1_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper1_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper1_Enable_net_0 : bit;
SIGNAL tmpOE__fanPeltier2_Enable_net_0 : bit;
SIGNAL tmpFB_0__fanPeltier2_Enable_net_0 : bit;
SIGNAL tmpIO_0__fanPeltier2_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__fanPeltier2_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fanPeltier2_Enable_net_0 : bit;
SIGNAL tmpOE__fanPeltier1_Enable_net_0 : bit;
SIGNAL tmpFB_0__fanPeltier1_Enable_net_0 : bit;
SIGNAL tmpIO_0__fanPeltier1_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__fanPeltier1_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fanPeltier1_Enable_net_0 : bit;
SIGNAL tmpOE__Peltier1_Enable_1_net_0 : bit;
SIGNAL Net_9371 : bit;
SIGNAL tmpFB_0__Peltier1_Enable_1_net_0 : bit;
SIGNAL tmpIO_0__Peltier1_Enable_1_net_0 : bit;
TERMINAL tmpSIOVREF__Peltier1_Enable_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Peltier1_Enable_1_net_0 : bit;
SIGNAL tmpOE__Peltier1_Enable_2_net_0 : bit;
SIGNAL tmpFB_0__Peltier1_Enable_2_net_0 : bit;
SIGNAL tmpIO_0__Peltier1_Enable_2_net_0 : bit;
TERMINAL tmpSIOVREF__Peltier1_Enable_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Peltier1_Enable_2_net_0 : bit;
SIGNAL tmpOE__Peltier2_Enable_1_net_0 : bit;
SIGNAL Net_9373 : bit;
SIGNAL tmpFB_0__Peltier2_Enable_1_net_0 : bit;
SIGNAL tmpIO_0__Peltier2_Enable_1_net_0 : bit;
TERMINAL tmpSIOVREF__Peltier2_Enable_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Peltier2_Enable_1_net_0 : bit;
SIGNAL tmpOE__Peltier2_Enable_2_net_0 : bit;
SIGNAL tmpFB_0__Peltier2_Enable_2_net_0 : bit;
SIGNAL tmpIO_0__Peltier2_Enable_2_net_0 : bit;
TERMINAL tmpSIOVREF__Peltier2_Enable_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Peltier2_Enable_2_net_0 : bit;
SIGNAL \Peltier_Enable:clk\ : bit;
SIGNAL \Peltier_Enable:rst\ : bit;
SIGNAL \Peltier_Enable:control_out_0\ : bit;
SIGNAL \Peltier_Enable:control_out_1\ : bit;
SIGNAL Net_9384 : bit;
SIGNAL \Peltier_Enable:control_out_2\ : bit;
SIGNAL Net_9385 : bit;
SIGNAL \Peltier_Enable:control_out_3\ : bit;
SIGNAL Net_9386 : bit;
SIGNAL \Peltier_Enable:control_out_4\ : bit;
SIGNAL Net_9387 : bit;
SIGNAL \Peltier_Enable:control_out_5\ : bit;
SIGNAL Net_9388 : bit;
SIGNAL \Peltier_Enable:control_out_6\ : bit;
SIGNAL Net_9389 : bit;
SIGNAL \Peltier_Enable:control_out_7\ : bit;
SIGNAL \Peltier_Enable:control_7\ : bit;
SIGNAL \Peltier_Enable:control_6\ : bit;
SIGNAL \Peltier_Enable:control_5\ : bit;
SIGNAL \Peltier_Enable:control_4\ : bit;
SIGNAL \Peltier_Enable:control_3\ : bit;
SIGNAL \Peltier_Enable:control_2\ : bit;
SIGNAL \Peltier_Enable:control_1\ : bit;
SIGNAL \Peltier_Enable:control_0\ : bit;
SIGNAL tmpOE__PELTIER2_Heat_net_0 : bit;
SIGNAL Net_10391 : bit;
SIGNAL tmpFB_0__PELTIER2_Heat_net_0 : bit;
SIGNAL tmpIO_0__PELTIER2_Heat_net_0 : bit;
TERMINAL tmpSIOVREF__PELTIER2_Heat_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PELTIER2_Heat_net_0 : bit;
SIGNAL tmpOE__PELTIER2_Cool_net_0 : bit;
SIGNAL Net_10392 : bit;
SIGNAL tmpFB_0__PELTIER2_Cool_net_0 : bit;
SIGNAL tmpIO_0__PELTIER2_Cool_net_0 : bit;
TERMINAL tmpSIOVREF__PELTIER2_Cool_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PELTIER2_Cool_net_0 : bit;
SIGNAL \Peltier2_Ctrl:clk\ : bit;
SIGNAL \Peltier2_Ctrl:rst\ : bit;
SIGNAL Net_10371 : bit;
SIGNAL \Peltier2_Ctrl:control_out_0\ : bit;
SIGNAL Net_11027 : bit;
SIGNAL \Peltier2_Ctrl:control_out_1\ : bit;
SIGNAL Net_10369 : bit;
SIGNAL \Peltier2_Ctrl:control_out_2\ : bit;
SIGNAL Net_10370 : bit;
SIGNAL \Peltier2_Ctrl:control_out_3\ : bit;
SIGNAL Net_10372 : bit;
SIGNAL \Peltier2_Ctrl:control_out_4\ : bit;
SIGNAL Net_10373 : bit;
SIGNAL \Peltier2_Ctrl:control_out_5\ : bit;
SIGNAL Net_10374 : bit;
SIGNAL \Peltier2_Ctrl:control_out_6\ : bit;
SIGNAL Net_10375 : bit;
SIGNAL \Peltier2_Ctrl:control_out_7\ : bit;
SIGNAL \Peltier2_Ctrl:control_7\ : bit;
SIGNAL \Peltier2_Ctrl:control_6\ : bit;
SIGNAL \Peltier2_Ctrl:control_5\ : bit;
SIGNAL \Peltier2_Ctrl:control_4\ : bit;
SIGNAL \Peltier2_Ctrl:control_3\ : bit;
SIGNAL \Peltier2_Ctrl:control_2\ : bit;
SIGNAL \Peltier2_Ctrl:control_1\ : bit;
SIGNAL \Peltier2_Ctrl:control_0\ : bit;
SIGNAL tmpOE__RX_1_net_0 : bit;
SIGNAL tmpIO_0__RX_1_net_0 : bit;
TERMINAL tmpSIOVREF__RX_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_1_net_0 : bit;
SIGNAL Net_11028 : bit;
SIGNAL tmpOE__Stepper2_Step_SizeB2_net_0 : bit;
SIGNAL tmpFB_0__Stepper2_Step_SizeB2_net_0 : bit;
SIGNAL tmpIO_0__Stepper2_Step_SizeB2_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper2_Step_SizeB2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper2_Step_SizeB2_net_0 : bit;
SIGNAL tmpOE__Stepper2_Step_SizeA2_net_0 : bit;
SIGNAL tmpFB_0__Stepper2_Step_SizeA2_net_0 : bit;
SIGNAL tmpIO_0__Stepper2_Step_SizeA2_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper2_Step_SizeA2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper2_Step_SizeA2_net_0 : bit;
SIGNAL tmpOE__Stepper1_Dir_net_0 : bit;
SIGNAL tmpFB_0__Stepper1_Dir_net_0 : bit;
SIGNAL tmpIO_0__Stepper1_Dir_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper1_Dir_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper1_Dir_net_0 : bit;
SIGNAL tmpOE__Stepper1_Step_SizeA1_net_0 : bit;
SIGNAL tmpFB_0__Stepper1_Step_SizeA1_net_0 : bit;
SIGNAL tmpIO_0__Stepper1_Step_SizeA1_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper1_Step_SizeA1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper1_Step_SizeA1_net_0 : bit;
SIGNAL tmpOE__Stepper1_Step_SizeB1_net_0 : bit;
SIGNAL tmpFB_0__Stepper1_Step_SizeB1_net_0 : bit;
SIGNAL tmpIO_0__Stepper1_Step_SizeB1_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper1_Step_SizeB1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper1_Step_SizeB1_net_0 : bit;
SIGNAL tmpOE__VTherm_net_0 : bit;
SIGNAL tmpFB_0__VTherm_net_0 : bit;
TERMINAL Net_11097 : bit;
SIGNAL tmpIO_0__VTherm_net_0 : bit;
TERMINAL tmpSIOVREF__VTherm_net_0 : bit;
TERMINAL Net_11076 : bit;
SIGNAL tmpINTERRUPT_0__VTherm_net_0 : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
TERMINAL \ADC:Net_20\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL Net_11118 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL \TimerPID:Net_260\ : bit;
SIGNAL Net_11178 : bit;
SIGNAL \TimerPID:Net_55\ : bit;
SIGNAL Net_11183 : bit;
SIGNAL \TimerPID:Net_53\ : bit;
SIGNAL Net_11137 : bit;
SIGNAL \TimerPID:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TimerPID:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \TimerPID:TimerUDB:control_7\ : bit;
SIGNAL \TimerPID:TimerUDB:control_6\ : bit;
SIGNAL \TimerPID:TimerUDB:control_5\ : bit;
SIGNAL \TimerPID:TimerUDB:control_4\ : bit;
SIGNAL \TimerPID:TimerUDB:control_3\ : bit;
SIGNAL \TimerPID:TimerUDB:control_2\ : bit;
SIGNAL \TimerPID:TimerUDB:control_1\ : bit;
SIGNAL \TimerPID:TimerUDB:control_0\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_enable\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_ten\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \TimerPID:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \TimerPID:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \TimerPID:TimerUDB:capture_last\ : bit;
SIGNAL \TimerPID:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \TimerPID:TimerUDB:timer_enable\ : bit;
SIGNAL \TimerPID:TimerUDB:run_mode\ : bit;
SIGNAL \TimerPID:TimerUDB:hwEnable\ : bit;
SIGNAL \TimerPID:TimerUDB:status_tc\ : bit;
SIGNAL \TimerPID:TimerUDB:trigger_enable\ : bit;
SIGNAL \TimerPID:TimerUDB:per_zero\ : bit;
SIGNAL \TimerPID:TimerUDB:tc_i\ : bit;
SIGNAL \TimerPID:TimerUDB:tc_reg_i\ : bit;
SIGNAL \TimerPID:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \TimerPID:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_11182 : bit;
SIGNAL \TimerPID:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \TimerPID:TimerUDB:runmode_enable\ : bit;
SIGNAL \TimerPID:TimerUDB:trig_reg\ : bit;
SIGNAL \TimerPID:TimerUDB:status_6\ : bit;
SIGNAL \TimerPID:TimerUDB:status_5\ : bit;
SIGNAL \TimerPID:TimerUDB:status_4\ : bit;
SIGNAL \TimerPID:TimerUDB:status_0\ : bit;
SIGNAL \TimerPID:TimerUDB:status_1\ : bit;
SIGNAL \TimerPID:TimerUDB:status_2\ : bit;
SIGNAL \TimerPID:TimerUDB:fifo_full\ : bit;
SIGNAL \TimerPID:TimerUDB:status_3\ : bit;
SIGNAL \TimerPID:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_11164 : bit;
SIGNAL \TimerPID:TimerUDB:cs_addr_2\ : bit;
SIGNAL \TimerPID:TimerUDB:cs_addr_1\ : bit;
SIGNAL \TimerPID:TimerUDB:cs_addr_0\ : bit;
SIGNAL \TimerPID:TimerUDB:zeros_3\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:nc0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:nc6\ : bit;
SIGNAL \TimerPID:TimerUDB:nc8\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:nc1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:nc5\ : bit;
SIGNAL \TimerPID:TimerUDB:nc7\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TimerPID:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TimerPID:Net_102\ : bit;
SIGNAL \TimerPID:Net_266\ : bit;
SIGNAL tmpOE__Stepper2_Dir_net_0 : bit;
SIGNAL tmpFB_0__Stepper2_Dir_net_0 : bit;
SIGNAL tmpIO_0__Stepper2_Dir_net_0 : bit;
TERMINAL tmpSIOVREF__Stepper2_Dir_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Stepper2_Dir_net_0 : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Peltier1_PWM_Ctrl:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Peltier2_PWM_Ctrl:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \pwmFan_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \pwmStepper_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \pwmStepper_2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \pwmFan_2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \TimerPID:TimerUDB:capture_last\\D\ : bit;
SIGNAL \TimerPID:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \TimerPID:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \TimerPID:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\Peltier1_PWM_Ctrl:PWMUDB:sc_kill_tmp\\D\ <= (not \Peltier1_PWM_Ctrl:PWMUDB:tc_i\);

\Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\D\ <= ((not \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\ and \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ and \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\)
	OR (not \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\ and \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\)
	OR (not \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ and \Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\));

\Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\D\ <= ((not \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\ and \Peltier1_PWM_Ctrl:PWMUDB:tc_i\)
	OR (not \Peltier1_PWM_Ctrl:PWMUDB:tc_i\ and \Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\));

\Peltier1_PWM_Ctrl:PWMUDB:cmp1_status\ <= ((not \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\ and \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\));

\Peltier1_PWM_Ctrl:PWMUDB:status_2\ <= ((\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ and \Peltier1_PWM_Ctrl:PWMUDB:tc_i\));

\Peltier1_PWM_Ctrl:PWMUDB:pwm_i\ <= ((\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\ and \Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\));

\Peltier2_PWM_Ctrl:PWMUDB:sc_kill_tmp\\D\ <= (not \Peltier2_PWM_Ctrl:PWMUDB:tc_i\);

\Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\D\ <= ((not \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\ and \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ and \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\)
	OR (not \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\ and \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\)
	OR (not \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ and \Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\));

\Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\D\ <= ((not \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\ and \Peltier2_PWM_Ctrl:PWMUDB:tc_i\)
	OR (not \Peltier2_PWM_Ctrl:PWMUDB:tc_i\ and \Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\));

\Peltier2_PWM_Ctrl:PWMUDB:cmp1_status\ <= ((not \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\ and \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\));

\Peltier2_PWM_Ctrl:PWMUDB:status_2\ <= ((\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ and \Peltier2_PWM_Ctrl:PWMUDB:tc_i\));

\Peltier2_PWM_Ctrl:PWMUDB:pwm_i\ <= ((\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\ and \Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\));

\pwmFan_1:PWMUDB:sc_kill_tmp\\D\ <= (not \pwmFan_1:PWMUDB:tc_i\);

\pwmFan_1:PWMUDB:dith_count_1\\D\ <= ((not \pwmFan_1:PWMUDB:dith_count_1\ and \pwmFan_1:PWMUDB:tc_i\ and \pwmFan_1:PWMUDB:dith_count_0\)
	OR (not \pwmFan_1:PWMUDB:dith_count_0\ and \pwmFan_1:PWMUDB:dith_count_1\)
	OR (not \pwmFan_1:PWMUDB:tc_i\ and \pwmFan_1:PWMUDB:dith_count_1\));

\pwmFan_1:PWMUDB:dith_count_0\\D\ <= ((not \pwmFan_1:PWMUDB:dith_count_0\ and \pwmFan_1:PWMUDB:tc_i\)
	OR (not \pwmFan_1:PWMUDB:tc_i\ and \pwmFan_1:PWMUDB:dith_count_0\));

\pwmFan_1:PWMUDB:cmp1_status\ <= ((not \pwmFan_1:PWMUDB:prevCompare1\ and \pwmFan_1:PWMUDB:cmp1_less\));

\pwmFan_1:PWMUDB:status_2\ <= ((\pwmFan_1:PWMUDB:runmode_enable\ and \pwmFan_1:PWMUDB:tc_i\));

\pwmFan_1:PWMUDB:pwm_i\ <= ((\pwmFan_1:PWMUDB:runmode_enable\ and \pwmFan_1:PWMUDB:cmp1_less\));

Net_10209 <= ((not Net_10144 and Net_1702));

\pwmStepper_1:PWMUDB:sc_kill_tmp\\D\ <= (not \pwmStepper_1:PWMUDB:tc_i\);

\pwmStepper_1:PWMUDB:dith_count_1\\D\ <= ((not \pwmStepper_1:PWMUDB:dith_count_1\ and \pwmStepper_1:PWMUDB:tc_i\ and \pwmStepper_1:PWMUDB:dith_count_0\)
	OR (not \pwmStepper_1:PWMUDB:dith_count_0\ and \pwmStepper_1:PWMUDB:dith_count_1\)
	OR (not \pwmStepper_1:PWMUDB:tc_i\ and \pwmStepper_1:PWMUDB:dith_count_1\));

\pwmStepper_1:PWMUDB:dith_count_0\\D\ <= ((not \pwmStepper_1:PWMUDB:dith_count_0\ and \pwmStepper_1:PWMUDB:tc_i\)
	OR (not \pwmStepper_1:PWMUDB:tc_i\ and \pwmStepper_1:PWMUDB:dith_count_0\));

\pwmStepper_1:PWMUDB:cmp1_status\ <= ((not \pwmStepper_1:PWMUDB:prevCompare1\ and \pwmStepper_1:PWMUDB:cmp1_less\));

\pwmStepper_1:PWMUDB:status_2\ <= ((\pwmStepper_1:PWMUDB:runmode_enable\ and \pwmStepper_1:PWMUDB:tc_i\));

\pwmStepper_1:PWMUDB:pwm_i\ <= ((\pwmStepper_1:PWMUDB:runmode_enable\ and \pwmStepper_1:PWMUDB:cmp1_less\));

\pwmStepper_2:PWMUDB:sc_kill_tmp\\D\ <= (not \pwmStepper_2:PWMUDB:tc_i\);

\pwmStepper_2:PWMUDB:dith_count_1\\D\ <= ((not \pwmStepper_2:PWMUDB:dith_count_1\ and \pwmStepper_2:PWMUDB:tc_i\ and \pwmStepper_2:PWMUDB:dith_count_0\)
	OR (not \pwmStepper_2:PWMUDB:dith_count_0\ and \pwmStepper_2:PWMUDB:dith_count_1\)
	OR (not \pwmStepper_2:PWMUDB:tc_i\ and \pwmStepper_2:PWMUDB:dith_count_1\));

\pwmStepper_2:PWMUDB:dith_count_0\\D\ <= ((not \pwmStepper_2:PWMUDB:dith_count_0\ and \pwmStepper_2:PWMUDB:tc_i\)
	OR (not \pwmStepper_2:PWMUDB:tc_i\ and \pwmStepper_2:PWMUDB:dith_count_0\));

\pwmStepper_2:PWMUDB:cmp1_status\ <= ((not \pwmStepper_2:PWMUDB:prevCompare1\ and \pwmStepper_2:PWMUDB:cmp1_less\));

\pwmStepper_2:PWMUDB:status_2\ <= ((\pwmStepper_2:PWMUDB:runmode_enable\ and \pwmStepper_2:PWMUDB:tc_i\));

\pwmStepper_2:PWMUDB:pwm_i\ <= ((\pwmStepper_2:PWMUDB:runmode_enable\ and \pwmStepper_2:PWMUDB:cmp1_less\));

\pwmFan_2:PWMUDB:sc_kill_tmp\\D\ <= (not \pwmFan_2:PWMUDB:tc_i\);

\pwmFan_2:PWMUDB:dith_count_1\\D\ <= ((not \pwmFan_2:PWMUDB:dith_count_1\ and \pwmFan_2:PWMUDB:tc_i\ and \pwmFan_2:PWMUDB:dith_count_0\)
	OR (not \pwmFan_2:PWMUDB:dith_count_0\ and \pwmFan_2:PWMUDB:dith_count_1\)
	OR (not \pwmFan_2:PWMUDB:tc_i\ and \pwmFan_2:PWMUDB:dith_count_1\));

\pwmFan_2:PWMUDB:dith_count_0\\D\ <= ((not \pwmFan_2:PWMUDB:dith_count_0\ and \pwmFan_2:PWMUDB:tc_i\)
	OR (not \pwmFan_2:PWMUDB:tc_i\ and \pwmFan_2:PWMUDB:dith_count_0\));

\pwmFan_2:PWMUDB:cmp1_status\ <= ((not \pwmFan_2:PWMUDB:prevCompare1\ and \pwmFan_2:PWMUDB:cmp1_less\));

\pwmFan_2:PWMUDB:status_2\ <= ((\pwmFan_2:PWMUDB:runmode_enable\ and \pwmFan_2:PWMUDB:tc_i\));

\pwmFan_2:PWMUDB:pwm_i\ <= ((\pwmFan_2:PWMUDB:runmode_enable\ and \pwmFan_2:PWMUDB:cmp1_less\));

Net_9885 <= ((Net_1702 and Net_10144));

Net_10392 <= ((Net_10388 and Net_10371));

Net_10391 <= ((not Net_10371 and Net_10388));

\TimerPID:TimerUDB:status_tc\ <= ((\TimerPID:TimerUDB:control_7\ and \TimerPID:TimerUDB:per_zero\));

\Peltier1_PWM_Ctrl:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11002,
		enable=>one,
		clock_out=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\);
\Peltier1_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Peltier1_PWM_Ctrl:PWMUDB:control_7\, \Peltier1_PWM_Ctrl:PWMUDB:control_6\, \Peltier1_PWM_Ctrl:PWMUDB:control_5\, \Peltier1_PWM_Ctrl:PWMUDB:control_4\,
			\Peltier1_PWM_Ctrl:PWMUDB:control_3\, \Peltier1_PWM_Ctrl:PWMUDB:control_2\, \Peltier1_PWM_Ctrl:PWMUDB:control_1\, \Peltier1_PWM_Ctrl:PWMUDB:control_0\));
\Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Peltier1_PWM_Ctrl:PWMUDB:status_5\, zero, \Peltier1_PWM_Ctrl:PWMUDB:status_3\,
			\Peltier1_PWM_Ctrl:PWMUDB:status_2\, \Peltier1_PWM_Ctrl:PWMUDB:status_1\, \Peltier1_PWM_Ctrl:PWMUDB:status_0\),
		interrupt=>\Peltier1_PWM_Ctrl:Net_55\);
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Peltier1_PWM_Ctrl:PWMUDB:tc_i\, \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Peltier1_PWM_Ctrl:PWMUDB:nc2\,
		cl0=>\Peltier1_PWM_Ctrl:PWMUDB:nc3\,
		z0=>\Peltier1_PWM_Ctrl:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Peltier1_PWM_Ctrl:PWMUDB:nc4\,
		cl1=>\Peltier1_PWM_Ctrl:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Peltier1_PWM_Ctrl:PWMUDB:nc6\,
		f1_blk_stat=>\Peltier1_PWM_Ctrl:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Peltier1_PWM_Ctrl:PWMUDB:tc_i\, \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Peltier1_PWM_Ctrl:PWMUDB:cmp1_eq\,
		cl0=>\Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\,
		z0=>\Peltier1_PWM_Ctrl:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Peltier1_PWM_Ctrl:PWMUDB:cmp2_eq\,
		cl1=>\Peltier1_PWM_Ctrl:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Peltier1_PWM_Ctrl:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Peltier1_PWM_Ctrl:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_1\, \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Peltier1_PWM_Ctrl:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\UART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\UART:ept_int_0\);
\UART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\UART:Net_81\);
\UART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\UART:Net_79\);
\UART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\UART:ept_int_2\);
\UART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\UART:ept_int_1\);
\UART:Clock_vbus\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/03f503a7-085a-4304-b786-de885b1c2f21",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_1784\,
		dig_domain_out=>open);
\UART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\UART:Net_1010\);
\UART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\UART:tmpFB_0__Dm_net_0\),
		analog=>\UART:Net_597\,
		io=>(\UART:tmpIO_0__Dm_net_0\),
		siovref=>(\UART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__Dm_net_0\);
\UART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\UART:tmpFB_0__Dp_net_0\),
		analog=>\UART:Net_1000\,
		io=>(\UART:tmpIO_0__Dp_net_0\),
		siovref=>(\UART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:Net_1010\);
\UART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\UART:Net_1000\,
		dm=>\UART:Net_597\,
		sof_int=>Net_1441,
		arb_int=>\UART:Net_79\,
		usb_int=>\UART:Net_81\,
		ept_int=>(\UART:ept_int_8\, \UART:ept_int_7\, \UART:ept_int_6\, \UART:ept_int_5\,
			\UART:ept_int_4\, \UART:ept_int_3\, \UART:ept_int_2\, \UART:ept_int_1\,
			\UART:ept_int_0\),
		ord_int=>\UART:Net_95\,
		dma_req=>(\UART:dma_req_7\, \UART:dma_req_6\, \UART:dma_req_5\, \UART:dma_req_4\,
			\UART:dma_req_3\, \UART:dma_req_2\, \UART:dma_req_1\, \UART:dma_req_0\),
		dma_termin=>\UART:Net_824\);
\UART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\UART:ept_int_3\);
\UART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1441);
\Peltier2_PWM_Ctrl:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11002,
		enable=>one,
		clock_out=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\);
\Peltier2_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Peltier2_PWM_Ctrl:PWMUDB:control_7\, \Peltier2_PWM_Ctrl:PWMUDB:control_6\, \Peltier2_PWM_Ctrl:PWMUDB:control_5\, \Peltier2_PWM_Ctrl:PWMUDB:control_4\,
			\Peltier2_PWM_Ctrl:PWMUDB:control_3\, \Peltier2_PWM_Ctrl:PWMUDB:control_2\, \Peltier2_PWM_Ctrl:PWMUDB:control_1\, \Peltier2_PWM_Ctrl:PWMUDB:control_0\));
\Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Peltier2_PWM_Ctrl:PWMUDB:status_5\, zero, \Peltier2_PWM_Ctrl:PWMUDB:status_3\,
			\Peltier2_PWM_Ctrl:PWMUDB:status_2\, \Peltier2_PWM_Ctrl:PWMUDB:status_1\, \Peltier2_PWM_Ctrl:PWMUDB:status_0\),
		interrupt=>\Peltier2_PWM_Ctrl:Net_55\);
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Peltier2_PWM_Ctrl:PWMUDB:tc_i\, \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Peltier2_PWM_Ctrl:PWMUDB:nc2\,
		cl0=>\Peltier2_PWM_Ctrl:PWMUDB:nc3\,
		z0=>\Peltier2_PWM_Ctrl:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Peltier2_PWM_Ctrl:PWMUDB:nc4\,
		cl1=>\Peltier2_PWM_Ctrl:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Peltier2_PWM_Ctrl:PWMUDB:nc6\,
		f1_blk_stat=>\Peltier2_PWM_Ctrl:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Peltier2_PWM_Ctrl:PWMUDB:tc_i\, \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Peltier2_PWM_Ctrl:PWMUDB:cmp1_eq\,
		cl0=>\Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\,
		z0=>\Peltier2_PWM_Ctrl:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Peltier2_PWM_Ctrl:PWMUDB:cmp2_eq\,
		cl1=>\Peltier2_PWM_Ctrl:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Peltier2_PWM_Ctrl:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Peltier2_PWM_Ctrl:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_1\, \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Peltier2_PWM_Ctrl:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\pwmFan_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6102,
		enable=>one,
		clock_out=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\);
\pwmFan_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\pwmFan_1:PWMUDB:control_7\, \pwmFan_1:PWMUDB:control_6\, \pwmFan_1:PWMUDB:control_5\, \pwmFan_1:PWMUDB:control_4\,
			\pwmFan_1:PWMUDB:control_3\, \pwmFan_1:PWMUDB:control_2\, \pwmFan_1:PWMUDB:control_1\, \pwmFan_1:PWMUDB:control_0\));
\pwmFan_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \pwmFan_1:PWMUDB:status_5\, zero, \pwmFan_1:PWMUDB:status_3\,
			\pwmFan_1:PWMUDB:status_2\, \pwmFan_1:PWMUDB:status_1\, \pwmFan_1:PWMUDB:status_0\),
		interrupt=>\pwmFan_1:Net_55\);
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\pwmFan_1:PWMUDB:tc_i\, \pwmFan_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pwmFan_1:PWMUDB:cmp1_eq\,
		cl0=>\pwmFan_1:PWMUDB:cmp1_less\,
		z0=>\pwmFan_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\pwmFan_1:PWMUDB:cmp2_eq\,
		cl1=>\pwmFan_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\pwmFan_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\pwmFan_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmFan_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
PELTIER1_Heat:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_10209,
		fb=>(tmpFB_0__PELTIER1_Heat_net_0),
		analog=>(open),
		io=>(tmpIO_0__PELTIER1_Heat_net_0),
		siovref=>(tmpSIOVREF__PELTIER1_Heat_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PELTIER1_Heat_net_0);
PELTIER1_Cool:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cab701a1-f2e6-4ee5-9214-5ee07b2dc9a5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_9885,
		fb=>(tmpFB_0__PELTIER1_Cool_net_0),
		analog=>(open),
		io=>(tmpIO_0__PELTIER1_Cool_net_0),
		siovref=>(tmpSIOVREF__PELTIER1_Cool_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PELTIER1_Cool_net_0);
\Peltier1_Ctrl:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Peltier1_Ctrl:control_7\, \Peltier1_Ctrl:control_6\, \Peltier1_Ctrl:control_5\, \Peltier1_Ctrl:control_4\,
			\Peltier1_Ctrl:control_3\, \Peltier1_Ctrl:control_2\, \Peltier1_Ctrl:control_1\, Net_10144));
Stepper1_Output:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e79adde5-1bab-4f74-afac-c9b639eea6cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1600,
		fb=>(tmpFB_0__Stepper1_Output_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper1_Output_net_0),
		siovref=>(tmpSIOVREF__Stepper1_Output_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper1_Output_net_0);
\pwmStepper_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6102,
		enable=>one,
		clock_out=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\);
\pwmStepper_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\pwmStepper_1:PWMUDB:control_7\, \pwmStepper_1:PWMUDB:control_6\, \pwmStepper_1:PWMUDB:control_5\, \pwmStepper_1:PWMUDB:control_4\,
			\pwmStepper_1:PWMUDB:control_3\, \pwmStepper_1:PWMUDB:control_2\, \pwmStepper_1:PWMUDB:control_1\, \pwmStepper_1:PWMUDB:control_0\));
\pwmStepper_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \pwmStepper_1:PWMUDB:status_5\, zero, \pwmStepper_1:PWMUDB:status_3\,
			\pwmStepper_1:PWMUDB:status_2\, \pwmStepper_1:PWMUDB:status_1\, \pwmStepper_1:PWMUDB:status_0\),
		interrupt=>\pwmStepper_1:Net_55\);
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\pwmStepper_1:PWMUDB:tc_i\, \pwmStepper_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pwmStepper_1:PWMUDB:cmp1_eq\,
		cl0=>\pwmStepper_1:PWMUDB:cmp1_less\,
		z0=>\pwmStepper_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\pwmStepper_1:PWMUDB:cmp2_eq\,
		cl1=>\pwmStepper_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\pwmStepper_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\pwmStepper_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmStepper_1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"91977fd4-9879-4c73-9fcb-89f5a376c02c",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6102,
		dig_domain_out=>open);
fanPeltier1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"941bb1c5-4640-4fa7-8dd3-a5c4aba737ef",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_3597,
		fb=>(tmpFB_0__fanPeltier1_net_0),
		analog=>(open),
		io=>(tmpIO_0__fanPeltier1_net_0),
		siovref=>(tmpSIOVREF__fanPeltier1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fanPeltier1_net_0);
timer_clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"aa6875ba-636c-477c-9c01-1be6dd313619",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11002,
		dig_domain_out=>open);
CAN_Standby:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff7882a2-856a-42f8-96a3-526398ce3309",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CAN_Standby_net_0),
		analog=>(open),
		io=>(tmpIO_0__CAN_Standby_net_0),
		siovref=>(tmpSIOVREF__CAN_Standby_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAN_Standby_net_0);
Can_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8bbaf414-59fc-40af-9c49-7b804cb4450f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_10762,
		fb=>(tmpFB_0__Can_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Can_Enable_net_0),
		siovref=>(tmpSIOVREF__Can_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Can_Enable_net_0);
\CAN_1:Clock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CAN_1:Net_25\,
		dig_domain_out=>open);
\CAN_1:CanIP\:cy_psoc3_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>\CAN_1:Net_25\,
		can_rx=>Net_11,
		can_tx=>Net_6106,
		can_tx_en=>Net_10762,
		interrupt=>Net_10763);
\CAN_1:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_10763);
TX_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6106,
		fb=>(tmpFB_0__TX_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_1_net_0),
		siovref=>(tmpSIOVREF__TX_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_1_net_0);
fanPeltier2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"315329fc-963f-471a-9107-9c573846db26",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6281,
		fb=>(tmpFB_0__fanPeltier2_net_0),
		analog=>(open),
		io=>(tmpIO_0__fanPeltier2_net_0),
		siovref=>(tmpSIOVREF__fanPeltier2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fanPeltier2_net_0);
\pwmStepper_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6102,
		enable=>one,
		clock_out=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\);
\pwmStepper_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\pwmStepper_2:PWMUDB:control_7\, \pwmStepper_2:PWMUDB:control_6\, \pwmStepper_2:PWMUDB:control_5\, \pwmStepper_2:PWMUDB:control_4\,
			\pwmStepper_2:PWMUDB:control_3\, \pwmStepper_2:PWMUDB:control_2\, \pwmStepper_2:PWMUDB:control_1\, \pwmStepper_2:PWMUDB:control_0\));
\pwmStepper_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \pwmStepper_2:PWMUDB:status_5\, zero, \pwmStepper_2:PWMUDB:status_3\,
			\pwmStepper_2:PWMUDB:status_2\, \pwmStepper_2:PWMUDB:status_1\, \pwmStepper_2:PWMUDB:status_0\),
		interrupt=>\pwmStepper_2:Net_55\);
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\pwmStepper_2:PWMUDB:tc_i\, \pwmStepper_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pwmStepper_2:PWMUDB:nc2\,
		cl0=>\pwmStepper_2:PWMUDB:nc3\,
		z0=>\pwmStepper_2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\pwmStepper_2:PWMUDB:nc4\,
		cl1=>\pwmStepper_2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\pwmStepper_2:PWMUDB:nc6\,
		f1_blk_stat=>\pwmStepper_2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\pwmStepper_2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\pwmStepper_2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\pwmStepper_2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\pwmStepper_2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cap_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\pwmStepper_2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\pwmStepper_2:PWMUDB:tc_i\, \pwmStepper_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pwmStepper_2:PWMUDB:cmp1_eq\,
		cl0=>\pwmStepper_2:PWMUDB:cmp1_less\,
		z0=>\pwmStepper_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\pwmStepper_2:PWMUDB:cmp2_eq\,
		cl1=>\pwmStepper_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\pwmStepper_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\pwmStepper_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\pwmStepper_2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\pwmStepper_2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\pwmStepper_2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\pwmStepper_2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\pwmStepper_2:PWMUDB:sP16:pwmdp:cap_1\, \pwmStepper_2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\pwmStepper_2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmStepper_2:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
Stepper2_Output:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ce52d08-e653-4ed6-8f82-adfd3968055e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6293,
		fb=>(tmpFB_0__Stepper2_Output_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper2_Output_net_0),
		siovref=>(tmpSIOVREF__Stepper2_Output_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper2_Output_net_0);
\pwmFan_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6102,
		enable=>one,
		clock_out=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\);
\pwmFan_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\pwmFan_2:PWMUDB:control_7\, \pwmFan_2:PWMUDB:control_6\, \pwmFan_2:PWMUDB:control_5\, \pwmFan_2:PWMUDB:control_4\,
			\pwmFan_2:PWMUDB:control_3\, \pwmFan_2:PWMUDB:control_2\, \pwmFan_2:PWMUDB:control_1\, \pwmFan_2:PWMUDB:control_0\));
\pwmFan_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \pwmFan_2:PWMUDB:status_5\, zero, \pwmFan_2:PWMUDB:status_3\,
			\pwmFan_2:PWMUDB:status_2\, \pwmFan_2:PWMUDB:status_1\, \pwmFan_2:PWMUDB:status_0\),
		interrupt=>\pwmFan_2:Net_55\);
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\pwmFan_2:PWMUDB:tc_i\, \pwmFan_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pwmFan_2:PWMUDB:cmp1_eq\,
		cl0=>\pwmFan_2:PWMUDB:cmp1_less\,
		z0=>\pwmFan_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\pwmFan_2:PWMUDB:cmp2_eq\,
		cl1=>\pwmFan_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\pwmFan_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\pwmFan_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmFan_2:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Stepper2_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ed43293-8e57-4bf8-a66e-7c7a6cda2d17",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper2_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper2_Enable_net_0),
		siovref=>(tmpSIOVREF__Stepper2_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper2_Enable_net_0);
Stepper1_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34cdbb00-4505-42bc-9697-e0f913bfae40",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper1_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper1_Enable_net_0),
		siovref=>(tmpSIOVREF__Stepper1_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper1_Enable_net_0);
fanPeltier2_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"82b2c2d1-9ff5-4386-bae2-7cb23c6a56ee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__fanPeltier2_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__fanPeltier2_Enable_net_0),
		siovref=>(tmpSIOVREF__fanPeltier2_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fanPeltier2_Enable_net_0);
fanPeltier1_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b5e84bd-fc58-4ac1-ae32-3efb4b081c69",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__fanPeltier1_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__fanPeltier1_Enable_net_0),
		siovref=>(tmpSIOVREF__fanPeltier1_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fanPeltier1_Enable_net_0);
Peltier1_Enable_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7557541e-3e7a-4894-86d2-33ce60b5719f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_9371,
		fb=>(tmpFB_0__Peltier1_Enable_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Peltier1_Enable_1_net_0),
		siovref=>(tmpSIOVREF__Peltier1_Enable_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Peltier1_Enable_1_net_0);
Peltier1_Enable_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81433400-da8e-49f6-beee-58de713f5f66",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_9371,
		fb=>(tmpFB_0__Peltier1_Enable_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Peltier1_Enable_2_net_0),
		siovref=>(tmpSIOVREF__Peltier1_Enable_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Peltier1_Enable_2_net_0);
Peltier2_Enable_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f521279d-9ec9-4068-80e0-981e51758369",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_9373,
		fb=>(tmpFB_0__Peltier2_Enable_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Peltier2_Enable_1_net_0),
		siovref=>(tmpSIOVREF__Peltier2_Enable_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Peltier2_Enable_1_net_0);
Peltier2_Enable_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"26f453c9-c69c-4410-8a97-35806466a2b1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_9373,
		fb=>(tmpFB_0__Peltier2_Enable_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Peltier2_Enable_2_net_0),
		siovref=>(tmpSIOVREF__Peltier2_Enable_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Peltier2_Enable_2_net_0);
\Peltier_Enable:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Peltier_Enable:control_7\, \Peltier_Enable:control_6\, \Peltier_Enable:control_5\, \Peltier_Enable:control_4\,
			\Peltier_Enable:control_3\, \Peltier_Enable:control_2\, Net_9373, Net_9371));
PELTIER2_Heat:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a8dad50-f822-465c-94b6-bb02dd71688e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_10391,
		fb=>(tmpFB_0__PELTIER2_Heat_net_0),
		analog=>(open),
		io=>(tmpIO_0__PELTIER2_Heat_net_0),
		siovref=>(tmpSIOVREF__PELTIER2_Heat_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PELTIER2_Heat_net_0);
PELTIER2_Cool:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb20f51c-16c2-4d74-a630-1c63e5e01390",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_10392,
		fb=>(tmpFB_0__PELTIER2_Cool_net_0),
		analog=>(open),
		io=>(tmpIO_0__PELTIER2_Cool_net_0),
		siovref=>(tmpSIOVREF__PELTIER2_Cool_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PELTIER2_Cool_net_0);
\Peltier2_Ctrl:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Peltier2_Ctrl:control_7\, \Peltier2_Ctrl:control_6\, \Peltier2_Ctrl:control_5\, \Peltier2_Ctrl:control_4\,
			\Peltier2_Ctrl:control_3\, \Peltier2_Ctrl:control_2\, \Peltier2_Ctrl:control_1\, Net_10371));
RX_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_11,
		analog=>(open),
		io=>(tmpIO_0__RX_1_net_0),
		siovref=>(tmpSIOVREF__RX_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_1_net_0);
Stepper2_Step_SizeB2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7b46250c-5001-4171-b51d-7a8ce02d3fc6",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper2_Step_SizeB2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper2_Step_SizeB2_net_0),
		siovref=>(tmpSIOVREF__Stepper2_Step_SizeB2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper2_Step_SizeB2_net_0);
Stepper2_Step_SizeA2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9cdd8210-2cc4-4966-b8b9-deb9a4798a0f",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper2_Step_SizeA2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper2_Step_SizeA2_net_0),
		siovref=>(tmpSIOVREF__Stepper2_Step_SizeA2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper2_Step_SizeA2_net_0);
Stepper1_Dir:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2178b1a1-7fc5-49f7-b87e-e1f9130dc04e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper1_Dir_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper1_Dir_net_0),
		siovref=>(tmpSIOVREF__Stepper1_Dir_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper1_Dir_net_0);
Stepper1_Step_SizeA1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee47a6c1-77a3-4404-bea3-01f0b2d67bd2",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper1_Step_SizeA1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper1_Step_SizeA1_net_0),
		siovref=>(tmpSIOVREF__Stepper1_Step_SizeA1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper1_Step_SizeA1_net_0);
Stepper1_Step_SizeB1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12a3d92e-5b27-43e4-8a29-9eee767f943f",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper1_Step_SizeB1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper1_Step_SizeB1_net_0),
		siovref=>(tmpSIOVREF__Stepper1_Step_SizeB1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper1_Step_SizeB1_net_0);
isr_Stepper2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_12647);
VTherm:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e2c6851f-50b5-4803-9ba8-bddb985f9ca0",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__VTherm_net_0),
		analog=>Net_11097,
		io=>(tmpIO_0__VTherm_net_0),
		siovref=>(tmpSIOVREF__VTherm_net_0),
		annotation=>Net_11076,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VTherm_net_0);
\ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_244\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC:Net_690\, \ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC:Net_20\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_11097,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"44c6c670-8ba8-410b-9ca0-4ed52533bf65/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>\ADC:Net_20\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_11118);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"44c6c670-8ba8-410b-9ca0-4ed52533bf65/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"357142857.142857",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_11118);
\TimerPID:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11137,
		enable=>one,
		clock_out=>\TimerPID:TimerUDB:ClockOutFromEnBlock\);
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11137,
		enable=>one,
		clock_out=>\TimerPID:TimerUDB:Clk_Ctl_i\);
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TimerPID:TimerUDB:Clk_Ctl_i\,
		control=>(\TimerPID:TimerUDB:control_7\, \TimerPID:TimerUDB:control_6\, \TimerPID:TimerUDB:control_5\, \TimerPID:TimerUDB:control_4\,
			\TimerPID:TimerUDB:control_3\, \TimerPID:TimerUDB:control_2\, \TimerPID:TimerUDB:control_1\, \TimerPID:TimerUDB:control_0\));
\TimerPID:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \TimerPID:TimerUDB:status_3\,
			\TimerPID:TimerUDB:status_2\, zero, \TimerPID:TimerUDB:status_tc\),
		interrupt=>\TimerPID:Net_55\);
\TimerPID:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TimerPID:TimerUDB:control_7\, \TimerPID:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TimerPID:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TimerPID:TimerUDB:nc6\,
		f0_blk_stat=>\TimerPID:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TimerPID:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TimerPID:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\TimerPID:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\TimerPID:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_eq0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_lt0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_zero0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_ff0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TimerPID:TimerUDB:sT24:timerdp:cap0_1\, \TimerPID:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TimerPID:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TimerPID:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TimerPID:TimerUDB:control_7\, \TimerPID:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TimerPID:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TimerPID:TimerUDB:nc5\,
		f0_blk_stat=>\TimerPID:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TimerPID:TimerUDB:sT24:timerdp:carry0\,
		co=>\TimerPID:TimerUDB:sT24:timerdp:carry1\,
		sir=>\TimerPID:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\TimerPID:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\TimerPID:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\TimerPID:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\TimerPID:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\TimerPID:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_eq0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_eq1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_lt0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_lt1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_zero0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_zero1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_ff0_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_ff1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\TimerPID:TimerUDB:sT24:timerdp:cap0_1\, \TimerPID:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\TimerPID:TimerUDB:sT24:timerdp:cap1_1\, \TimerPID:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\TimerPID:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\TimerPID:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TimerPID:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TimerPID:TimerUDB:control_7\, \TimerPID:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TimerPID:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TimerPID:TimerUDB:status_3\,
		f0_blk_stat=>\TimerPID:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TimerPID:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\TimerPID:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\TimerPID:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TimerPID:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_eq1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_lt1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_zero1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\TimerPID:TimerUDB:sT24:timerdp:cmp_ff1_1\, \TimerPID:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\TimerPID:TimerUDB:sT24:timerdp:cap1_1\, \TimerPID:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\TimerPID:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5b28cec3-3561-4bdc-a423-348da832e26c",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11137,
		dig_domain_out=>open);
isr_Stepper1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_12646);
isr_pid:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_11183);
Stepper2_Dir:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b9744dfe-20ba-41a9-95a0-69ebe453c2cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Stepper2_Dir_net_0),
		analog=>(open),
		io=>(tmpIO_0__Stepper2_Dir_net_0),
		siovref=>(tmpSIOVREF__Stepper2_Dir_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Stepper2_Dir_net_0);
\Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:min_kill_reg\);
\Peltier1_PWM_Ctrl:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:prevCapture\);
\Peltier1_PWM_Ctrl:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:trig_last\);
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\);
\Peltier1_PWM_Ctrl:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:sc_kill_tmp\);
\Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:ltch_kill_reg\);
\Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:dith_count_1\);
\Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:dith_count_0\);
\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:cmp1_less\,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\);
\Peltier1_PWM_Ctrl:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:status_0\);
\Peltier1_PWM_Ctrl:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:status_1\);
\Peltier1_PWM_Ctrl:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:status_5\);
\Peltier1_PWM_Ctrl:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:pwm_i\,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1702);
\Peltier1_PWM_Ctrl:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:pwm1_i_reg\);
\Peltier1_PWM_Ctrl:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:pwm2_i_reg\);
\Peltier1_PWM_Ctrl:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Peltier1_PWM_Ctrl:PWMUDB:status_2\,
		clk=>\Peltier1_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier1_PWM_Ctrl:PWMUDB:tc_i_reg\);
\Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:min_kill_reg\);
\Peltier2_PWM_Ctrl:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:prevCapture\);
\Peltier2_PWM_Ctrl:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:trig_last\);
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\);
\Peltier2_PWM_Ctrl:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:sc_kill_tmp\);
\Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:ltch_kill_reg\);
\Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:dith_count_1\);
\Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:dith_count_0\);
\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:cmp1_less\,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\);
\Peltier2_PWM_Ctrl:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:status_0\);
\Peltier2_PWM_Ctrl:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:status_1\);
\Peltier2_PWM_Ctrl:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:status_5\);
\Peltier2_PWM_Ctrl:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:pwm_i\,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_10388);
\Peltier2_PWM_Ctrl:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:pwm1_i_reg\);
\Peltier2_PWM_Ctrl:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:pwm2_i_reg\);
\Peltier2_PWM_Ctrl:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Peltier2_PWM_Ctrl:PWMUDB:status_2\,
		clk=>\Peltier2_PWM_Ctrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\Peltier2_PWM_Ctrl:PWMUDB:tc_i_reg\);
\pwmFan_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:min_kill_reg\);
\pwmFan_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:prevCapture\);
\pwmFan_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:trig_last\);
\pwmFan_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\pwmFan_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:runmode_enable\);
\pwmFan_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\pwmFan_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:sc_kill_tmp\);
\pwmFan_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:ltch_kill_reg\);
\pwmFan_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\pwmFan_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:dith_count_1\);
\pwmFan_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\pwmFan_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:dith_count_0\);
\pwmFan_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\pwmFan_1:PWMUDB:cmp1_less\,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:prevCompare1\);
\pwmFan_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\pwmFan_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:status_0\);
\pwmFan_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:status_1\);
\pwmFan_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:status_5\);
\pwmFan_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\pwmFan_1:PWMUDB:pwm_i\,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3597);
\pwmFan_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:pwm1_i_reg\);
\pwmFan_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:pwm2_i_reg\);
\pwmFan_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\pwmFan_1:PWMUDB:status_2\,
		clk=>\pwmFan_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_1:PWMUDB:tc_i_reg\);
\pwmStepper_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:min_kill_reg\);
\pwmStepper_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:prevCapture\);
\pwmStepper_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:trig_last\);
\pwmStepper_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:runmode_enable\);
\pwmStepper_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:sc_kill_tmp\);
\pwmStepper_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:ltch_kill_reg\);
\pwmStepper_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:dith_count_1\);
\pwmStepper_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:dith_count_0\);
\pwmStepper_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:cmp1_less\,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:prevCompare1\);
\pwmStepper_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:status_0\);
\pwmStepper_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:status_1\);
\pwmStepper_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:status_5\);
\pwmStepper_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:pwm_i\,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1600);
\pwmStepper_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:pwm1_i_reg\);
\pwmStepper_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_1:PWMUDB:pwm2_i_reg\);
\pwmStepper_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\pwmStepper_1:PWMUDB:status_2\,
		clk=>\pwmStepper_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_12646);
\pwmStepper_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:min_kill_reg\);
\pwmStepper_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:prevCapture\);
\pwmStepper_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:trig_last\);
\pwmStepper_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:runmode_enable\);
\pwmStepper_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:sc_kill_tmp\);
\pwmStepper_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:ltch_kill_reg\);
\pwmStepper_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:dith_count_1\);
\pwmStepper_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:dith_count_0\);
\pwmStepper_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:cmp1_less\,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:prevCompare1\);
\pwmStepper_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:status_0\);
\pwmStepper_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:status_1\);
\pwmStepper_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:status_5\);
\pwmStepper_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:pwm_i\,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_6293);
\pwmStepper_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:pwm1_i_reg\);
\pwmStepper_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmStepper_2:PWMUDB:pwm2_i_reg\);
\pwmStepper_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\pwmStepper_2:PWMUDB:status_2\,
		clk=>\pwmStepper_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_12647);
\pwmFan_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:min_kill_reg\);
\pwmFan_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:prevCapture\);
\pwmFan_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:trig_last\);
\pwmFan_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\pwmFan_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:runmode_enable\);
\pwmFan_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\pwmFan_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:sc_kill_tmp\);
\pwmFan_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:ltch_kill_reg\);
\pwmFan_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\pwmFan_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:dith_count_1\);
\pwmFan_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\pwmFan_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:dith_count_0\);
\pwmFan_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\pwmFan_2:PWMUDB:cmp1_less\,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:prevCompare1\);
\pwmFan_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\pwmFan_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:status_0\);
\pwmFan_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:status_1\);
\pwmFan_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:status_5\);
\pwmFan_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\pwmFan_2:PWMUDB:pwm_i\,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_6281);
\pwmFan_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:pwm1_i_reg\);
\pwmFan_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:pwm2_i_reg\);
\pwmFan_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\pwmFan_2:PWMUDB:status_2\,
		clk=>\pwmFan_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmFan_2:PWMUDB:tc_i_reg\);
\TimerPID:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerPID:TimerUDB:capture_last\);
\TimerPID:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TimerPID:TimerUDB:status_tc\,
		clk=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_11183);
\TimerPID:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\TimerPID:TimerUDB:control_7\,
		clk=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerPID:TimerUDB:hwEnable_reg\);
\TimerPID:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerPID:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerPID:TimerUDB:capture_out_reg_i\);

END R_T_L;
