Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Feb 13 16:22:10 2026
| Host         : 4b5dc996c03e running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file z80_top_timing_summary_routed.rpt -pb z80_top_timing_summary_routed.pb -rpx z80_top_timing_summary_routed.rpx -warn_on_violation
| Design       : z80_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  167         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (314)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: CLK_b (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: execute_/counter_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (314)
--------------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  342          inf        0.000                      0                  342           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           342 Endpoints
Min Delay           342 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 execute_/MREQ_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 3.062ns (51.342%)  route 2.902ns (48.658%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  execute_/MREQ_b_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  execute_/MREQ_b_reg/Q
                         net (fo=10, routed)          2.902     3.358    D_IOBUF[7]_inst/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.606     5.964 r  D_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.964    D[7]
    P17                                                               r  D[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/MREQ_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.064ns (52.593%)  route 2.762ns (47.407%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  execute_/MREQ_b_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  execute_/MREQ_b_reg/Q
                         net (fo=10, routed)          2.762     3.218    D_IOBUF[6]_inst/T
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.608     5.826 r  D_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.826    D[6]
    P18                                                               r  D[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/PC_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 1.659ns (28.508%)  route 4.160ns (71.491%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  execute_/counter_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  execute_/counter_reg/Q
                         net (fo=46, routed)          2.338     2.794    execute__n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.890 r  B_reg[7]_i_1/O
                         net (fo=65, routed)          1.822     4.712    execute_/counter_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.262 r  execute_/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    execute_/PC_reg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  execute_/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    execute_/PC_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  execute_/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    execute_/PC_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.819 r  execute_/PC_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.819    execute_/PC_reg[12]_i_1_n_6
    SLICE_X2Y14          FDRE                                         r  execute_/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 1.651ns (28.410%)  route 4.160ns (71.590%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  execute_/counter_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  execute_/counter_reg/Q
                         net (fo=46, routed)          2.338     2.794    execute__n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.890 r  B_reg[7]_i_1/O
                         net (fo=65, routed)          1.822     4.712    execute_/counter_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.262 r  execute_/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    execute_/PC_reg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  execute_/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    execute_/PC_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  execute_/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    execute_/PC_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.811 r  execute_/PC_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.811    execute_/PC_reg[12]_i_1_n_4
    SLICE_X2Y14          FDRE                                         r  execute_/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/PC_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.735ns  (logic 1.575ns (27.461%)  route 4.160ns (72.539%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  execute_/counter_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  execute_/counter_reg/Q
                         net (fo=46, routed)          2.338     2.794    execute__n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.890 r  B_reg[7]_i_1/O
                         net (fo=65, routed)          1.822     4.712    execute_/counter_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.262 r  execute_/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    execute_/PC_reg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  execute_/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    execute_/PC_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  execute_/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    execute_/PC_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.735 r  execute_/PC_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.735    execute_/PC_reg[12]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  execute_/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/PC_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 1.555ns (27.208%)  route 4.160ns (72.792%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  execute_/counter_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  execute_/counter_reg/Q
                         net (fo=46, routed)          2.338     2.794    execute__n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.890 r  B_reg[7]_i_1/O
                         net (fo=65, routed)          1.822     4.712    execute_/counter_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.262 r  execute_/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    execute_/PC_reg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  execute_/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    execute_/PC_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  execute_/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.496    execute_/PC_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.715 r  execute_/PC_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.715    execute_/PC_reg[12]_i_1_n_7
    SLICE_X2Y14          FDRE                                         r  execute_/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/PC_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 1.542ns (27.042%)  route 4.160ns (72.958%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  execute_/counter_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  execute_/counter_reg/Q
                         net (fo=46, routed)          2.338     2.794    execute__n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.890 r  B_reg[7]_i_1/O
                         net (fo=65, routed)          1.822     4.712    execute_/counter_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.262 r  execute_/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    execute_/PC_reg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  execute_/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    execute_/PC_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.702 r  execute_/PC_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.702    execute_/PC_reg[8]_i_1_n_6
    SLICE_X2Y13          FDRE                                         r  execute_/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/PC_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 1.534ns (26.939%)  route 4.160ns (73.061%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  execute_/counter_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  execute_/counter_reg/Q
                         net (fo=46, routed)          2.338     2.794    execute__n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.890 r  B_reg[7]_i_1/O
                         net (fo=65, routed)          1.822     4.712    execute_/counter_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.262 r  execute_/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    execute_/PC_reg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  execute_/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    execute_/PC_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  execute_/PC_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.694    execute_/PC_reg[8]_i_1_n_4
    SLICE_X2Y13          FDRE                                         r  execute_/PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/MREQ_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.684ns  (logic 3.072ns (54.051%)  route 2.612ns (45.949%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  execute_/MREQ_b_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  execute_/MREQ_b_reg/Q
                         net (fo=10, routed)          2.612     3.068    D_IOBUF[5]_inst/T
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.616     5.684 r  D_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.684    D[5]
    R18                                                               r  D[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/PC_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.618ns  (logic 1.458ns (25.951%)  route 4.160ns (74.049%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  execute_/counter_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  execute_/counter_reg/Q
                         net (fo=46, routed)          2.338     2.794    execute__n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.890 r  B_reg[7]_i_1/O
                         net (fo=65, routed)          1.822     4.712    execute_/counter_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.262 r  execute_/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    execute_/PC_reg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  execute_/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.379    execute_/PC_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.618 r  execute_/PC_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.618    execute_/PC_reg[8]_i_1_n_5
    SLICE_X2Y13          FDRE                                         r  execute_/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 execute_/reg_file_/A_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/operandA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.247%)  route 0.127ns (49.753%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  execute_/reg_file_/A_reg[7]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  execute_/reg_file_/A_reg[7]/Q
                         net (fo=2, routed)           0.127     0.255    execute_/reg_file__n_0
    SLICE_X4Y16          FDRE                                         r  execute_/operandA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/reg_file_/A_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/operandA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.160%)  route 0.115ns (44.840%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  execute_/reg_file_/A_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/reg_file_/A_reg[0]/Q
                         net (fo=2, routed)           0.115     0.256    execute_/reg_file__n_7
    SLICE_X6Y15          FDRE                                         r  execute_/operandA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/REG_IN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/reg_file_/W_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.640%)  route 0.117ns (45.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  execute_/REG_IN_reg[6]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/REG_IN_reg[6]/Q
                         net (fo=8, routed)           0.117     0.258    execute_/reg_file_/Q[6]
    SLICE_X7Y18          FDRE                                         r  execute_/reg_file_/W_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/REG_IN_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/reg_file_/W_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.487%)  route 0.118ns (45.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  execute_/REG_IN_reg[4]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/REG_IN_reg[4]/Q
                         net (fo=8, routed)           0.118     0.259    execute_/reg_file_/Q[4]
    SLICE_X6Y18          FDRE                                         r  execute_/reg_file_/W_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/ADDRESS_BUS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.164ns (63.247%)  route 0.095ns (36.753%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  execute_/PC_reg[0]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  execute_/PC_reg[0]/Q
                         net (fo=3, routed)           0.095     0.259    execute_/PC_reg[0]
    SLICE_X3Y11          FDRE                                         r  execute_/ADDRESS_BUS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/REG_IN_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/reg_file_/W_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.385%)  route 0.128ns (47.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  execute_/REG_IN_reg[5]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/REG_IN_reg[5]/Q
                         net (fo=8, routed)           0.128     0.269    execute_/reg_file_/Q[5]
    SLICE_X6Y18          FDRE                                         r  execute_/reg_file_/W_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/REG_IN_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/reg_file_/C_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  execute_/REG_IN_reg[4]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/REG_IN_reg[4]/Q
                         net (fo=8, routed)           0.134     0.275    execute_/reg_file_/Q[4]
    SLICE_X6Y17          FDRE                                         r  execute_/reg_file_/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/REG_IN_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/reg_file_/L_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  execute_/REG_IN_reg[4]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/REG_IN_reg[4]/Q
                         net (fo=8, routed)           0.134     0.275    execute_/reg_file_/Q[4]
    SLICE_X7Y17          FDRE                                         r  execute_/reg_file_/L_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/REG_IN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/reg_file_/C_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.209%)  route 0.134ns (48.791%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  execute_/REG_IN_reg[6]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/REG_IN_reg[6]/Q
                         net (fo=8, routed)           0.134     0.275    execute_/reg_file_/Q[6]
    SLICE_X6Y17          FDRE                                         r  execute_/reg_file_/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execute_/REG_IN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            execute_/reg_file_/L_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.209%)  route 0.134ns (48.791%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  execute_/REG_IN_reg[6]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  execute_/REG_IN_reg[6]/Q
                         net (fo=8, routed)           0.134     0.275    execute_/reg_file_/Q[6]
    SLICE_X7Y17          FDRE                                         r  execute_/reg_file_/L_reg[6]/D
  -------------------------------------------------------------------    -------------------





