# Verilog/SystemVerilog, VHDL, and UVM 

A list of all projects done through coursework and personal projects.
