{
    "AST": {
        "orginal_code": "module c17 (tin,N3,N6,N7,N22,N23);\ninput [1:0]tin;\ninput N3,N6,N7;\noutput N22,N23;\nwire N10,N11,N16,N19;\nnand NAND2_1 (N10, tin[0], N3);\nnand NAND2_2 (N11, N3, N6);\nnand NAND2_3 (N16, tin[1], N11);\nnand NAND2_4 (N19, N11, N7);\nnand NAND2_5 (N22, N10, N16);\nnand NAND2_6 (N23, N16, N19);\nendmodule\n",
        "gate_lib": "module BUF_g(A, Y);\ninput A;\noutput Y;\nassign Y=A;\nendmodule\n\n \nmodule NOT_g(A, Y);\ninput A;\noutput Y;\nassign Y=~A;\nendmodule\n\nmodule AND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y=(A & B);\nendmodule\n\nmodule OR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= (A | B);\nendmodule\n\nmodule NAND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= ~(A & B);\n\nendmodule\n\nmodule NOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A | B);\nendmodule\n\n\nmodule XOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = (A ^ B);\nendmodule\n\nmodule XNOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A ^ B);\nendmodule\n\nmodule DFFcell(C, D, Q);\ninput C, D;\noutput reg Q;\nalways @(posedge C)\n\tQ <= D;\nendmodule\n\n\nmodule DFFRcell(C, D, Q, R);\ninput C, D, R;\noutput reg Q;\nalways @(posedge C, negedge R)\n\tif (!R)\n\t\tQ <= 1'b0;\n\telse\n\t\tQ <= D;\nendmodule\n",
        "gate_level_flattened": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule\n",
        "Bench_format_flattened": "INPUT(N3)\nINPUT(N6)\nINPUT(N7)\nINPUT(tin[0])\nINPUT(tin[1])\nOUTPUT(N22)\nOUTPUT(N23)\n_2_ = NAND(N3,N6)\n_3_ = NAND(tin[1],_2_)\n_0_ = NAND(N7,_2_)\nN23 = NAND(_3_,_0_)\n_1_ = NAND(tin[0],N3)\nN22 = NAND(_3_,_1_)\n",
        "gate_level_not_flattened": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule\n",
        "top_module_name": "c17",
        "Total_number_of_modules": 1,
        "LL_gatelevel_verilog": "module c17(N3,N6,N7,tin,lockingkeyinput,N22,N23);\ninput N3;\ninput N6;\ninput N7;\ninput [1:0] tin;\ninput [9:0] lockingkeyinput;\noutput N22;\noutput N23;\nwire _1_;\nwire _3_;\nwire _2_;\nwire _0_;\nwire keywire4;\nwire keywire5;\nwire keywire6;\nwire Q_int;\nNAND_g NAND_4_(.A(N6), .B(N3), .Y(_2_));\nNAND_g NAND_5_(.A(_2_), .B(tin[1]), .Y(_3_));\nNAND_g NAND_6_(.A(_2_), .B(N7), .Y(keywire5));\nNAND_g NAND_7_(.A(_0_), .B(_3_), .Y(N23));\nNAND_g NAND_8_(.A(N3), .B(tin[0]), .Y(keywire6));\nNAND_g NAND_9_(.A(_1_), .B(_3_), .Y(keywire4));\nXNOR_g keygate_XNOR_0(.A(keywire4), .B(lockingkeyinput[0]), .Y(N22));\nXNOR_g keygate_XNOR_1(.A(keywire5), .B(lockingkeyinput[1]), .Y(_0_));\nXNOR_g keygate_XNOR_2(.A(keywire6), .B(lockingkeyinput[2]), .Y(_1_));\nendmodule\n\n",
        "bitkey": "111"
    },
    "modules": {
        "c17": {
            "Verilog": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule",
            "Synthesized_verilog": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule",
            "lockingdata": {
                "wires": [
                    "keywire4",
                    "keywire5",
                    "keywire6"
                ],
                "gates": [
                    "keygate_XNOR_0",
                    "keygate_XNOR_1",
                    "keygate_XNOR_2"
                ],
                "inputs": [
                    [
                        "lockingkeyinput[0]",
                        "1"
                    ],
                    [
                        "lockingkeyinput[1]",
                        "1"
                    ],
                    [
                        "lockingkeyinput[2]",
                        "1"
                    ]
                ]
            },
            "DiGraph": "gASVGAcAAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMB05BTkRfNF+UfZQojAR0eXBllIwEZ2F0ZZSMBWxvZ2ljlIwETkFORJR1jANfMl+UfZQoaAuMBHdpcmWUjARwb3J0lIwDXzJflHWMAk42lH2UKGgLjAVpbnB1dJRoEmgUdYwCTjOUfZQoaAtoFmgSjAJOM5R1jAdOQU5EXzVflH2UKGgLaAxoDWgOdYwDXzNflH2UKGgLaBFoEowDXzNflHWMBnRpblsxXZR9lChoC2gWaBKMA3RpbpR1jAdOQU5EXzZflH2UKGgLaAxoDWgOdYwDXzBflH2UKGgLaBFoEowDXzBflHWMAk43lH2UKGgLaBZoEmgndYwHTkFORF83X5R9lChoC2gMaA1oDnWMA04yM5R9lGgLjAZvdXRwdXSUc4wHTkFORF84X5R9lChoC2gMaA1oDnWMA18xX5R9lChoC2gRaBKMA18xX5R1jAZ0aW5bMF2UfZQoaAtoFmgSjAN0aW6UdYwHTkFORF85X5R9lChoC2gMaA1oDnWMA04yMpR9lGgLaC1zjAptb2R1bGUjYzE3lH2UaAuMBm1vZHVsZZRzjA5rZXlnYXRlX1hOT1JfMJR9lCiMBHR5cGWUjARnYXRllIwFbG9naWOUjARYTk9SlHWMCGtleXdpcmU0lH2UKGg/jAR3aXJllIwEcG9ydJRoQ3WMEmxvY2tpbmdrZXlpbnB1dFswXZR9lChoP4wFaW5wdXSUaEaMD2xvY2tpbmdrZXlpbnB1dJR1jA5rZXlnYXRlX1hOT1JfMZR9lChoP2hAaEFoQnWMCGtleXdpcmU1lH2UKGg/aEVoRmhNdYwSbG9ja2luZ2tleWlucHV0WzFdlH2UKGg/aEloRmhKdYwOa2V5Z2F0ZV9YTk9SXzKUfZQoaD9oQGhBaEJ1jAhrZXl3aXJlNpR9lChoP2hFaEZoU3WMEmxvY2tpbmdrZXlpbnB1dFsyXZR9lChoP2hJaEZoSnV1jARfYWRqlH2UKGgJfZRoD32Uc2gPfZQoaBp9lGgifZR1aBR9lGgJfZRzaBd9lChoCX2UaC59lHVoGn2UaBx9lHNoHH2UKGgpfZRoNn2UdWgffZRoGn2Uc2gifZRoTX2Uc2gkfZRoKX2Uc2gnfZRoIn2Uc2gpfZRoK32Uc2grfZSMCm1vZHVsZSNjMTeUfZRzaC59lGhTfZRzaDB9lGg2fZRzaDN9lGgufZRzaDZ9lGhDfZRzaDh9lIwKbW9kdWxlI2MxN5R9lHNoOn2UKIwCTjOUfZSMAk42lH2UjAJON5R9lIwGdGluWzBdlH2UjAZ0aW5bMV2UfZRoR32UaE99lGhVfZR1aD19lIwDTjIylH2Uc2hDfZRoPX2Uc2hHfZRoPX2Uc2hLfZSMA18wX5R9lHNoTX2UaEt9lHNoT32UaEt9lHNoUX2UjANfMV+UfZRzaFN9lGhRfZRzaFV9lGhRfZRzdYwFX3N1Y2OUaFiMBV9wcmVklH2UKGgJfZQoaBRoX2gXaGF1aA99lGgJaFpzaBR9lIwKbW9kdWxlI2MxN5RohHNoF32UjAptb2R1bGUjYzE3lGiCc2gafZQojANfMl+UaFxoH2hpdWgcfZRoGmhkc2gffZSMCm1vZHVsZSNjMTeUaIpzaCJ9lChoE2hdaCdob3VoJH2UaEtol3NoJ32UjAptb2R1bGUjYzE3lGiGc2gpfZQoaCZobYwDXzNflGhmdWgrfZRoKWhxc2gufZQoaBloYmgzaHp1aDB9lGhRaJ5zaDN9lIwKbW9kdWxlI2MxN5RoiHNoNn2UKGgyaHhoHmhndWg4fZRoPWiQc2g6fZQojANOMjKUaH+MA04yM5RodHVoPX2UKGhDaJJoR2iUdWhDfZSMB05BTkRfOV+UaHxzaEd9lIwKbW9kdWxlI2MxN5Roi3NoS32UKGhNaJloT2ibdWhNfZSMB05BTkRfNl+UaGtzaE99lIwKbW9kdWxlI2MxN5RojHNoUX2UKGhTaKBoVWiidWhTfZSMB05BTkRfOF+UaHZzaFV9lIwKbW9kdWxlI2MxN5RojXN1jAVub2Rlc5SMHG5ldHdvcmt4LmNsYXNzZXMucmVwb3J0dmlld3OUjAhOb2RlVmlld5STlCmBlH2UjAZfbm9kZXOUaAhzYowDYWRqlIwabmV0d29ya3guY2xhc3Nlcy5jb3Jldmlld3OUjA1BZGphY2VuY3lWaWV3lJOUKYGUfZSMBl9hdGxhc5RoWHNijARzdWNjlGjaKYGUfZRo3WhYc2KMBWVkZ2VzlGjRjAtPdXRFZGdlVmlld5STlCmBlH2UKIwGX2dyYXBolGgDjAhfYWRqZGljdJRoWHVidWIu",
            "io": {
                "wires": {
                    "_1_": {
                        "bits": 1
                    },
                    "_3_": {
                        "bits": 1
                    },
                    "_2_": {
                        "bits": 1
                    },
                    "_0_": {
                        "bits": 1
                    },
                    "keywire4": {
                        "bits": 1
                    },
                    "keywire5": {
                        "bits": 1
                    },
                    "keywire6": {
                        "bits": 1
                    },
                    "Q_int": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "N3": {
                        "bits": 1
                    },
                    "N6": {
                        "bits": 1
                    },
                    "N7": {
                        "bits": 1
                    },
                    "tin": {
                        "bits": 2,
                        "startbit": 0,
                        "endbit": 1
                    },
                    "lockingkeyinput": {
                        "bits": 10,
                        "startbit": 0,
                        "endbit": 9
                    }
                },
                "outputs": {
                    "N22": {
                        "bits": 1
                    },
                    "N23": {
                        "bits": 1
                    }
                },
                "input_ports": "N3,N6,N7,tin,lockingkeyinput,",
                "output_ports": "N22,N23,"
            },
            "gates": {
                "NAND": {
                    "NAND_4_": {
                        "inputs": [
                            "N6",
                            "N3"
                        ],
                        "outputs": "_2_"
                    },
                    "NAND_5_": {
                        "inputs": [
                            "_2_",
                            "tin[1]"
                        ],
                        "outputs": "_3_"
                    },
                    "NAND_6_": {
                        "inputs": [
                            "_2_",
                            "N7"
                        ],
                        "outputs": "keywire5"
                    },
                    "NAND_7_": {
                        "inputs": [
                            "_0_",
                            "_3_"
                        ],
                        "outputs": "N23"
                    },
                    "NAND_8_": {
                        "inputs": [
                            "N3",
                            "tin[0]"
                        ],
                        "outputs": "keywire6"
                    },
                    "NAND_9_": {
                        "inputs": [
                            "_1_",
                            "_3_"
                        ],
                        "outputs": "keywire4"
                    }
                },
                "NOT": {},
                "XNOR": {
                    "keygate_XNOR_0": {
                        "inputs": [
                            "keywire4",
                            "lockingkeyinput[0]"
                        ],
                        "outputs": "N22"
                    },
                    "keygate_XNOR_1": {
                        "inputs": [
                            "keywire5",
                            "lockingkeyinput[1]"
                        ],
                        "outputs": "_0_"
                    },
                    "keygate_XNOR_2": {
                        "inputs": [
                            "keywire6",
                            "lockingkeyinput[2]"
                        ],
                        "outputs": "_1_"
                    }
                }
            },
            "links": {
                "anitsat_2": {
                    "module_name": "antisat",
                    "links": [
                        [
                            "N3",
                            "N3",
                            "I"
                        ],
                        [
                            "N6",
                            "N6",
                            "I"
                        ],
                        [
                            "N7",
                            "N7",
                            "I"
                        ],
                        [
                            "tin",
                            "tin",
                            "I"
                        ],
                        [
                            "KEY",
                            "lockingkeyinput[4:9]",
                            "I"
                        ],
                        [
                            "Q",
                            "Q_int",
                            "O"
                        ]
                    ],
                    "port": ".N3(N3), .N6(N6), .N7(N7), .tin(tin), .KEY(lockingkeyinput[4:9]).Q(Q_int)",
                    "code": "module anitsat(N3,N6,N7,tin,KEY,Q);\ninput N3;\ninput N6;\ninput N7;\ninput [1:0] tin;\ninput [4:0]KEY;\nwire [4:0]A;\nassign A={N3,N6,N7,tin};\noutput reg Q;\nalways@(*)begin \nif(A==KEY)Q=1;\nelse Q=0;\nend \nendmodule"
                }
            }
        }
    }
}