// Seed: 1553589807
module module_0 (
    output supply0 id_0
);
  wire id_2;
  parameter integer id_3 = -1;
  id_5(
      id_4, -1
  );
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    id_18,
    output wire id_6,
    input tri id_7,
    id_19,
    input tri0 id_8,
    id_20,
    input wor id_9,
    output supply0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    input uwire id_14,
    output supply1 id_15,
    output wor id_16
);
  wire id_21;
  real id_22, id_23;
  assign id_16 = id_0;
  wire id_24;
  module_0 modCall_1 (id_6);
endmodule
