$date
  Wed Oct 23 14:25:19 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module signals_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$upscope $end
$enddefinitions $end
#0
X!
W"
U#
#10000000
X#
#20000000
#30000000
0!
1"
#40000000
0#
#50000000
1#
#60000000
1!
0"
#70000000
0#
#80000000
1#
#90000000
X!
1"
#100000000
X#
#110000000
1#
#120000000
H!
L"
#130000000
0#
#140000000
1#
#150000000
Z!
W"
#160000000
X#
#170000000
#180000000
L!
X"
#190000000
0#
#200000000
X#
#210000000
W!
H"
#220000000
#230000000
1#
#240000000
0!
Z"
#250000000
0#
#260000000
X#
#270000000
L!
1"
#280000000
0#
#290000000
1#
#300000000
1!
