{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538321004346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538321004353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 17:23:24 2018 " "Processing started: Sun Sep 30 17:23:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538321004353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321004353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2leds -c nios2leds " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2leds -c nios2leds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321004354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538321005164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538321005164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HostSystem-rtl " "Found design unit 1: HostSystem-rtl" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015842 ""} { "Info" "ISGN_ENTITY_NAME" "1 HostSystem " "Found entity 1: HostSystem" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_irq_mapper " "Found entity 1: HostSystem_irq_mapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0 " "Found entity 1: HostSystem_mm_interconnect_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: HostSystem_mm_interconnect_0_rsp_mux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015868 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_mux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_demux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_mux_002 " "Found entity 1: HostSystem_mm_interconnect_0_cmd_mux_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_mux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: HostSystem_mm_interconnect_0_cmd_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_demux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_004_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_004_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015885 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_004 " "Found entity 2: HostSystem_mm_interconnect_0_router_004" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_002_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015888 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_002 " "Found entity 2: HostSystem_mm_interconnect_0_router_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015891 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_001 " "Found entity 2: HostSystem_mm_interconnect_0_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538321015893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015894 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router " "Found entity 2: HostSystem_mm_interconnect_0_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_sys_clk_timer " "Found entity 1: HostSystem_sys_clk_timer" {  } { { "HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_memory " "Found entity 1: HostSystem_memory" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-RTL " "Found design unit 1: avalon_pwm-RTL" {  } { { "HostSystem/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/avalon_pwm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015923 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "HostSystem/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/avalon_pwm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_led_pio " "Found entity 1: HostSystem_led_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_led_pio.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_key_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_key_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_key_pio " "Found entity 1: HostSystem_key_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_key_pio.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_key_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_jtag_uart_sim_scfifo_w " "Found entity 1: HostSystem_jtag_uart_sim_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015935 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_jtag_uart_scfifo_w " "Found entity 2: HostSystem_jtag_uart_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015935 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_jtag_uart_sim_scfifo_r " "Found entity 3: HostSystem_jtag_uart_sim_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015935 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_jtag_uart_scfifo_r " "Found entity 4: HostSystem_jtag_uart_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015935 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_jtag_uart " "Found entity 5: HostSystem_jtag_uart" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_dipsw_pio " "Found entity 1: HostSystem_dipsw_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu " "Found entity 1: HostSystem_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_register_bank_a_module " "Found entity 1: HostSystem_cpu_cpu_register_bank_a_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_cpu_cpu_register_bank_b_module " "Found entity 2: HostSystem_cpu_cpu_register_bank_b_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_cpu_cpu_nios2_oci_debug " "Found entity 3: HostSystem_cpu_cpu_nios2_oci_debug" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_cpu_cpu_nios2_oci_break " "Found entity 4: HostSystem_cpu_cpu_nios2_oci_break" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_cpu_cpu_nios2_oci_xbrk " "Found entity 5: HostSystem_cpu_cpu_nios2_oci_xbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "6 HostSystem_cpu_cpu_nios2_oci_dbrk " "Found entity 6: HostSystem_cpu_cpu_nios2_oci_dbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "7 HostSystem_cpu_cpu_nios2_oci_itrace " "Found entity 7: HostSystem_cpu_cpu_nios2_oci_itrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "8 HostSystem_cpu_cpu_nios2_oci_td_mode " "Found entity 8: HostSystem_cpu_cpu_nios2_oci_td_mode" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "9 HostSystem_cpu_cpu_nios2_oci_dtrace " "Found entity 9: HostSystem_cpu_cpu_nios2_oci_dtrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "10 HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "11 HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "12 HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "13 HostSystem_cpu_cpu_nios2_oci_fifo " "Found entity 13: HostSystem_cpu_cpu_nios2_oci_fifo" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "14 HostSystem_cpu_cpu_nios2_oci_pib " "Found entity 14: HostSystem_cpu_cpu_nios2_oci_pib" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "15 HostSystem_cpu_cpu_nios2_oci_im " "Found entity 15: HostSystem_cpu_cpu_nios2_oci_im" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "16 HostSystem_cpu_cpu_nios2_performance_monitors " "Found entity 16: HostSystem_cpu_cpu_nios2_performance_monitors" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "17 HostSystem_cpu_cpu_nios2_avalon_reg " "Found entity 17: HostSystem_cpu_cpu_nios2_avalon_reg" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "18 HostSystem_cpu_cpu_ociram_sp_ram_module " "Found entity 18: HostSystem_cpu_cpu_ociram_sp_ram_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "19 HostSystem_cpu_cpu_nios2_ocimem " "Found entity 19: HostSystem_cpu_cpu_nios2_ocimem" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "20 HostSystem_cpu_cpu_nios2_oci " "Found entity 20: HostSystem_cpu_cpu_nios2_oci" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""} { "Info" "ISGN_ENTITY_NAME" "21 HostSystem_cpu_cpu " "Found entity 21: HostSystem_cpu_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_sysclk " "Found entity 1: HostSystem_cpu_cpu_debug_slave_sysclk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_tck " "Found entity 1: HostSystem_cpu_cpu_debug_slave_tck" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_wrapper " "Found entity 1: HostSystem_cpu_cpu_debug_slave_wrapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_test_bench " "Found entity 1: HostSystem_cpu_cpu_test_bench" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/por.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/por.sv" { { "Info" "ISGN_ENTITY_NAME" "1 POR " "Found entity 1: POR" {  } { { "ip/POR.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/ip/POR.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/ip/debounce.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2leds-structure " "Found design unit 1: nios2leds-structure" {  } { { "nios2leds.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015987 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2leds " "Found entity 1: nios2leds" {  } { { "nios2leds.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321015987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321015987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2leds " "Elaborating entity \"nios2leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538321016064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem HostSystem:u0 " "Elaborating entity \"HostSystem\" for hierarchy \"HostSystem:u0\"" {  } { { "nios2leds.vhd" "u0" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu HostSystem:u0\|HostSystem_cpu:cpu " "Elaborating entity \"HostSystem_cpu\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu " "Elaborating entity \"HostSystem_cpu_cpu\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "cpu" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_test_bench HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_test_bench:the_HostSystem_cpu_cpu_test_bench " "Elaborating entity \"HostSystem_cpu_cpu_test_bench\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_test_bench:the_HostSystem_cpu_cpu_test_bench\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_test_bench" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_register_bank_a_module HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a " "Elaborating entity \"HostSystem_cpu_cpu_register_bank_a_module\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_register_bank_a" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_altsyncram" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016419 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538321016419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321016479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321016479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_register_bank_b_module HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_b_module:HostSystem_cpu_cpu_register_bank_b " "Elaborating entity \"HostSystem_cpu_cpu_register_bank_b_module\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_b_module:HostSystem_cpu_cpu_register_bank_b\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_register_bank_b" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_debug HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_debug\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_debug" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321016669 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538321016669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_break HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_break:the_HostSystem_cpu_cpu_nios2_oci_break " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_break\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_break:the_HostSystem_cpu_cpu_nios2_oci_break\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_break" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_xbrk HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_xbrk:the_HostSystem_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_xbrk:the_HostSystem_cpu_cpu_nios2_oci_xbrk\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_xbrk" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_dbrk HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dbrk:the_HostSystem_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dbrk:the_HostSystem_cpu_cpu_nios2_oci_dbrk\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_dbrk" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_itrace HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_itrace:the_HostSystem_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_itrace\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_itrace:the_HostSystem_cpu_cpu_nios2_oci_itrace\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_itrace" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_dtrace HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_dtrace" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_td_mode HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace\|HostSystem_cpu_cpu_nios2_oci_td_mode:HostSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace\|HostSystem_cpu_cpu_nios2_oci_td_mode:HostSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_fifo HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_fifo\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_fifo" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321016990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_pib HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_pib:the_HostSystem_cpu_cpu_nios2_oci_pib " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_pib\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_pib:the_HostSystem_cpu_cpu_nios2_oci_pib\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_pib" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_im HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_im:the_HostSystem_cpu_cpu_nios2_oci_im " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_im\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_im:the_HostSystem_cpu_cpu_nios2_oci_im\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_im" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_avalon_reg HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_avalon_reg:the_HostSystem_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"HostSystem_cpu_cpu_nios2_avalon_reg\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_avalon_reg:the_HostSystem_cpu_cpu_nios2_avalon_reg\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_avalon_reg" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_ocimem HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem " "Elaborating entity \"HostSystem_cpu_cpu_nios2_ocimem\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_ocimem" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_ociram_sp_ram_module HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram " "Elaborating entity \"HostSystem_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_ociram_sp_ram" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_altsyncram" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017124 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538321017124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321017181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321017181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_debug_slave_wrapper HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"HostSystem_cpu_cpu_debug_slave_wrapper\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_debug_slave_wrapper" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_debug_slave_tck HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_tck:the_HostSystem_cpu_cpu_debug_slave_tck " "Elaborating entity \"HostSystem_cpu_cpu_debug_slave_tck\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_tck:the_HostSystem_cpu_cpu_debug_slave_tck\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "the_HostSystem_cpu_cpu_debug_slave_tck" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_debug_slave_sysclk HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_sysclk:the_HostSystem_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"HostSystem_cpu_cpu_debug_slave_sysclk\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_sysclk:the_HostSystem_cpu_cpu_debug_slave_sysclk\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "the_HostSystem_cpu_cpu_debug_slave_sysclk" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "HostSystem_cpu_cpu_debug_slave_phy" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321017368 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538321017368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017374 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HostSystem:u0\|HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_dipsw_pio HostSystem:u0\|HostSystem_dipsw_pio:dipsw_pio " "Elaborating entity \"HostSystem_dipsw_pio\" for hierarchy \"HostSystem:u0\|HostSystem_dipsw_pio:dipsw_pio\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "dipsw_pio" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_jtag_uart HostSystem:u0\|HostSystem_jtag_uart:jtag_uart " "Elaborating entity \"HostSystem_jtag_uart\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "jtag_uart" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_jtag_uart_scfifo_w HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w " "Elaborating entity \"HostSystem_jtag_uart_scfifo_w\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "the_HostSystem_jtag_uart_scfifo_w" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321017820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "wfifo" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018060 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538321018060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321018112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321018112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321018145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321018145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321018175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321018175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321018235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321018235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321018301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321018301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321018366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321018366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_jtag_uart_scfifo_r HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_r:the_HostSystem_jtag_uart_scfifo_r " "Elaborating entity \"HostSystem_jtag_uart_scfifo_r\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_r:the_HostSystem_jtag_uart_scfifo_r\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "the_HostSystem_jtag_uart_scfifo_r" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "HostSystem_jtag_uart_alt_jtag_atlantic" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321018778 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538321018778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HostSystem:u0\|HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_key_pio HostSystem:u0\|HostSystem_key_pio:key_pio " "Elaborating entity \"HostSystem_key_pio\" for hierarchy \"HostSystem:u0\|HostSystem_key_pio:key_pio\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "key_pio" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_led_pio HostSystem:u0\|HostSystem_led_pio:led_pio " "Elaborating entity \"HostSystem_led_pio\" for hierarchy \"HostSystem:u0\|HostSystem_led_pio:led_pio\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "led_pio" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm HostSystem:u0\|avalon_pwm:led_pwm " "Elaborating entity \"avalon_pwm\" for hierarchy \"HostSystem:u0\|avalon_pwm:led_pwm\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "led_pwm" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_memory HostSystem:u0\|HostSystem_memory:memory " "Elaborating entity \"HostSystem_memory\" for hierarchy \"HostSystem:u0\|HostSystem_memory:memory\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "the_altsyncram" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321018981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321019002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_memory.hex " "Parameter \"init_file\" = \"HostSystem_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538321019002 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538321019002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtm1 " "Found entity 1: altsyncram_qtm1" {  } { { "db/altsyncram_qtm1.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/altsyncram_qtm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321019065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321019065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtm1 HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated " "Elaborating entity \"altsyncram_qtm1\" for hierarchy \"HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321019066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321019553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321019553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_qtm1.tdf" "decode3" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/altsyncram_qtm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321019554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321019612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321019612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"HostSystem:u0\|HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_qtm1.tdf" "mux2" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/altsyncram_qtm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321019614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_sys_clk_timer HostSystem:u0\|HostSystem_sys_clk_timer:sys_clk_timer " "Elaborating entity \"HostSystem_sys_clk_timer\" for hierarchy \"HostSystem:u0\|HostSystem_sys_clk_timer:sys_clk_timer\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "sys_clk_timer" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321019806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"HostSystem_mm_interconnect_0\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "mm_interconnect_0" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321019833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pwm_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pwm_avalon_slave_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "led_pwm_avalon_slave_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "memory_s1_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "led_pio_s1_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "dipsw_pio_s1_translator" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router " "Elaborating entity \"HostSystem_mm_interconnect_0_router\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_default_decode HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router\|HostSystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_default_decode\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router\|HostSystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_001 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"HostSystem_mm_interconnect_0_router_001\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router_001" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_001_default_decode HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001\|HostSystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001\|HostSystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_002 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"HostSystem_mm_interconnect_0_router_002\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router_002" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_002_default_decode HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002\|HostSystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002\|HostSystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_004 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"HostSystem_mm_interconnect_0_router_004\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_004:router_004\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router_004" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_004_default_decode HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_004:router_004\|HostSystem_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_004_default_decode\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_004:router_004\|HostSystem_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_demux HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_demux\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_demux" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_demux_001 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_mux HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_mux\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_mux" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_mux_002 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_mux_002\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_rsp_demux HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"HostSystem_mm_interconnect_0_rsp_demux\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "rsp_demux" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_rsp_mux HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"HostSystem_mm_interconnect_0_rsp_mux\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "rsp_mux" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_rsp_mux_001 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"HostSystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 3022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321020981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_avalon_st_adapter HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"HostSystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 3051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"HostSystem:u0\|HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_irq_mapper HostSystem:u0\|HostSystem_irq_mapper:irq_mapper " "Elaborating entity \"HostSystem_irq_mapper\" for hierarchy \"HostSystem:u0\|HostSystem_irq_mapper:irq_mapper\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "irq_mapper" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HostSystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HostSystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "rst_controller" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/HostSystem.vhd" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HostSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HostSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HostSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HostSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "nios2leds.vhd" "u1" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POR POR:u2 " "Elaborating entity \"POR\" for hierarchy \"POR:u2\"" {  } { { "nios2leds.vhd" "u2" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/nios2leds.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321021145 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1538321022328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.09.30.17:23:46 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl " "2018.09.30.17:23:46 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321026726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321029452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321029625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321031962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321032145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321032322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321032525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321032533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321032541 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1538321033265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld853d7edb/alt_sld_fab.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/ip/sld853d7edb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321033511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321033511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321033612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321033612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321033616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321033616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321033690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321033690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321033786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321033786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321033786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538321033864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321033864 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1538321037158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321038512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "89 " "89 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538321039831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321040115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/output_files/nios2leds.map.smsg " "Generated suppressed messages file D:/Personal/School/EmbeddedSystems/Lesson2/nios2leds/output_files/nios2leds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321040704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538321043374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538321043374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2249 " "Implemented 2249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538321043712 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538321043712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2053 " "Implemented 2053 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538321043712 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1538321043712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538321043712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538321043782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 17:24:03 2018 " "Processing ended: Sun Sep 30 17:24:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538321043782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538321043782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538321043782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538321043782 ""}
