$date
	Thu Dec 04 18:23:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sequence_counter_0110_tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ reset $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 3 * current_state [2:0] $end
$var reg 1 ! dout $end
$var reg 3 + next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b1 +
b0 *
1$
0#
0"
0!
$end
#5
b1 *
0$
1"
#10
0"
#15
1"
#20
0"
#25
b10 +
1#
1"
#30
0"
#35
b11 +
b10 *
1"
#40
0"
#45
b11 *
b100 +
0#
1"
#50
0"
#55
b1 +
1!
b100 *
1"
#60
0"
#65
0!
b1 *
1"
#70
0"
#75
b10 +
1#
1"
#80
0"
#85
b11 +
b10 *
1"
#90
0"
#95
b10 +
b11 *
1"
#100
0"
#105
b10 *
b0 +
0#
1"
#110
0"
#115
b1 +
b0 *
1"
#120
0"
#125
b1 *
1"
