   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c_func.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.initI2C,"ax",%progbits
  18              		.align	1
  19              		.global	initI2C
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	initI2C:
  26              	.LFB162:
  27              		.file 1 "../source/i2c_func.c"
   1:../source/i2c_func.c **** /*
   2:../source/i2c_func.c ****  * i2c_func.c
   3:../source/i2c_func.c ****  *
   4:../source/i2c_func.c ****  *  Created on: Feb 9, 2018
   5:../source/i2c_func.c ****  *      Author: root
   6:../source/i2c_func.c ****  */
   7:../source/i2c_func.c **** 
   8:../source/i2c_func.c **** #include "i2c_func.h"
   9:../source/i2c_func.c **** #include <stdint.h>
  10:../source/i2c_func.c **** #include "fsl_i2c.h"
  11:../source/i2c_func.c **** #include "fsl_port.h"
  12:../source/i2c_func.c **** 
  13:../source/i2c_func.c **** #define FRDM_ACC_SADDR 0x1D
  14:../source/i2c_func.c **** #define TRACKER_ACC_SADDR 0x1C
  15:../source/i2c_func.c **** 
  16:../source/i2c_func.c **** #define ACC_SADDR FRDM_ACC_SADDR
  17:../source/i2c_func.c **** 
  18:../source/i2c_func.c **** void initI2C()
  19:../source/i2c_func.c **** {
  28              		.loc 1 19 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 1FB5     		push	{r0, r1, r2, r3, r4, lr}
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37              	.LBB14:
  38              	.LBB15:
  39              		.file 2 "../drivers/fsl_clock.h"
   1:../drivers/fsl_clock.h **** /*
   2:../drivers/fsl_clock.h ****  * The Clear BSD License
   3:../drivers/fsl_clock.h ****  * Copyright (c) 2015, Freescale Semiconductor, Inc.
   4:../drivers/fsl_clock.h ****  * Copyright (c) 2016 - 2017 , NXP
   5:../drivers/fsl_clock.h ****  * All rights reserved.
   6:../drivers/fsl_clock.h ****  *
   7:../drivers/fsl_clock.h ****  *
   8:../drivers/fsl_clock.h ****  * Redistribution and use in source and binary forms, with or without modification,
   9:../drivers/fsl_clock.h ****  * are permitted (subject to the limitations in the disclaimer below) provided
  10:../drivers/fsl_clock.h ****  * that the following conditions are met:
  11:../drivers/fsl_clock.h ****  *
  12:../drivers/fsl_clock.h ****  * o Redistributions of source code must retain the above copyright notice, this list
  13:../drivers/fsl_clock.h ****  *   of conditions and the following disclaimer.
  14:../drivers/fsl_clock.h ****  *
  15:../drivers/fsl_clock.h ****  * o Redistributions in binary form must reproduce the above copyright notice, this
  16:../drivers/fsl_clock.h ****  *   list of conditions and the following disclaimer in the documentation and/or
  17:../drivers/fsl_clock.h ****  *   other materials provided with the distribution.
  18:../drivers/fsl_clock.h ****  *
  19:../drivers/fsl_clock.h ****  * o Neither the name of copyright holder nor the names of its
  20:../drivers/fsl_clock.h ****  *   contributors may be used to endorse or promote products derived from this
  21:../drivers/fsl_clock.h ****  *   software without specific prior written permission.
  22:../drivers/fsl_clock.h ****  *
  23:../drivers/fsl_clock.h ****  * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE.
  24:../drivers/fsl_clock.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  25:../drivers/fsl_clock.h ****  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  26:../drivers/fsl_clock.h ****  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  27:../drivers/fsl_clock.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  28:../drivers/fsl_clock.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  29:../drivers/fsl_clock.h ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  30:../drivers/fsl_clock.h ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  31:../drivers/fsl_clock.h ****  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  32:../drivers/fsl_clock.h ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  33:../drivers/fsl_clock.h ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../drivers/fsl_clock.h ****  */
  35:../drivers/fsl_clock.h **** 
  36:../drivers/fsl_clock.h **** #ifndef _FSL_CLOCK_H_
  37:../drivers/fsl_clock.h **** #define _FSL_CLOCK_H_
  38:../drivers/fsl_clock.h **** 
  39:../drivers/fsl_clock.h **** #include "fsl_common.h"
  40:../drivers/fsl_clock.h **** 
  41:../drivers/fsl_clock.h **** /*! @addtogroup clock */
  42:../drivers/fsl_clock.h **** /*! @{ */
  43:../drivers/fsl_clock.h **** 
  44:../drivers/fsl_clock.h **** /*! @file */
  45:../drivers/fsl_clock.h **** 
  46:../drivers/fsl_clock.h **** /*******************************************************************************
  47:../drivers/fsl_clock.h ****  * Configurations
  48:../drivers/fsl_clock.h ****  ******************************************************************************/
  49:../drivers/fsl_clock.h **** 
  50:../drivers/fsl_clock.h **** /*! @brief Configures whether to check a parameter in a function.
  51:../drivers/fsl_clock.h ****  *
  52:../drivers/fsl_clock.h ****  * Some MCG settings must be changed with conditions, for example:
  53:../drivers/fsl_clock.h ****  *  1. MCGIRCLK settings, such as the source, divider, and the trim value should not change when
  54:../drivers/fsl_clock.h ****  *     MCGIRCLK is used as a system clock source.
  55:../drivers/fsl_clock.h ****  *  2. MCG_C7[OSCSEL] should not be changed  when the external reference clock is used
  56:../drivers/fsl_clock.h ****  *     as a system clock source. For example, in FBE/BLPE/PBE modes.
  57:../drivers/fsl_clock.h ****  *  3. The users should only switch between the supported clock modes.
  58:../drivers/fsl_clock.h ****  *
  59:../drivers/fsl_clock.h ****  * MCG functions check the parameter and MCG status before setting, if not allowed
  60:../drivers/fsl_clock.h ****  * to change, the functions return error. The parameter checking increases code size,
  61:../drivers/fsl_clock.h ****  * if code size is a critical requirement, change #MCG_CONFIG_CHECK_PARAM to 0 to
  62:../drivers/fsl_clock.h ****  * disable parameter checking.
  63:../drivers/fsl_clock.h ****  */
  64:../drivers/fsl_clock.h **** #ifndef MCG_CONFIG_CHECK_PARAM
  65:../drivers/fsl_clock.h **** #define MCG_CONFIG_CHECK_PARAM 0U
  66:../drivers/fsl_clock.h **** #endif
  67:../drivers/fsl_clock.h **** 
  68:../drivers/fsl_clock.h **** /*! @brief Configure whether driver controls clock
  69:../drivers/fsl_clock.h ****  *
  70:../drivers/fsl_clock.h ****  * When set to 0, peripheral drivers will enable clock in initialize function
  71:../drivers/fsl_clock.h ****  * and disable clock in de-initialize function. When set to 1, peripheral
  72:../drivers/fsl_clock.h ****  * driver will not control the clock, application could contol the clock out of
  73:../drivers/fsl_clock.h ****  * the driver.
  74:../drivers/fsl_clock.h ****  *
  75:../drivers/fsl_clock.h ****  * @note All drivers share this feature switcher. If it is set to 1, application
  76:../drivers/fsl_clock.h ****  * should handle clock enable and disable for all drivers.
  77:../drivers/fsl_clock.h ****  */
  78:../drivers/fsl_clock.h **** #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL))
  79:../drivers/fsl_clock.h **** #define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0
  80:../drivers/fsl_clock.h **** #endif
  81:../drivers/fsl_clock.h **** 
  82:../drivers/fsl_clock.h **** /*******************************************************************************
  83:../drivers/fsl_clock.h ****  * Definitions
  84:../drivers/fsl_clock.h ****  ******************************************************************************/
  85:../drivers/fsl_clock.h **** 
  86:../drivers/fsl_clock.h **** /*! @name Driver version */
  87:../drivers/fsl_clock.h **** /*@{*/
  88:../drivers/fsl_clock.h **** /*! @brief CLOCK driver version 2.2.1. */
  89:../drivers/fsl_clock.h **** #define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 2, 1))
  90:../drivers/fsl_clock.h **** /*@}*/
  91:../drivers/fsl_clock.h **** 
  92:../drivers/fsl_clock.h **** /*! @brief External XTAL0 (OSC0) clock frequency.
  93:../drivers/fsl_clock.h ****  *
  94:../drivers/fsl_clock.h ****  * The XTAL0/EXTAL0 (OSC0) clock frequency in Hz. When the clock is set up, use the
  95:../drivers/fsl_clock.h ****  * function CLOCK_SetXtal0Freq to set the value in the clock driver. For example,
  96:../drivers/fsl_clock.h ****  * if XTAL0 is 8 MHz:
  97:../drivers/fsl_clock.h ****  * @code
  98:../drivers/fsl_clock.h ****  * CLOCK_InitOsc0(...); // Set up the OSC0
  99:../drivers/fsl_clock.h ****  * CLOCK_SetXtal0Freq(80000000); // Set the XTAL0 value to the clock driver.
 100:../drivers/fsl_clock.h ****  * @endcode
 101:../drivers/fsl_clock.h ****  *
 102:../drivers/fsl_clock.h ****  * This is important for the multicore platforms where only one core needs to set up the
 103:../drivers/fsl_clock.h ****  * OSC0 using the CLOCK_InitOsc0. All other cores need to call the CLOCK_SetXtal0Freq
 104:../drivers/fsl_clock.h ****  * to get a valid clock frequency.
 105:../drivers/fsl_clock.h ****  */
 106:../drivers/fsl_clock.h **** extern uint32_t g_xtal0Freq;
 107:../drivers/fsl_clock.h **** 
 108:../drivers/fsl_clock.h **** /*! @brief External XTAL32/EXTAL32/RTC_CLKIN clock frequency.
 109:../drivers/fsl_clock.h ****  *
 110:../drivers/fsl_clock.h ****  * The XTAL32/EXTAL32/RTC_CLKIN clock frequency in Hz. When the clock is set up, use the
 111:../drivers/fsl_clock.h ****  * function CLOCK_SetXtal32Freq to set the value in the clock driver.
 112:../drivers/fsl_clock.h ****  *
 113:../drivers/fsl_clock.h ****  * This is important for the multicore platforms where only one core needs to set up
 114:../drivers/fsl_clock.h ****  * the clock. All other cores need to call the CLOCK_SetXtal32Freq
 115:../drivers/fsl_clock.h ****  * to get a valid clock frequency.
 116:../drivers/fsl_clock.h ****  */
 117:../drivers/fsl_clock.h **** extern uint32_t g_xtal32Freq;
 118:../drivers/fsl_clock.h **** 
 119:../drivers/fsl_clock.h **** /*! @brief IRC48M clock frequency in Hz. */
 120:../drivers/fsl_clock.h **** #define MCG_INTERNAL_IRC_48M 48000000U
 121:../drivers/fsl_clock.h **** 
 122:../drivers/fsl_clock.h **** #if (defined(OSC) && !(defined(OSC0)))
 123:../drivers/fsl_clock.h **** #define OSC0 OSC
 124:../drivers/fsl_clock.h **** #endif
 125:../drivers/fsl_clock.h **** 
 126:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for DMAMUX. */
 127:../drivers/fsl_clock.h **** #define DMAMUX_CLOCKS  \
 128:../drivers/fsl_clock.h ****     {                  \
 129:../drivers/fsl_clock.h ****         kCLOCK_Dmamux0 \
 130:../drivers/fsl_clock.h ****     }
 131:../drivers/fsl_clock.h **** 
 132:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for RTC. */
 133:../drivers/fsl_clock.h **** #define RTC_CLOCKS  \
 134:../drivers/fsl_clock.h ****     {               \
 135:../drivers/fsl_clock.h ****         kCLOCK_Rtc0 \
 136:../drivers/fsl_clock.h ****     }
 137:../drivers/fsl_clock.h **** 
 138:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for ENET. */
 139:../drivers/fsl_clock.h **** #define ENET_CLOCKS  \
 140:../drivers/fsl_clock.h ****     {                \
 141:../drivers/fsl_clock.h ****         kCLOCK_Enet0 \
 142:../drivers/fsl_clock.h ****     }
 143:../drivers/fsl_clock.h **** 
 144:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for PORT. */
 145:../drivers/fsl_clock.h **** #define PORT_CLOCKS                                                          \
 146:../drivers/fsl_clock.h ****     {                                                                        \
 147:../drivers/fsl_clock.h ****         kCLOCK_PortA, kCLOCK_PortB, kCLOCK_PortC, kCLOCK_PortD, kCLOCK_PortE \
 148:../drivers/fsl_clock.h ****     }
 149:../drivers/fsl_clock.h **** 
 150:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for SAI. */
 151:../drivers/fsl_clock.h **** #define SAI_CLOCKS  \
 152:../drivers/fsl_clock.h ****     {               \
 153:../drivers/fsl_clock.h ****         kCLOCK_Sai0 \
 154:../drivers/fsl_clock.h ****     }
 155:../drivers/fsl_clock.h **** 
 156:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for FLEXBUS. */
 157:../drivers/fsl_clock.h **** #define FLEXBUS_CLOCKS  \
 158:../drivers/fsl_clock.h ****     {                   \
 159:../drivers/fsl_clock.h ****         kCLOCK_Flexbus0 \
 160:../drivers/fsl_clock.h ****     }
 161:../drivers/fsl_clock.h **** 
 162:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for EWM. */
 163:../drivers/fsl_clock.h **** #define EWM_CLOCKS  \
 164:../drivers/fsl_clock.h ****     {               \
 165:../drivers/fsl_clock.h ****         kCLOCK_Ewm0 \
 166:../drivers/fsl_clock.h ****     }
 167:../drivers/fsl_clock.h **** 
 168:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for PIT. */
 169:../drivers/fsl_clock.h **** #define PIT_CLOCKS  \
 170:../drivers/fsl_clock.h ****     {               \
 171:../drivers/fsl_clock.h ****         kCLOCK_Pit0 \
 172:../drivers/fsl_clock.h ****     }
 173:../drivers/fsl_clock.h **** 
 174:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for DSPI. */
 175:../drivers/fsl_clock.h **** #define DSPI_CLOCKS                           \
 176:../drivers/fsl_clock.h ****     {                                         \
 177:../drivers/fsl_clock.h ****         kCLOCK_Spi0, kCLOCK_Spi1, kCLOCK_Spi2 \
 178:../drivers/fsl_clock.h ****     }
 179:../drivers/fsl_clock.h **** 
 180:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for LPTMR. */
 181:../drivers/fsl_clock.h **** #define LPTMR_CLOCKS  \
 182:../drivers/fsl_clock.h ****     {                 \
 183:../drivers/fsl_clock.h ****         kCLOCK_Lptmr0 \
 184:../drivers/fsl_clock.h ****     }
 185:../drivers/fsl_clock.h **** 
 186:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for SDHC. */
 187:../drivers/fsl_clock.h **** #define SDHC_CLOCKS  \
 188:../drivers/fsl_clock.h ****     {                \
 189:../drivers/fsl_clock.h ****         kCLOCK_Sdhc0 \
 190:../drivers/fsl_clock.h ****     }
 191:../drivers/fsl_clock.h **** 
 192:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for FTM. */
 193:../drivers/fsl_clock.h **** #define FTM_CLOCKS                                         \
 194:../drivers/fsl_clock.h ****     {                                                      \
 195:../drivers/fsl_clock.h ****         kCLOCK_Ftm0, kCLOCK_Ftm1, kCLOCK_Ftm2, kCLOCK_Ftm3 \
 196:../drivers/fsl_clock.h ****     }
 197:../drivers/fsl_clock.h **** 
 198:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for EDMA. */
 199:../drivers/fsl_clock.h **** #define EDMA_CLOCKS \
 200:../drivers/fsl_clock.h ****     {               \
 201:../drivers/fsl_clock.h ****         kCLOCK_Dma0 \
 202:../drivers/fsl_clock.h ****     }
 203:../drivers/fsl_clock.h **** 
 204:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for FLEXCAN. */
 205:../drivers/fsl_clock.h **** #define FLEXCAN_CLOCKS  \
 206:../drivers/fsl_clock.h ****     {                   \
 207:../drivers/fsl_clock.h ****         kCLOCK_Flexcan0 \
 208:../drivers/fsl_clock.h ****     }
 209:../drivers/fsl_clock.h **** 
 210:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for DAC. */
 211:../drivers/fsl_clock.h **** #define DAC_CLOCKS               \
 212:../drivers/fsl_clock.h ****     {                            \
 213:../drivers/fsl_clock.h ****         kCLOCK_Dac0, kCLOCK_Dac1 \
 214:../drivers/fsl_clock.h ****     }
 215:../drivers/fsl_clock.h **** 
 216:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for ADC16. */
 217:../drivers/fsl_clock.h **** #define ADC16_CLOCKS             \
 218:../drivers/fsl_clock.h ****     {                            \
 219:../drivers/fsl_clock.h ****         kCLOCK_Adc0, kCLOCK_Adc1 \
 220:../drivers/fsl_clock.h ****     }
 221:../drivers/fsl_clock.h **** 
 222:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for MPU. */
 223:../drivers/fsl_clock.h **** #define SYSMPU_CLOCKS  \
 224:../drivers/fsl_clock.h ****     {                  \
 225:../drivers/fsl_clock.h ****         kCLOCK_Sysmpu0 \
 226:../drivers/fsl_clock.h ****     }
 227:../drivers/fsl_clock.h **** 
 228:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for VREF. */
 229:../drivers/fsl_clock.h **** #define VREF_CLOCKS  \
 230:../drivers/fsl_clock.h ****     {                \
 231:../drivers/fsl_clock.h ****         kCLOCK_Vref0 \
 232:../drivers/fsl_clock.h ****     }
 233:../drivers/fsl_clock.h **** 
 234:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for CMT. */
 235:../drivers/fsl_clock.h **** #define CMT_CLOCKS  \
 236:../drivers/fsl_clock.h ****     {               \
 237:../drivers/fsl_clock.h ****         kCLOCK_Cmt0 \
 238:../drivers/fsl_clock.h ****     }
 239:../drivers/fsl_clock.h **** 
 240:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for UART. */
 241:../drivers/fsl_clock.h **** #define UART_CLOCKS                                                                        \
 242:../drivers/fsl_clock.h ****     {                                                                                      \
 243:../drivers/fsl_clock.h ****         kCLOCK_Uart0, kCLOCK_Uart1, kCLOCK_Uart2, kCLOCK_Uart3, kCLOCK_Uart4, kCLOCK_Uart5 \
 244:../drivers/fsl_clock.h ****     }
 245:../drivers/fsl_clock.h **** 
 246:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for RNGA. */
 247:../drivers/fsl_clock.h **** #define RNGA_CLOCKS  \
 248:../drivers/fsl_clock.h ****     {                \
 249:../drivers/fsl_clock.h ****         kCLOCK_Rnga0 \
 250:../drivers/fsl_clock.h ****     }
 251:../drivers/fsl_clock.h **** 
 252:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for CRC. */
 253:../drivers/fsl_clock.h **** #define CRC_CLOCKS  \
 254:../drivers/fsl_clock.h ****     {               \
 255:../drivers/fsl_clock.h ****         kCLOCK_Crc0 \
 256:../drivers/fsl_clock.h ****     }
 257:../drivers/fsl_clock.h **** 
 258:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for I2C. */
 259:../drivers/fsl_clock.h **** #define I2C_CLOCKS                            \
 260:../drivers/fsl_clock.h ****     {                                         \
 261:../drivers/fsl_clock.h ****         kCLOCK_I2c0, kCLOCK_I2c1, kCLOCK_I2c2 \
 262:../drivers/fsl_clock.h ****     }
 263:../drivers/fsl_clock.h **** 
 264:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for PDB. */
 265:../drivers/fsl_clock.h **** #define PDB_CLOCKS  \
 266:../drivers/fsl_clock.h ****     {               \
 267:../drivers/fsl_clock.h ****         kCLOCK_Pdb0 \
 268:../drivers/fsl_clock.h ****     }
 269:../drivers/fsl_clock.h **** 
 270:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for FTF. */
 271:../drivers/fsl_clock.h **** #define FTF_CLOCKS  \
 272:../drivers/fsl_clock.h ****     {               \
 273:../drivers/fsl_clock.h ****         kCLOCK_Ftf0 \
 274:../drivers/fsl_clock.h ****     }
 275:../drivers/fsl_clock.h **** 
 276:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for CMP. */
 277:../drivers/fsl_clock.h **** #define CMP_CLOCKS                            \
 278:../drivers/fsl_clock.h ****     {                                         \
 279:../drivers/fsl_clock.h ****         kCLOCK_Cmp0, kCLOCK_Cmp1, kCLOCK_Cmp2 \
 280:../drivers/fsl_clock.h ****     }
 281:../drivers/fsl_clock.h **** 
 282:../drivers/fsl_clock.h **** /*!
 283:../drivers/fsl_clock.h ****  * @brief LPO clock frequency.
 284:../drivers/fsl_clock.h ****  */
 285:../drivers/fsl_clock.h **** #define LPO_CLK_FREQ 1000U
 286:../drivers/fsl_clock.h **** 
 287:../drivers/fsl_clock.h **** /*! @brief Peripherals clock source definition. */
 288:../drivers/fsl_clock.h **** #define SYS_CLK kCLOCK_CoreSysClk
 289:../drivers/fsl_clock.h **** #define BUS_CLK kCLOCK_BusClk
 290:../drivers/fsl_clock.h **** 
 291:../drivers/fsl_clock.h **** #define I2C0_CLK_SRC BUS_CLK
 292:../drivers/fsl_clock.h **** #define I2C1_CLK_SRC BUS_CLK
 293:../drivers/fsl_clock.h **** #define I2C2_CLK_SRC BUS_CLK
 294:../drivers/fsl_clock.h **** #define DSPI0_CLK_SRC BUS_CLK
 295:../drivers/fsl_clock.h **** #define DSPI1_CLK_SRC BUS_CLK
 296:../drivers/fsl_clock.h **** #define DSPI2_CLK_SRC BUS_CLK
 297:../drivers/fsl_clock.h **** #define UART0_CLK_SRC SYS_CLK
 298:../drivers/fsl_clock.h **** #define UART1_CLK_SRC SYS_CLK
 299:../drivers/fsl_clock.h **** #define UART2_CLK_SRC BUS_CLK
 300:../drivers/fsl_clock.h **** #define UART3_CLK_SRC BUS_CLK
 301:../drivers/fsl_clock.h **** #define UART4_CLK_SRC BUS_CLK
 302:../drivers/fsl_clock.h **** #define UART5_CLK_SRC BUS_CLK
 303:../drivers/fsl_clock.h **** 
 304:../drivers/fsl_clock.h **** /*! @brief Clock name used to get clock frequency. */
 305:../drivers/fsl_clock.h **** typedef enum _clock_name
 306:../drivers/fsl_clock.h **** {
 307:../drivers/fsl_clock.h **** 
 308:../drivers/fsl_clock.h ****     /* ----------------------------- System layer clock -------------------------------*/
 309:../drivers/fsl_clock.h ****     kCLOCK_CoreSysClk,    /*!< Core/system clock                                         */
 310:../drivers/fsl_clock.h ****     kCLOCK_PlatClk,       /*!< Platform clock                                            */
 311:../drivers/fsl_clock.h ****     kCLOCK_BusClk,        /*!< Bus clock                                                 */
 312:../drivers/fsl_clock.h ****     kCLOCK_FlexBusClk,    /*!< FlexBus clock                                             */
 313:../drivers/fsl_clock.h ****     kCLOCK_FlashClk,      /*!< Flash clock                                               */
 314:../drivers/fsl_clock.h ****     kCLOCK_FastPeriphClk, /*!< Fast peripheral clock                                     */
 315:../drivers/fsl_clock.h ****     kCLOCK_PllFllSelClk,  /*!< The clock after SIM[PLLFLLSEL].                           */
 316:../drivers/fsl_clock.h **** 
 317:../drivers/fsl_clock.h ****     /* ---------------------------------- OSC clock -----------------------------------*/
 318:../drivers/fsl_clock.h ****     kCLOCK_Er32kClk,       /*!< External reference 32K clock (ERCLK32K)                   */
 319:../drivers/fsl_clock.h ****     kCLOCK_Osc0ErClk,      /*!< OSC0 external reference clock (OSC0ERCLK)                 */
 320:../drivers/fsl_clock.h ****     kCLOCK_Osc1ErClk,      /*!< OSC1 external reference clock (OSC1ERCLK)                 */
 321:../drivers/fsl_clock.h ****     kCLOCK_Osc0ErClkUndiv, /*!< OSC0 external reference undivided clock(OSC0ERCLK_UNDIV). */
 322:../drivers/fsl_clock.h **** 
 323:../drivers/fsl_clock.h ****     /* ----------------------------- MCG and MCG-Lite clock ---------------------------*/
 324:../drivers/fsl_clock.h ****     kCLOCK_McgFixedFreqClk,   /*!< MCG fixed frequency clock (MCGFFCLK)                      */
 325:../drivers/fsl_clock.h ****     kCLOCK_McgInternalRefClk, /*!< MCG internal reference clock (MCGIRCLK)                   */
 326:../drivers/fsl_clock.h ****     kCLOCK_McgFllClk,         /*!< MCGFLLCLK                                                 */
 327:../drivers/fsl_clock.h ****     kCLOCK_McgPll0Clk,        /*!< MCGPLL0CLK                                                */
 328:../drivers/fsl_clock.h ****     kCLOCK_McgPll1Clk,        /*!< MCGPLL1CLK                                                */
 329:../drivers/fsl_clock.h ****     kCLOCK_McgExtPllClk,      /*!< EXT_PLLCLK                                                */
 330:../drivers/fsl_clock.h ****     kCLOCK_McgPeriphClk,      /*!< MCG peripheral clock (MCGPCLK)                            */
 331:../drivers/fsl_clock.h ****     kCLOCK_McgIrc48MClk,      /*!< MCG IRC48M clock                                          */
 332:../drivers/fsl_clock.h **** 
 333:../drivers/fsl_clock.h ****     /* --------------------------------- Other clock ----------------------------------*/
 334:../drivers/fsl_clock.h ****     kCLOCK_LpoClk, /*!< LPO clock                                                 */
 335:../drivers/fsl_clock.h **** 
 336:../drivers/fsl_clock.h **** } clock_name_t;
 337:../drivers/fsl_clock.h **** 
 338:../drivers/fsl_clock.h **** /*! @brief USB clock source definition. */
 339:../drivers/fsl_clock.h **** typedef enum _clock_usb_src
 340:../drivers/fsl_clock.h **** {
 341:../drivers/fsl_clock.h ****     kCLOCK_UsbSrcPll0 = SIM_SOPT2_USBSRC(1U) | SIM_SOPT2_PLLFLLSEL(1U),   /*!< Use PLL0.      */
 342:../drivers/fsl_clock.h ****     kCLOCK_UsbSrcIrc48M = SIM_SOPT2_USBSRC(1U) | SIM_SOPT2_PLLFLLSEL(3U), /*!< Use IRC48M.    */
 343:../drivers/fsl_clock.h ****     kCLOCK_UsbSrcExt = SIM_SOPT2_USBSRC(0U)                               /*!< Use USB_CLKIN. */
 344:../drivers/fsl_clock.h **** } clock_usb_src_t;
 345:../drivers/fsl_clock.h **** 
 346:../drivers/fsl_clock.h **** /*------------------------------------------------------------------------------
 347:../drivers/fsl_clock.h **** 
 348:../drivers/fsl_clock.h ****  clock_gate_t definition:
 349:../drivers/fsl_clock.h **** 
 350:../drivers/fsl_clock.h ****  31                              16                              0
 351:../drivers/fsl_clock.h ****  -----------------------------------------------------------------
 352:../drivers/fsl_clock.h ****  | SIM_SCGC register offset       |   control bit offset in SCGC |
 353:../drivers/fsl_clock.h ****  -----------------------------------------------------------------
 354:../drivers/fsl_clock.h **** 
 355:../drivers/fsl_clock.h ****  For example, the SDHC clock gate is controlled by SIM_SCGC3[17], the
 356:../drivers/fsl_clock.h ****  SIM_SCGC3 offset in SIM is 0x1030, then kCLOCK_GateSdhc0 is defined as
 357:../drivers/fsl_clock.h **** 
 358:../drivers/fsl_clock.h ****               kCLOCK_GateSdhc0 = (0x1030 << 16) | 17;
 359:../drivers/fsl_clock.h **** 
 360:../drivers/fsl_clock.h **** ------------------------------------------------------------------------------*/
 361:../drivers/fsl_clock.h **** 
 362:../drivers/fsl_clock.h **** #define CLK_GATE_REG_OFFSET_SHIFT 16U
 363:../drivers/fsl_clock.h **** #define CLK_GATE_REG_OFFSET_MASK 0xFFFF0000U
 364:../drivers/fsl_clock.h **** #define CLK_GATE_BIT_SHIFT_SHIFT 0U
 365:../drivers/fsl_clock.h **** #define CLK_GATE_BIT_SHIFT_MASK 0x0000FFFFU
 366:../drivers/fsl_clock.h **** 
 367:../drivers/fsl_clock.h **** #define CLK_GATE_DEFINE(reg_offset, bit_shift)                                  \
 368:../drivers/fsl_clock.h ****     ((((reg_offset) << CLK_GATE_REG_OFFSET_SHIFT) & CLK_GATE_REG_OFFSET_MASK) | \
 369:../drivers/fsl_clock.h ****      (((bit_shift) << CLK_GATE_BIT_SHIFT_SHIFT) & CLK_GATE_BIT_SHIFT_MASK))
 370:../drivers/fsl_clock.h **** 
 371:../drivers/fsl_clock.h **** #define CLK_GATE_ABSTRACT_REG_OFFSET(x) (((x)&CLK_GATE_REG_OFFSET_MASK) >> CLK_GATE_REG_OFFSET_SHIF
 372:../drivers/fsl_clock.h **** #define CLK_GATE_ABSTRACT_BITS_SHIFT(x) (((x)&CLK_GATE_BIT_SHIFT_MASK) >> CLK_GATE_BIT_SHIFT_SHIFT)
 373:../drivers/fsl_clock.h **** 
 374:../drivers/fsl_clock.h **** /*! @brief Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock. */
 375:../drivers/fsl_clock.h **** typedef enum _clock_ip_name
 376:../drivers/fsl_clock.h **** {
 377:../drivers/fsl_clock.h ****     kCLOCK_IpInvalid = 0U,
 378:../drivers/fsl_clock.h ****     kCLOCK_I2c2 = CLK_GATE_DEFINE(0x1028U, 6U),
 379:../drivers/fsl_clock.h ****     kCLOCK_Uart4 = CLK_GATE_DEFINE(0x1028U, 10U),
 380:../drivers/fsl_clock.h ****     kCLOCK_Uart5 = CLK_GATE_DEFINE(0x1028U, 11U),
 381:../drivers/fsl_clock.h **** 
 382:../drivers/fsl_clock.h ****     kCLOCK_Enet0 = CLK_GATE_DEFINE(0x102CU, 0U),
 383:../drivers/fsl_clock.h ****     kCLOCK_Dac0 = CLK_GATE_DEFINE(0x102CU, 12U),
 384:../drivers/fsl_clock.h ****     kCLOCK_Dac1 = CLK_GATE_DEFINE(0x102CU, 13U),
 385:../drivers/fsl_clock.h **** 
 386:../drivers/fsl_clock.h ****     kCLOCK_Spi2 = CLK_GATE_DEFINE(0x1030U, 12U),
 387:../drivers/fsl_clock.h ****     kCLOCK_Sdhc0 = CLK_GATE_DEFINE(0x1030U, 17U),
 388:../drivers/fsl_clock.h ****     kCLOCK_Ftm3 = CLK_GATE_DEFINE(0x1030U, 25U),
 389:../drivers/fsl_clock.h ****     kCLOCK_Adc1 = CLK_GATE_DEFINE(0x1030U, 27U),
 390:../drivers/fsl_clock.h **** 
 391:../drivers/fsl_clock.h ****     kCLOCK_Ewm0 = CLK_GATE_DEFINE(0x1034U, 1U),
 392:../drivers/fsl_clock.h ****     kCLOCK_Cmt0 = CLK_GATE_DEFINE(0x1034U, 2U),
 393:../drivers/fsl_clock.h ****     kCLOCK_I2c0 = CLK_GATE_DEFINE(0x1034U, 6U),
 394:../drivers/fsl_clock.h ****     kCLOCK_I2c1 = CLK_GATE_DEFINE(0x1034U, 7U),
 395:../drivers/fsl_clock.h ****     kCLOCK_Uart0 = CLK_GATE_DEFINE(0x1034U, 10U),
 396:../drivers/fsl_clock.h ****     kCLOCK_Uart1 = CLK_GATE_DEFINE(0x1034U, 11U),
 397:../drivers/fsl_clock.h ****     kCLOCK_Uart2 = CLK_GATE_DEFINE(0x1034U, 12U),
 398:../drivers/fsl_clock.h ****     kCLOCK_Uart3 = CLK_GATE_DEFINE(0x1034U, 13U),
 399:../drivers/fsl_clock.h ****     kCLOCK_Usbfs0 = CLK_GATE_DEFINE(0x1034U, 18U),
 400:../drivers/fsl_clock.h ****     kCLOCK_Cmp0 = CLK_GATE_DEFINE(0x1034U, 19U),
 401:../drivers/fsl_clock.h ****     kCLOCK_Cmp1 = CLK_GATE_DEFINE(0x1034U, 19U),
 402:../drivers/fsl_clock.h ****     kCLOCK_Cmp2 = CLK_GATE_DEFINE(0x1034U, 19U),
 403:../drivers/fsl_clock.h ****     kCLOCK_Vref0 = CLK_GATE_DEFINE(0x1034U, 20U),
 404:../drivers/fsl_clock.h **** 
 405:../drivers/fsl_clock.h ****     kCLOCK_Lptmr0 = CLK_GATE_DEFINE(0x1038U, 0U),
 406:../drivers/fsl_clock.h ****     kCLOCK_PortA = CLK_GATE_DEFINE(0x1038U, 9U),
 407:../drivers/fsl_clock.h ****     kCLOCK_PortB = CLK_GATE_DEFINE(0x1038U, 10U),
 408:../drivers/fsl_clock.h ****     kCLOCK_PortC = CLK_GATE_DEFINE(0x1038U, 11U),
 409:../drivers/fsl_clock.h ****     kCLOCK_PortD = CLK_GATE_DEFINE(0x1038U, 12U),
 410:../drivers/fsl_clock.h ****     kCLOCK_PortE = CLK_GATE_DEFINE(0x1038U, 13U),
 411:../drivers/fsl_clock.h **** 
 412:../drivers/fsl_clock.h ****     kCLOCK_Ftf0 = CLK_GATE_DEFINE(0x103CU, 0U),
 413:../drivers/fsl_clock.h ****     kCLOCK_Dmamux0 = CLK_GATE_DEFINE(0x103CU, 1U),
 414:../drivers/fsl_clock.h ****     kCLOCK_Flexcan0 = CLK_GATE_DEFINE(0x103CU, 4U),
 415:../drivers/fsl_clock.h ****     kCLOCK_Rnga0 = CLK_GATE_DEFINE(0x103CU, 9U),
 416:../drivers/fsl_clock.h ****     kCLOCK_Spi0 = CLK_GATE_DEFINE(0x103CU, 12U),
 417:../drivers/fsl_clock.h ****     kCLOCK_Spi1 = CLK_GATE_DEFINE(0x103CU, 13U),
 418:../drivers/fsl_clock.h ****     kCLOCK_Sai0 = CLK_GATE_DEFINE(0x103CU, 15U),
 419:../drivers/fsl_clock.h ****     kCLOCK_Crc0 = CLK_GATE_DEFINE(0x103CU, 18U),
 420:../drivers/fsl_clock.h ****     kCLOCK_Usbdcd0 = CLK_GATE_DEFINE(0x103CU, 21U),
 421:../drivers/fsl_clock.h ****     kCLOCK_Pdb0 = CLK_GATE_DEFINE(0x103CU, 22U),
 422:../drivers/fsl_clock.h ****     kCLOCK_Pit0 = CLK_GATE_DEFINE(0x103CU, 23U),
 423:../drivers/fsl_clock.h ****     kCLOCK_Ftm0 = CLK_GATE_DEFINE(0x103CU, 24U),
 424:../drivers/fsl_clock.h ****     kCLOCK_Ftm1 = CLK_GATE_DEFINE(0x103CU, 25U),
 425:../drivers/fsl_clock.h ****     kCLOCK_Ftm2 = CLK_GATE_DEFINE(0x103CU, 26U),
 426:../drivers/fsl_clock.h ****     kCLOCK_Adc0 = CLK_GATE_DEFINE(0x103CU, 27U),
 427:../drivers/fsl_clock.h ****     kCLOCK_Rtc0 = CLK_GATE_DEFINE(0x103CU, 29U),
 428:../drivers/fsl_clock.h **** 
 429:../drivers/fsl_clock.h ****     kCLOCK_Flexbus0 = CLK_GATE_DEFINE(0x1040U, 0U),
 430:../drivers/fsl_clock.h ****     kCLOCK_Dma0 = CLK_GATE_DEFINE(0x1040U, 1U),
 431:../drivers/fsl_clock.h ****     kCLOCK_Sysmpu0 = CLK_GATE_DEFINE(0x1040U, 2U),
 432:../drivers/fsl_clock.h **** } clock_ip_name_t;
 433:../drivers/fsl_clock.h **** 
 434:../drivers/fsl_clock.h **** /*!@brief SIM configuration structure for clock setting. */
 435:../drivers/fsl_clock.h **** typedef struct _sim_clock_config
 436:../drivers/fsl_clock.h **** {
 437:../drivers/fsl_clock.h ****     uint8_t pllFllSel; /*!< PLL/FLL/IRC48M selection.    */
 438:../drivers/fsl_clock.h ****     uint8_t er32kSrc;  /*!< ERCLK32K source selection.   */
 439:../drivers/fsl_clock.h ****     uint32_t clkdiv1;  /*!< SIM_CLKDIV1.                 */
 440:../drivers/fsl_clock.h **** } sim_clock_config_t;
 441:../drivers/fsl_clock.h **** 
 442:../drivers/fsl_clock.h **** /*! @brief OSC work mode. */
 443:../drivers/fsl_clock.h **** typedef enum _osc_mode
 444:../drivers/fsl_clock.h **** {
 445:../drivers/fsl_clock.h ****     kOSC_ModeExt = 0U, /*!< Use an external clock.   */
 446:../drivers/fsl_clock.h **** #if (defined(MCG_C2_EREFS_MASK) && !(defined(MCG_C2_EREFS0_MASK)))
 447:../drivers/fsl_clock.h ****     kOSC_ModeOscLowPower = MCG_C2_EREFS_MASK, /*!< Oscillator low power. */
 448:../drivers/fsl_clock.h **** #else
 449:../drivers/fsl_clock.h ****     kOSC_ModeOscLowPower = MCG_C2_EREFS0_MASK, /*!< Oscillator low power. */
 450:../drivers/fsl_clock.h **** #endif
 451:../drivers/fsl_clock.h ****     kOSC_ModeOscHighGain = 0U
 452:../drivers/fsl_clock.h **** #if (defined(MCG_C2_EREFS_MASK) && !(defined(MCG_C2_EREFS0_MASK)))
 453:../drivers/fsl_clock.h ****                            |
 454:../drivers/fsl_clock.h ****                            MCG_C2_EREFS_MASK
 455:../drivers/fsl_clock.h **** #else
 456:../drivers/fsl_clock.h ****                            |
 457:../drivers/fsl_clock.h ****                            MCG_C2_EREFS0_MASK
 458:../drivers/fsl_clock.h **** #endif
 459:../drivers/fsl_clock.h **** #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
 460:../drivers/fsl_clock.h ****                            |
 461:../drivers/fsl_clock.h ****                            MCG_C2_HGO_MASK, /*!< Oscillator high gain. */
 462:../drivers/fsl_clock.h **** #else
 463:../drivers/fsl_clock.h ****                            |
 464:../drivers/fsl_clock.h ****                            MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
 465:../drivers/fsl_clock.h **** #endif
 466:../drivers/fsl_clock.h **** } osc_mode_t;
 467:../drivers/fsl_clock.h **** 
 468:../drivers/fsl_clock.h **** /*! @brief Oscillator capacitor load setting.*/
 469:../drivers/fsl_clock.h **** enum _osc_cap_load
 470:../drivers/fsl_clock.h **** {
 471:../drivers/fsl_clock.h ****     kOSC_Cap2P = OSC_CR_SC2P_MASK,  /*!< 2  pF capacitor load */
 472:../drivers/fsl_clock.h ****     kOSC_Cap4P = OSC_CR_SC4P_MASK,  /*!< 4  pF capacitor load */
 473:../drivers/fsl_clock.h ****     kOSC_Cap8P = OSC_CR_SC8P_MASK,  /*!< 8  pF capacitor load */
 474:../drivers/fsl_clock.h ****     kOSC_Cap16P = OSC_CR_SC16P_MASK /*!< 16 pF capacitor load */
 475:../drivers/fsl_clock.h **** };
 476:../drivers/fsl_clock.h **** 
 477:../drivers/fsl_clock.h **** /*! @brief OSCERCLK enable mode. */
 478:../drivers/fsl_clock.h **** enum _oscer_enable_mode
 479:../drivers/fsl_clock.h **** {
 480:../drivers/fsl_clock.h ****     kOSC_ErClkEnable = OSC_CR_ERCLKEN_MASK,       /*!< Enable.              */
 481:../drivers/fsl_clock.h ****     kOSC_ErClkEnableInStop = OSC_CR_EREFSTEN_MASK /*!< Enable in stop mode. */
 482:../drivers/fsl_clock.h **** };
 483:../drivers/fsl_clock.h **** 
 484:../drivers/fsl_clock.h **** /*! @brief OSC configuration for OSCERCLK. */
 485:../drivers/fsl_clock.h **** typedef struct _oscer_config
 486:../drivers/fsl_clock.h **** {
 487:../drivers/fsl_clock.h ****     uint8_t enableMode; /*!< OSCERCLK enable mode. OR'ed value of @ref _oscer_enable_mode. */
 488:../drivers/fsl_clock.h **** 
 489:../drivers/fsl_clock.h **** } oscer_config_t;
 490:../drivers/fsl_clock.h **** 
 491:../drivers/fsl_clock.h **** /*!
 492:../drivers/fsl_clock.h ****  * @brief OSC Initialization Configuration Structure
 493:../drivers/fsl_clock.h ****  *
 494:../drivers/fsl_clock.h ****  * Defines the configuration data structure to initialize the OSC.
 495:../drivers/fsl_clock.h ****  * When porting to a new board, set the following members
 496:../drivers/fsl_clock.h ****  * according to the board setting:
 497:../drivers/fsl_clock.h ****  * 1. freq: The external frequency.
 498:../drivers/fsl_clock.h ****  * 2. workMode: The OSC module mode.
 499:../drivers/fsl_clock.h ****  */
 500:../drivers/fsl_clock.h **** typedef struct _osc_config
 501:../drivers/fsl_clock.h **** {
 502:../drivers/fsl_clock.h ****     uint32_t freq;              /*!< External clock frequency.    */
 503:../drivers/fsl_clock.h ****     uint8_t capLoad;            /*!< Capacitor load setting.      */
 504:../drivers/fsl_clock.h ****     osc_mode_t workMode;        /*!< OSC work mode setting.       */
 505:../drivers/fsl_clock.h ****     oscer_config_t oscerConfig; /*!< Configuration for OSCERCLK.  */
 506:../drivers/fsl_clock.h **** } osc_config_t;
 507:../drivers/fsl_clock.h **** 
 508:../drivers/fsl_clock.h **** /*! @brief MCG FLL reference clock source select. */
 509:../drivers/fsl_clock.h **** typedef enum _mcg_fll_src
 510:../drivers/fsl_clock.h **** {
 511:../drivers/fsl_clock.h ****     kMCG_FllSrcExternal, /*!< External reference clock is selected          */
 512:../drivers/fsl_clock.h ****     kMCG_FllSrcInternal  /*!< The slow internal reference clock is selected */
 513:../drivers/fsl_clock.h **** } mcg_fll_src_t;
 514:../drivers/fsl_clock.h **** 
 515:../drivers/fsl_clock.h **** /*! @brief MCG internal reference clock select */
 516:../drivers/fsl_clock.h **** typedef enum _mcg_irc_mode
 517:../drivers/fsl_clock.h **** {
 518:../drivers/fsl_clock.h ****     kMCG_IrcSlow, /*!< Slow internal reference clock selected */
 519:../drivers/fsl_clock.h ****     kMCG_IrcFast  /*!< Fast internal reference clock selected */
 520:../drivers/fsl_clock.h **** } mcg_irc_mode_t;
 521:../drivers/fsl_clock.h **** 
 522:../drivers/fsl_clock.h **** /*! @brief MCG DCO Maximum Frequency with 32.768 kHz Reference */
 523:../drivers/fsl_clock.h **** typedef enum _mcg_dmx32
 524:../drivers/fsl_clock.h **** {
 525:../drivers/fsl_clock.h ****     kMCG_Dmx32Default, /*!< DCO has a default range of 25% */
 526:../drivers/fsl_clock.h ****     kMCG_Dmx32Fine     /*!< DCO is fine-tuned for maximum frequency with 32.768 kHz reference */
 527:../drivers/fsl_clock.h **** } mcg_dmx32_t;
 528:../drivers/fsl_clock.h **** 
 529:../drivers/fsl_clock.h **** /*! @brief MCG DCO range select */
 530:../drivers/fsl_clock.h **** typedef enum _mcg_drs
 531:../drivers/fsl_clock.h **** {
 532:../drivers/fsl_clock.h ****     kMCG_DrsLow,     /*!< Low frequency range       */
 533:../drivers/fsl_clock.h ****     kMCG_DrsMid,     /*!< Mid frequency range       */
 534:../drivers/fsl_clock.h ****     kMCG_DrsMidHigh, /*!< Mid-High frequency range  */
 535:../drivers/fsl_clock.h ****     kMCG_DrsHigh     /*!< High frequency range      */
 536:../drivers/fsl_clock.h **** } mcg_drs_t;
 537:../drivers/fsl_clock.h **** 
 538:../drivers/fsl_clock.h **** /*! @brief MCG PLL reference clock select */
 539:../drivers/fsl_clock.h **** typedef enum _mcg_pll_ref_src
 540:../drivers/fsl_clock.h **** {
 541:../drivers/fsl_clock.h ****     kMCG_PllRefOsc0, /*!< Selects OSC0 as PLL reference clock                 */
 542:../drivers/fsl_clock.h ****     kMCG_PllRefOsc1  /*!< Selects OSC1 as PLL reference clock                 */
 543:../drivers/fsl_clock.h **** } mcg_pll_ref_src_t;
 544:../drivers/fsl_clock.h **** 
 545:../drivers/fsl_clock.h **** /*! @brief MCGOUT clock source. */
 546:../drivers/fsl_clock.h **** typedef enum _mcg_clkout_src
 547:../drivers/fsl_clock.h **** {
 548:../drivers/fsl_clock.h ****     kMCG_ClkOutSrcOut,      /*!< Output of the FLL is selected (reset default)  */
 549:../drivers/fsl_clock.h ****     kMCG_ClkOutSrcInternal, /*!< Internal reference clock is selected           */
 550:../drivers/fsl_clock.h ****     kMCG_ClkOutSrcExternal, /*!< External reference clock is selected           */
 551:../drivers/fsl_clock.h **** } mcg_clkout_src_t;
 552:../drivers/fsl_clock.h **** 
 553:../drivers/fsl_clock.h **** /*! @brief MCG Automatic Trim Machine Select */
 554:../drivers/fsl_clock.h **** typedef enum _mcg_atm_select
 555:../drivers/fsl_clock.h **** {
 556:../drivers/fsl_clock.h ****     kMCG_AtmSel32k, /*!< 32 kHz Internal Reference Clock selected  */
 557:../drivers/fsl_clock.h ****     kMCG_AtmSel4m   /*!< 4 MHz Internal Reference Clock selected   */
 558:../drivers/fsl_clock.h **** } mcg_atm_select_t;
 559:../drivers/fsl_clock.h **** 
 560:../drivers/fsl_clock.h **** /*! @brief MCG OSC Clock Select */
 561:../drivers/fsl_clock.h **** typedef enum _mcg_oscsel
 562:../drivers/fsl_clock.h **** {
 563:../drivers/fsl_clock.h ****     kMCG_OscselOsc, /*!< Selects System Oscillator (OSCCLK) */
 564:../drivers/fsl_clock.h ****     kMCG_OscselRtc, /*!< Selects 32 kHz RTC Oscillator      */
 565:../drivers/fsl_clock.h ****     kMCG_OscselIrc  /*!< Selects 48 MHz IRC Oscillator      */
 566:../drivers/fsl_clock.h **** } mcg_oscsel_t;
 567:../drivers/fsl_clock.h **** 
 568:../drivers/fsl_clock.h **** /*! @brief MCG PLLCS select */
 569:../drivers/fsl_clock.h **** typedef enum _mcg_pll_clk_select
 570:../drivers/fsl_clock.h **** {
 571:../drivers/fsl_clock.h ****     kMCG_PllClkSelPll0, /*!< PLL0 output clock is selected  */
 572:../drivers/fsl_clock.h ****     kMCG_PllClkSelPll1  /* PLL1 output clock is selected    */
 573:../drivers/fsl_clock.h **** } mcg_pll_clk_select_t;
 574:../drivers/fsl_clock.h **** 
 575:../drivers/fsl_clock.h **** /*! @brief MCG clock monitor mode. */
 576:../drivers/fsl_clock.h **** typedef enum _mcg_monitor_mode
 577:../drivers/fsl_clock.h **** {
 578:../drivers/fsl_clock.h ****     kMCG_MonitorNone, /*!< Clock monitor is disabled.         */
 579:../drivers/fsl_clock.h ****     kMCG_MonitorInt,  /*!< Trigger interrupt when clock lost. */
 580:../drivers/fsl_clock.h ****     kMCG_MonitorReset /*!< System reset when clock lost.      */
 581:../drivers/fsl_clock.h **** } mcg_monitor_mode_t;
 582:../drivers/fsl_clock.h **** 
 583:../drivers/fsl_clock.h **** /*! @brief MCG status. */
 584:../drivers/fsl_clock.h **** enum _mcg_status
 585:../drivers/fsl_clock.h **** {
 586:../drivers/fsl_clock.h ****     kStatus_MCG_ModeUnreachable = MAKE_STATUS(kStatusGroup_MCG, 0),       /*!< Can't switch to targ
 587:../drivers/fsl_clock.h ****     kStatus_MCG_ModeInvalid = MAKE_STATUS(kStatusGroup_MCG, 1),           /*!< Current mode invalid
 588:../drivers/fsl_clock.h ****                                                                                function. */
 589:../drivers/fsl_clock.h ****     kStatus_MCG_AtmBusClockInvalid = MAKE_STATUS(kStatusGroup_MCG, 2),    /*!< Invalid bus clock fo
 590:../drivers/fsl_clock.h ****     kStatus_MCG_AtmDesiredFreqInvalid = MAKE_STATUS(kStatusGroup_MCG, 3), /*!< Invalid desired freq
 591:../drivers/fsl_clock.h ****     kStatus_MCG_AtmIrcUsed = MAKE_STATUS(kStatusGroup_MCG, 4),            /*!< IRC is used when usi
 592:../drivers/fsl_clock.h ****     kStatus_MCG_AtmHardwareFail = MAKE_STATUS(kStatusGroup_MCG, 5),       /*!< Hardware fail occurs
 593:../drivers/fsl_clock.h ****     kStatus_MCG_SourceUsed = MAKE_STATUS(kStatusGroup_MCG, 6)             /*!< Can't change the clo
 594:../drivers/fsl_clock.h ****                                                                                it is in use. */
 595:../drivers/fsl_clock.h **** };
 596:../drivers/fsl_clock.h **** 
 597:../drivers/fsl_clock.h **** /*! @brief MCG status flags. */
 598:../drivers/fsl_clock.h **** enum _mcg_status_flags_t
 599:../drivers/fsl_clock.h **** {
 600:../drivers/fsl_clock.h ****     kMCG_Osc0LostFlag = (1U << 0U),   /*!< OSC0 lost.         */
 601:../drivers/fsl_clock.h ****     kMCG_Osc0InitFlag = (1U << 1U),   /*!< OSC0 crystal initialized. */
 602:../drivers/fsl_clock.h ****     kMCG_RtcOscLostFlag = (1U << 4U), /*!< RTC OSC lost.      */
 603:../drivers/fsl_clock.h ****     kMCG_Pll0LostFlag = (1U << 5U),   /*!< PLL0 lost.         */
 604:../drivers/fsl_clock.h ****     kMCG_Pll0LockFlag = (1U << 6U),   /*!< PLL0 locked.       */
 605:../drivers/fsl_clock.h **** };
 606:../drivers/fsl_clock.h **** 
 607:../drivers/fsl_clock.h **** /*! @brief MCG internal reference clock (MCGIRCLK) enable mode definition. */
 608:../drivers/fsl_clock.h **** enum _mcg_irclk_enable_mode
 609:../drivers/fsl_clock.h **** {
 610:../drivers/fsl_clock.h ****     kMCG_IrclkEnable = MCG_C1_IRCLKEN_MASK,       /*!< MCGIRCLK enable.              */
 611:../drivers/fsl_clock.h ****     kMCG_IrclkEnableInStop = MCG_C1_IREFSTEN_MASK /*!< MCGIRCLK enable in stop mode. */
 612:../drivers/fsl_clock.h **** };
 613:../drivers/fsl_clock.h **** 
 614:../drivers/fsl_clock.h **** /*! @brief MCG PLL clock enable mode definition. */
 615:../drivers/fsl_clock.h **** enum _mcg_pll_enable_mode
 616:../drivers/fsl_clock.h **** {
 617:../drivers/fsl_clock.h ****     kMCG_PllEnableIndependent = MCG_C5_PLLCLKEN0_MASK, /*!< MCGPLLCLK enable independent of the
 618:../drivers/fsl_clock.h ****                                                            MCG clock mode. Generally, the PLL
 619:../drivers/fsl_clock.h ****                                                            is disabled in FLL modes
 620:../drivers/fsl_clock.h ****                                                            (FEI/FBI/FEE/FBE). Setting the PLL clock
 621:../drivers/fsl_clock.h ****                                                            enable independent, enables the
 622:../drivers/fsl_clock.h ****                                                            PLL in the FLL modes.          */
 623:../drivers/fsl_clock.h ****     kMCG_PllEnableInStop = MCG_C5_PLLSTEN0_MASK        /*!< MCGPLLCLK enable in STOP mode. */
 624:../drivers/fsl_clock.h **** };
 625:../drivers/fsl_clock.h **** 
 626:../drivers/fsl_clock.h **** /*! @brief MCG mode definitions */
 627:../drivers/fsl_clock.h **** typedef enum _mcg_mode
 628:../drivers/fsl_clock.h **** {
 629:../drivers/fsl_clock.h ****     kMCG_ModeFEI = 0U, /*!< FEI   - FLL Engaged Internal         */
 630:../drivers/fsl_clock.h ****     kMCG_ModeFBI,      /*!< FBI   - FLL Bypassed Internal        */
 631:../drivers/fsl_clock.h ****     kMCG_ModeBLPI,     /*!< BLPI  - Bypassed Low Power Internal  */
 632:../drivers/fsl_clock.h ****     kMCG_ModeFEE,      /*!< FEE   - FLL Engaged External         */
 633:../drivers/fsl_clock.h ****     kMCG_ModeFBE,      /*!< FBE   - FLL Bypassed External        */
 634:../drivers/fsl_clock.h ****     kMCG_ModeBLPE,     /*!< BLPE  - Bypassed Low Power External  */
 635:../drivers/fsl_clock.h ****     kMCG_ModePBE,      /*!< PBE   - PLL Bypassed External        */
 636:../drivers/fsl_clock.h ****     kMCG_ModePEE,      /*!< PEE   - PLL Engaged External         */
 637:../drivers/fsl_clock.h ****     kMCG_ModeError     /*!< Unknown mode                         */
 638:../drivers/fsl_clock.h **** } mcg_mode_t;
 639:../drivers/fsl_clock.h **** 
 640:../drivers/fsl_clock.h **** /*! @brief MCG PLL configuration. */
 641:../drivers/fsl_clock.h **** typedef struct _mcg_pll_config
 642:../drivers/fsl_clock.h **** {
 643:../drivers/fsl_clock.h ****     uint8_t enableMode; /*!< Enable mode. OR'ed value of @ref _mcg_pll_enable_mode. */
 644:../drivers/fsl_clock.h ****     uint8_t prdiv;      /*!< Reference divider PRDIV.    */
 645:../drivers/fsl_clock.h ****     uint8_t vdiv;       /*!< VCO divider VDIV.           */
 646:../drivers/fsl_clock.h **** } mcg_pll_config_t;
 647:../drivers/fsl_clock.h **** 
 648:../drivers/fsl_clock.h **** /*! @brief MCG mode change configuration structure
 649:../drivers/fsl_clock.h ****  *
 650:../drivers/fsl_clock.h ****  * When porting to a new board, set the following members
 651:../drivers/fsl_clock.h ****  * according to the board setting:
 652:../drivers/fsl_clock.h ****  * 1. frdiv: If the FLL uses the external reference clock, set this
 653:../drivers/fsl_clock.h ****  *    value to ensure that the external reference clock divided by frdiv is
 654:../drivers/fsl_clock.h ****  *    in the 31.25 kHz to 39.0625 kHz range.
 655:../drivers/fsl_clock.h ****  * 2. The PLL reference clock divider PRDIV: PLL reference clock frequency after
 656:../drivers/fsl_clock.h ****  *    PRDIV should be in the FSL_FEATURE_MCG_PLL_REF_MIN to
 657:../drivers/fsl_clock.h ****  *    FSL_FEATURE_MCG_PLL_REF_MAX range.
 658:../drivers/fsl_clock.h ****  */
 659:../drivers/fsl_clock.h **** typedef struct _mcg_config
 660:../drivers/fsl_clock.h **** {
 661:../drivers/fsl_clock.h ****     mcg_mode_t mcgMode; /*!< MCG mode.                   */
 662:../drivers/fsl_clock.h **** 
 663:../drivers/fsl_clock.h ****     /* ----------------------- MCGIRCCLK settings ------------------------ */
 664:../drivers/fsl_clock.h ****     uint8_t irclkEnableMode; /*!< MCGIRCLK enable mode.       */
 665:../drivers/fsl_clock.h ****     mcg_irc_mode_t ircs;     /*!< Source, MCG_C2[IRCS].       */
 666:../drivers/fsl_clock.h ****     uint8_t fcrdiv;          /*!< Divider, MCG_SC[FCRDIV].    */
 667:../drivers/fsl_clock.h **** 
 668:../drivers/fsl_clock.h ****     /* ------------------------ MCG FLL settings ------------------------- */
 669:../drivers/fsl_clock.h ****     uint8_t frdiv;       /*!< Divider MCG_C1[FRDIV].      */
 670:../drivers/fsl_clock.h ****     mcg_drs_t drs;       /*!< DCO range MCG_C4[DRST_DRS]. */
 671:../drivers/fsl_clock.h ****     mcg_dmx32_t dmx32;   /*!< MCG_C4[DMX32].              */
 672:../drivers/fsl_clock.h ****     mcg_oscsel_t oscsel; /*!< OSC select MCG_C7[OSCSEL].  */
 673:../drivers/fsl_clock.h **** 
 674:../drivers/fsl_clock.h ****     /* ------------------------ MCG PLL settings ------------------------- */
 675:../drivers/fsl_clock.h ****     mcg_pll_config_t pll0Config; /*!< MCGPLL0CLK configuration.   */
 676:../drivers/fsl_clock.h **** 
 677:../drivers/fsl_clock.h **** } mcg_config_t;
 678:../drivers/fsl_clock.h **** 
 679:../drivers/fsl_clock.h **** /*******************************************************************************
 680:../drivers/fsl_clock.h ****  * API
 681:../drivers/fsl_clock.h ****  ******************************************************************************/
 682:../drivers/fsl_clock.h **** 
 683:../drivers/fsl_clock.h **** #if defined(__cplusplus)
 684:../drivers/fsl_clock.h **** extern "C" {
 685:../drivers/fsl_clock.h **** #endif /* __cplusplus */
 686:../drivers/fsl_clock.h **** 
 687:../drivers/fsl_clock.h **** /*!
 688:../drivers/fsl_clock.h ****  * @brief Enable the clock for specific IP.
 689:../drivers/fsl_clock.h ****  *
 690:../drivers/fsl_clock.h ****  * @param name  Which clock to enable, see \ref clock_ip_name_t.
 691:../drivers/fsl_clock.h ****  */
 692:../drivers/fsl_clock.h **** static inline void CLOCK_EnableClock(clock_ip_name_t name)
 693:../drivers/fsl_clock.h **** {
 694:../drivers/fsl_clock.h ****     uint32_t regAddr = SIM_BASE + CLK_GATE_ABSTRACT_REG_OFFSET((uint32_t)name);
 695:../drivers/fsl_clock.h ****     (*(volatile uint32_t *)regAddr) |= (1U << CLK_GATE_ABSTRACT_BITS_SHIFT((uint32_t)name));
  40              		.loc 2 695 0
  41 0002 164A     		ldr	r2, .L2
  42 0004 1368     		ldr	r3, [r2]
  43 0006 43F04003 		orr	r3, r3, #64
  44 000a 1360     		str	r3, [r2]
  45              	.LVL1:
  46              	.LBE15:
  47              	.LBE14:
  48              	.LBB16:
  49              	.LBB17:
  50 000c 5368     		ldr	r3, [r2, #4]
  51 000e 43F40053 		orr	r3, r3, #8192
  52 0012 5360     		str	r3, [r2, #4]
  53              	.LVL2:
  54              	.LBE17:
  55              	.LBE16:
  20:../source/i2c_func.c **** 
  21:../source/i2c_func.c **** 	CLOCK_EnableClock(kCLOCK_I2c0);
  22:../source/i2c_func.c **** 	CLOCK_EnableClock(kCLOCK_PortE);
  23:../source/i2c_func.c **** 	i2c_master_config_t config;
  24:../source/i2c_func.c **** 
  25:../source/i2c_func.c **** 	uint32_t ClkSrcFreq = CLOCK_GetCoreSysClkFreq();
  56              		.loc 1 25 0
  57 0014 FFF7FEFF 		bl	CLOCK_GetCoreSysClkFreq
  58              	.LVL3:
  59 0018 0446     		mov	r4, r0
  60              	.LVL4:
  26:../source/i2c_func.c **** 
  27:../source/i2c_func.c **** 	I2C_MasterGetDefaultConfig(&config);
  61              		.loc 1 27 0
  62 001a 01A8     		add	r0, sp, #4
  63              	.LVL5:
  64 001c FFF7FEFF 		bl	I2C_MasterGetDefaultConfig
  65              	.LVL6:
  28:../source/i2c_func.c **** 
  29:../source/i2c_func.c **** 	config.enableMaster = true;
  66              		.loc 1 29 0
  67 0020 0123     		movs	r3, #1
  30:../source/i2c_func.c ****     config.enableStopHold = false;
  31:../source/i2c_func.c ****     config.baudRate_Bps = 100000;
  68              		.loc 1 31 0
  69 0022 0F4A     		ldr	r2, .L2+4
  29:../source/i2c_func.c ****     config.enableStopHold = false;
  70              		.loc 1 29 0
  71 0024 8DF80430 		strb	r3, [sp, #4]
  72              		.loc 1 31 0
  73 0028 0292     		str	r2, [sp, #8]
  30:../source/i2c_func.c ****     config.enableStopHold = false;
  74              		.loc 1 30 0
  75 002a 0023     		movs	r3, #0
  32:../source/i2c_func.c ****     config.glitchFilterWidth = 0;
  33:../source/i2c_func.c **** 
  34:../source/i2c_func.c **** 	I2C_MasterInit(I2C0, &config, ClkSrcFreq);
  76              		.loc 1 34 0
  77 002c 2246     		mov	r2, r4
  78 002e 01A9     		add	r1, sp, #4
  79 0030 0C48     		ldr	r0, .L2+8
  30:../source/i2c_func.c ****     config.baudRate_Bps = 100000;
  80              		.loc 1 30 0
  81 0032 8DF80530 		strb	r3, [sp, #5]
  32:../source/i2c_func.c ****     config.glitchFilterWidth = 0;
  82              		.loc 1 32 0
  83 0036 8DF80C30 		strb	r3, [sp, #12]
  84              		.loc 1 34 0
  85 003a FFF7FEFF 		bl	I2C_MasterInit
  86              	.LVL7:
  87              	.LBB18:
  88              	.LBB19:
  89              		.file 3 "../drivers/fsl_port.h"
   1:../drivers/fsl_port.h **** /*
   2:../drivers/fsl_port.h ****  * The Clear BSD License
   3:../drivers/fsl_port.h ****  * Copyright (c) 2015, Freescale Semiconductor, Inc.
   4:../drivers/fsl_port.h ****  * Copyright 2016-2017 NXP
   5:../drivers/fsl_port.h ****  * All rights reserved.
   6:../drivers/fsl_port.h ****  *
   7:../drivers/fsl_port.h ****  * Redistribution and use in source and binary forms, with or without modification,
   8:../drivers/fsl_port.h ****  * are permitted (subject to the limitations in the disclaimer below) provided
   9:../drivers/fsl_port.h ****  * that the following conditions are met:
  10:../drivers/fsl_port.h ****  *
  11:../drivers/fsl_port.h ****  * o Redistributions of source code must retain the above copyright notice, this list
  12:../drivers/fsl_port.h ****  *   of conditions and the following disclaimer.
  13:../drivers/fsl_port.h ****  *
  14:../drivers/fsl_port.h ****  * o Redistributions in binary form must reproduce the above copyright notice, this
  15:../drivers/fsl_port.h ****  *   list of conditions and the following disclaimer in the documentation and/or
  16:../drivers/fsl_port.h ****  *   other materials provided with the distribution.
  17:../drivers/fsl_port.h ****  *
  18:../drivers/fsl_port.h ****  * o Neither the name of the copyright holder nor the names of its
  19:../drivers/fsl_port.h ****  *   contributors may be used to endorse or promote products derived from this
  20:../drivers/fsl_port.h ****  *   software without specific prior written permission.
  21:../drivers/fsl_port.h ****  *
  22:../drivers/fsl_port.h ****  * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE.
  23:../drivers/fsl_port.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  24:../drivers/fsl_port.h ****  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../drivers/fsl_port.h ****  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26:../drivers/fsl_port.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  27:../drivers/fsl_port.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  28:../drivers/fsl_port.h ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  29:../drivers/fsl_port.h ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  30:../drivers/fsl_port.h ****  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  31:../drivers/fsl_port.h ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  32:../drivers/fsl_port.h ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:../drivers/fsl_port.h ****  */
  34:../drivers/fsl_port.h **** #ifndef _FSL_PORT_H_
  35:../drivers/fsl_port.h **** #define _FSL_PORT_H_
  36:../drivers/fsl_port.h **** 
  37:../drivers/fsl_port.h **** #include "fsl_common.h"
  38:../drivers/fsl_port.h **** 
  39:../drivers/fsl_port.h **** /*!
  40:../drivers/fsl_port.h ****  * @addtogroup port
  41:../drivers/fsl_port.h ****  * @{
  42:../drivers/fsl_port.h ****  */
  43:../drivers/fsl_port.h **** 
  44:../drivers/fsl_port.h **** /*******************************************************************************
  45:../drivers/fsl_port.h ****  * Definitions
  46:../drivers/fsl_port.h ****  ******************************************************************************/
  47:../drivers/fsl_port.h **** 
  48:../drivers/fsl_port.h **** /*! @name Driver version */
  49:../drivers/fsl_port.h **** /*@{*/
  50:../drivers/fsl_port.h **** /*! Version 2.0.2. */
  51:../drivers/fsl_port.h **** #define FSL_PORT_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))
  52:../drivers/fsl_port.h **** /*@}*/
  53:../drivers/fsl_port.h **** 
  54:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_PULL_ENABLE) && FSL_FEATURE_PORT_HAS_PULL_ENABLE
  55:../drivers/fsl_port.h **** /*! @brief Internal resistor pull feature selection */
  56:../drivers/fsl_port.h **** enum _port_pull
  57:../drivers/fsl_port.h **** {
  58:../drivers/fsl_port.h ****     kPORT_PullDisable = 0U, /*!< Internal pull-up/down resistor is disabled. */
  59:../drivers/fsl_port.h ****     kPORT_PullDown = 2U,    /*!< Internal pull-down resistor is enabled. */
  60:../drivers/fsl_port.h ****     kPORT_PullUp = 3U,      /*!< Internal pull-up resistor is enabled. */
  61:../drivers/fsl_port.h **** };
  62:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_PULL_ENABLE */
  63:../drivers/fsl_port.h **** 
  64:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_SLEW_RATE) && FSL_FEATURE_PORT_HAS_SLEW_RATE
  65:../drivers/fsl_port.h **** /*! @brief Slew rate selection */
  66:../drivers/fsl_port.h **** enum _port_slew_rate
  67:../drivers/fsl_port.h **** {
  68:../drivers/fsl_port.h ****     kPORT_FastSlewRate = 0U, /*!< Fast slew rate is configured. */
  69:../drivers/fsl_port.h ****     kPORT_SlowSlewRate = 1U, /*!< Slow slew rate is configured. */
  70:../drivers/fsl_port.h **** };
  71:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_SLEW_RATE */
  72:../drivers/fsl_port.h **** 
  73:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_OPEN_DRAIN) && FSL_FEATURE_PORT_HAS_OPEN_DRAIN
  74:../drivers/fsl_port.h **** /*! @brief Open Drain feature enable/disable */
  75:../drivers/fsl_port.h **** enum _port_open_drain_enable
  76:../drivers/fsl_port.h **** {
  77:../drivers/fsl_port.h ****     kPORT_OpenDrainDisable = 0U, /*!< Open drain output is disabled. */
  78:../drivers/fsl_port.h ****     kPORT_OpenDrainEnable = 1U,  /*!< Open drain output is enabled. */
  79:../drivers/fsl_port.h **** };
  80:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_OPEN_DRAIN */
  81:../drivers/fsl_port.h **** 
  82:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_PASSIVE_FILTER) && FSL_FEATURE_PORT_HAS_PASSIVE_FILTER
  83:../drivers/fsl_port.h **** /*! @brief Passive filter feature enable/disable */
  84:../drivers/fsl_port.h **** enum _port_passive_filter_enable
  85:../drivers/fsl_port.h **** {
  86:../drivers/fsl_port.h ****     kPORT_PassiveFilterDisable = 0U, /*!< Passive input filter is disabled. */
  87:../drivers/fsl_port.h ****     kPORT_PassiveFilterEnable = 1U,  /*!< Passive input filter is enabled. */
  88:../drivers/fsl_port.h **** };
  89:../drivers/fsl_port.h **** #endif
  90:../drivers/fsl_port.h **** 
  91:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH) && FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH
  92:../drivers/fsl_port.h **** /*! @brief Configures the drive strength. */
  93:../drivers/fsl_port.h **** enum _port_drive_strength
  94:../drivers/fsl_port.h **** {
  95:../drivers/fsl_port.h ****     kPORT_LowDriveStrength = 0U,  /*!< Low-drive strength is configured. */
  96:../drivers/fsl_port.h ****     kPORT_HighDriveStrength = 1U, /*!< High-drive strength is configured. */
  97:../drivers/fsl_port.h **** };
  98:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH */
  99:../drivers/fsl_port.h **** 
 100:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK) && FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK
 101:../drivers/fsl_port.h **** /*! @brief Unlock/lock the pin control register field[15:0] */
 102:../drivers/fsl_port.h **** enum _port_lock_register
 103:../drivers/fsl_port.h **** {
 104:../drivers/fsl_port.h ****     kPORT_UnlockRegister = 0U, /*!< Pin Control Register fields [15:0] are not locked. */
 105:../drivers/fsl_port.h ****     kPORT_LockRegister = 1U,   /*!< Pin Control Register fields [15:0] are locked. */
 106:../drivers/fsl_port.h **** };
 107:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK */
 108:../drivers/fsl_port.h **** 
 109:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_PCR_MUX_WIDTH) && FSL_FEATURE_PORT_PCR_MUX_WIDTH
 110:../drivers/fsl_port.h **** /*! @brief Pin mux selection */
 111:../drivers/fsl_port.h **** typedef enum _port_mux
 112:../drivers/fsl_port.h **** {
 113:../drivers/fsl_port.h ****     kPORT_PinDisabledOrAnalog = 0U, /*!< Corresponding pin is disabled, but is used as an analog pi
 114:../drivers/fsl_port.h ****     kPORT_MuxAsGpio = 1U,           /*!< Corresponding pin is configured as GPIO. */
 115:../drivers/fsl_port.h ****     kPORT_MuxAlt2 = 2U,             /*!< Chip-specific */
 116:../drivers/fsl_port.h ****     kPORT_MuxAlt3 = 3U,             /*!< Chip-specific */
 117:../drivers/fsl_port.h ****     kPORT_MuxAlt4 = 4U,             /*!< Chip-specific */
 118:../drivers/fsl_port.h ****     kPORT_MuxAlt5 = 5U,             /*!< Chip-specific */
 119:../drivers/fsl_port.h ****     kPORT_MuxAlt6 = 6U,             /*!< Chip-specific */
 120:../drivers/fsl_port.h ****     kPORT_MuxAlt7 = 7U,             /*!< Chip-specific */
 121:../drivers/fsl_port.h ****     kPORT_MuxAlt8 = 8U,             /*!< Chip-specific */
 122:../drivers/fsl_port.h ****     kPORT_MuxAlt9 = 9U,             /*!< Chip-specific */
 123:../drivers/fsl_port.h ****     kPORT_MuxAlt10 = 10U,           /*!< Chip-specific */
 124:../drivers/fsl_port.h ****     kPORT_MuxAlt11 = 11U,           /*!< Chip-specific */
 125:../drivers/fsl_port.h ****     kPORT_MuxAlt12 = 12U,           /*!< Chip-specific */
 126:../drivers/fsl_port.h ****     kPORT_MuxAlt13 = 13U,           /*!< Chip-specific */
 127:../drivers/fsl_port.h ****     kPORT_MuxAlt14 = 14U,           /*!< Chip-specific */
 128:../drivers/fsl_port.h ****     kPORT_MuxAlt15 = 15U,           /*!< Chip-specific */
 129:../drivers/fsl_port.h **** } port_mux_t;
 130:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_PCR_MUX_WIDTH */
 131:../drivers/fsl_port.h **** 
 132:../drivers/fsl_port.h **** /*! @brief Configures the interrupt generation condition. */
 133:../drivers/fsl_port.h **** typedef enum _port_interrupt
 134:../drivers/fsl_port.h **** {
 135:../drivers/fsl_port.h ****     kPORT_InterruptOrDMADisabled = 0x0U, /*!< Interrupt/DMA request is disabled. */
 136:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_DMA_REQUEST) && FSL_FEATURE_PORT_HAS_DMA_REQUEST
 137:../drivers/fsl_port.h ****     kPORT_DMARisingEdge = 0x1U,  /*!< DMA request on rising edge. */
 138:../drivers/fsl_port.h ****     kPORT_DMAFallingEdge = 0x2U, /*!< DMA request on falling edge. */
 139:../drivers/fsl_port.h ****     kPORT_DMAEitherEdge = 0x3U,  /*!< DMA request on either edge. */
 140:../drivers/fsl_port.h **** #endif
 141:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_IRQC_FLAG) && FSL_FEATURE_PORT_HAS_IRQC_FLAG
 142:../drivers/fsl_port.h ****     kPORT_FlagRisingEdge = 0x05U,  /*!< Flag sets on rising edge. */
 143:../drivers/fsl_port.h ****     kPORT_FlagFallingEdge = 0x06U, /*!< Flag sets on falling edge. */
 144:../drivers/fsl_port.h ****     kPORT_FlagEitherEdge = 0x07U,  /*!< Flag sets on either edge. */
 145:../drivers/fsl_port.h **** #endif
 146:../drivers/fsl_port.h ****     kPORT_InterruptLogicZero = 0x8U,   /*!< Interrupt when logic zero. */
 147:../drivers/fsl_port.h ****     kPORT_InterruptRisingEdge = 0x9U,  /*!< Interrupt on rising edge. */
 148:../drivers/fsl_port.h ****     kPORT_InterruptFallingEdge = 0xAU, /*!< Interrupt on falling edge. */
 149:../drivers/fsl_port.h ****     kPORT_InterruptEitherEdge = 0xBU,  /*!< Interrupt on either edge. */
 150:../drivers/fsl_port.h ****     kPORT_InterruptLogicOne = 0xCU,    /*!< Interrupt when logic one. */
 151:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_IRQC_TRIGGER) && FSL_FEATURE_PORT_HAS_IRQC_TRIGGER
 152:../drivers/fsl_port.h ****     kPORT_ActiveHighTriggerOutputEnable = 0xDU, /*!< Enable active high-trigger output. */
 153:../drivers/fsl_port.h ****     kPORT_ActiveLowTriggerOutputEnable = 0xEU,  /*!< Enable active low-trigger output. */
 154:../drivers/fsl_port.h **** #endif
 155:../drivers/fsl_port.h **** } port_interrupt_t;
 156:../drivers/fsl_port.h **** 
 157:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_DIGITAL_FILTER) && FSL_FEATURE_PORT_HAS_DIGITAL_FILTER
 158:../drivers/fsl_port.h **** /*! @brief Digital filter clock source selection */
 159:../drivers/fsl_port.h **** typedef enum _port_digital_filter_clock_source
 160:../drivers/fsl_port.h **** {
 161:../drivers/fsl_port.h ****     kPORT_BusClock = 0U, /*!< Digital filters are clocked by the bus clock. */
 162:../drivers/fsl_port.h ****     kPORT_LpoClock = 1U, /*!< Digital filters are clocked by the 1 kHz LPO clock. */
 163:../drivers/fsl_port.h **** } port_digital_filter_clock_source_t;
 164:../drivers/fsl_port.h **** 
 165:../drivers/fsl_port.h **** /*! @brief PORT digital filter feature configuration definition */
 166:../drivers/fsl_port.h **** typedef struct _port_digital_filter_config
 167:../drivers/fsl_port.h **** {
 168:../drivers/fsl_port.h ****     uint32_t digitalFilterWidth;                    /*!< Set digital filter width */
 169:../drivers/fsl_port.h ****     port_digital_filter_clock_source_t clockSource; /*!< Set digital filter clockSource */
 170:../drivers/fsl_port.h **** } port_digital_filter_config_t;
 171:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_DIGITAL_FILTER */
 172:../drivers/fsl_port.h **** 
 173:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_PCR_MUX_WIDTH) && FSL_FEATURE_PORT_PCR_MUX_WIDTH
 174:../drivers/fsl_port.h **** /*! @brief PORT pin configuration structure */
 175:../drivers/fsl_port.h **** typedef struct _port_pin_config
 176:../drivers/fsl_port.h **** {
 177:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_PULL_ENABLE) && FSL_FEATURE_PORT_HAS_PULL_ENABLE
 178:../drivers/fsl_port.h ****     uint16_t pullSelect : 2; /*!< No-pull/pull-down/pull-up select */
 179:../drivers/fsl_port.h **** #else
 180:../drivers/fsl_port.h ****     uint16_t : 2;
 181:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_PULL_ENABLE */
 182:../drivers/fsl_port.h **** 
 183:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_SLEW_RATE) && FSL_FEATURE_PORT_HAS_SLEW_RATE
 184:../drivers/fsl_port.h ****     uint16_t slewRate : 1; /*!< Fast/slow slew rate Configure */
 185:../drivers/fsl_port.h **** #else
 186:../drivers/fsl_port.h ****     uint16_t : 1;
 187:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_SLEW_RATE */
 188:../drivers/fsl_port.h **** 
 189:../drivers/fsl_port.h ****     uint16_t : 1;
 190:../drivers/fsl_port.h **** 
 191:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_PASSIVE_FILTER) && FSL_FEATURE_PORT_HAS_PASSIVE_FILTER
 192:../drivers/fsl_port.h ****     uint16_t passiveFilterEnable : 1; /*!< Passive filter enable/disable */
 193:../drivers/fsl_port.h **** #else
 194:../drivers/fsl_port.h ****     uint16_t : 1;
 195:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_PASSIVE_FILTER */
 196:../drivers/fsl_port.h **** 
 197:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_OPEN_DRAIN) && FSL_FEATURE_PORT_HAS_OPEN_DRAIN
 198:../drivers/fsl_port.h ****     uint16_t openDrainEnable : 1; /*!< Open drain enable/disable */
 199:../drivers/fsl_port.h **** #else
 200:../drivers/fsl_port.h ****     uint16_t : 1;
 201:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_OPEN_DRAIN */
 202:../drivers/fsl_port.h **** 
 203:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH) && FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH
 204:../drivers/fsl_port.h ****     uint16_t driveStrength : 1; /*!< Fast/slow drive strength configure */
 205:../drivers/fsl_port.h **** #else
 206:../drivers/fsl_port.h ****     uint16_t : 1;
 207:../drivers/fsl_port.h **** #endif
 208:../drivers/fsl_port.h **** 
 209:../drivers/fsl_port.h ****     uint16_t : 1;
 210:../drivers/fsl_port.h **** 
 211:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_PCR_MUX_WIDTH) && (FSL_FEATURE_PORT_PCR_MUX_WIDTH == 3)
 212:../drivers/fsl_port.h ****     uint16_t mux : 3; /*!< Pin mux Configure */
 213:../drivers/fsl_port.h ****     uint16_t : 4;
 214:../drivers/fsl_port.h **** #elif defined(FSL_FEATURE_PORT_PCR_MUX_WIDTH) && (FSL_FEATURE_PORT_PCR_MUX_WIDTH == 4)
 215:../drivers/fsl_port.h ****     uint16_t mux : 4; /*!< Pin mux Configure */
 216:../drivers/fsl_port.h ****     uint16_t : 3;
 217:../drivers/fsl_port.h **** #else
 218:../drivers/fsl_port.h ****     uint16_t : 7,
 219:../drivers/fsl_port.h **** #endif
 220:../drivers/fsl_port.h **** 
 221:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK) && FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK
 222:../drivers/fsl_port.h ****     uint16_t lockRegister : 1; /*!< Lock/unlock the PCR field[15:0] */
 223:../drivers/fsl_port.h **** #else
 224:../drivers/fsl_port.h ****     uint16_t : 1;
 225:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK */
 226:../drivers/fsl_port.h **** } port_pin_config_t;
 227:../drivers/fsl_port.h **** #endif /* FSL_FEATURE_PORT_PCR_MUX_WIDTH */
 228:../drivers/fsl_port.h **** 
 229:../drivers/fsl_port.h **** /*******************************************************************************
 230:../drivers/fsl_port.h **** * API
 231:../drivers/fsl_port.h **** ******************************************************************************/
 232:../drivers/fsl_port.h **** 
 233:../drivers/fsl_port.h **** #if defined(__cplusplus)
 234:../drivers/fsl_port.h **** extern "C" {
 235:../drivers/fsl_port.h **** #endif
 236:../drivers/fsl_port.h **** 
 237:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_PCR_MUX_WIDTH) && FSL_FEATURE_PORT_PCR_MUX_WIDTH
 238:../drivers/fsl_port.h **** /*! @name Configuration */
 239:../drivers/fsl_port.h **** /*@{*/
 240:../drivers/fsl_port.h **** 
 241:../drivers/fsl_port.h **** /*!
 242:../drivers/fsl_port.h ****  * @brief Sets the port PCR register.
 243:../drivers/fsl_port.h ****  *
 244:../drivers/fsl_port.h ****  * This is an example to define an input pin or output pin PCR configuration.
 245:../drivers/fsl_port.h ****  * @code
 246:../drivers/fsl_port.h ****  * // Define a digital input pin PCR configuration
 247:../drivers/fsl_port.h ****  * port_pin_config_t config = {
 248:../drivers/fsl_port.h ****  *      kPORT_PullUp,
 249:../drivers/fsl_port.h ****  *      kPORT_FastSlewRate,
 250:../drivers/fsl_port.h ****  *      kPORT_PassiveFilterDisable,
 251:../drivers/fsl_port.h ****  *      kPORT_OpenDrainDisable,
 252:../drivers/fsl_port.h ****  *      kPORT_LowDriveStrength,
 253:../drivers/fsl_port.h ****  *      kPORT_MuxAsGpio,
 254:../drivers/fsl_port.h ****  *      kPORT_UnLockRegister,
 255:../drivers/fsl_port.h ****  * };
 256:../drivers/fsl_port.h ****  * @endcode
 257:../drivers/fsl_port.h ****  *
 258:../drivers/fsl_port.h ****  * @param base   PORT peripheral base pointer.
 259:../drivers/fsl_port.h ****  * @param pin    PORT pin number.
 260:../drivers/fsl_port.h ****  * @param config PORT PCR register configuration structure.
 261:../drivers/fsl_port.h ****  */
 262:../drivers/fsl_port.h **** static inline void PORT_SetPinConfig(PORT_Type *base, uint32_t pin, const port_pin_config_t *config
 263:../drivers/fsl_port.h **** {
 264:../drivers/fsl_port.h ****     assert(config);
 265:../drivers/fsl_port.h ****     uint32_t addr = (uint32_t)&base->PCR[pin];
 266:../drivers/fsl_port.h ****     *(volatile uint16_t *)(addr) = *((const uint16_t *)config);
 267:../drivers/fsl_port.h **** }
 268:../drivers/fsl_port.h **** 
 269:../drivers/fsl_port.h **** /*!
 270:../drivers/fsl_port.h ****  * @brief Sets the port PCR register for multiple pins.
 271:../drivers/fsl_port.h ****  *
 272:../drivers/fsl_port.h ****  * This is an example to define input pins or output pins PCR configuration.
 273:../drivers/fsl_port.h ****  * @code
 274:../drivers/fsl_port.h ****  * // Define a digital input pin PCR configuration
 275:../drivers/fsl_port.h ****  * port_pin_config_t config = {
 276:../drivers/fsl_port.h ****  *      kPORT_PullUp ,
 277:../drivers/fsl_port.h ****  *      kPORT_PullEnable,
 278:../drivers/fsl_port.h ****  *      kPORT_FastSlewRate,
 279:../drivers/fsl_port.h ****  *      kPORT_PassiveFilterDisable,
 280:../drivers/fsl_port.h ****  *      kPORT_OpenDrainDisable,
 281:../drivers/fsl_port.h ****  *      kPORT_LowDriveStrength,
 282:../drivers/fsl_port.h ****  *      kPORT_MuxAsGpio,
 283:../drivers/fsl_port.h ****  *      kPORT_UnlockRegister,
 284:../drivers/fsl_port.h ****  * };
 285:../drivers/fsl_port.h ****  * @endcode
 286:../drivers/fsl_port.h ****  *
 287:../drivers/fsl_port.h ****  * @param base   PORT peripheral base pointer.
 288:../drivers/fsl_port.h ****  * @param mask   PORT pin number macro.
 289:../drivers/fsl_port.h ****  * @param config PORT PCR register configuration structure.
 290:../drivers/fsl_port.h ****  */
 291:../drivers/fsl_port.h **** static inline void PORT_SetMultiplePinsConfig(PORT_Type *base, uint32_t mask, const port_pin_config
 292:../drivers/fsl_port.h **** {
 293:../drivers/fsl_port.h ****     assert(config);
 294:../drivers/fsl_port.h **** 
 295:../drivers/fsl_port.h ****     uint16_t pcrl = *((const uint16_t *)config);
 296:../drivers/fsl_port.h **** 
 297:../drivers/fsl_port.h ****     if (mask & 0xffffU)
 298:../drivers/fsl_port.h ****     {
 299:../drivers/fsl_port.h ****         base->GPCLR = ((mask & 0xffffU) << 16) | pcrl;
 300:../drivers/fsl_port.h ****     }
 301:../drivers/fsl_port.h ****     if (mask >> 16)
 302:../drivers/fsl_port.h ****     {
 303:../drivers/fsl_port.h ****         base->GPCHR = (mask & 0xffff0000U) | pcrl;
 304:../drivers/fsl_port.h ****     }
 305:../drivers/fsl_port.h **** }
 306:../drivers/fsl_port.h **** 
 307:../drivers/fsl_port.h **** #if defined(FSL_FEATURE_PORT_HAS_MULTIPLE_IRQ_CONFIG) && FSL_FEATURE_PORT_HAS_MULTIPLE_IRQ_CONFIG
 308:../drivers/fsl_port.h **** /*!
 309:../drivers/fsl_port.h ****  * @brief Sets the port interrupt configuration in PCR register for multiple pins.
 310:../drivers/fsl_port.h ****  *
 311:../drivers/fsl_port.h ****  * @param base   PORT peripheral base pointer.
 312:../drivers/fsl_port.h ****  * @param mask   PORT pin number macro.
 313:../drivers/fsl_port.h ****  * @param config  PORT pin interrupt configuration.
 314:../drivers/fsl_port.h ****  *        - #kPORT_InterruptOrDMADisabled: Interrupt/DMA request disabled.
 315:../drivers/fsl_port.h ****  *        - #kPORT_DMARisingEdge : DMA request on rising edge(if the DMA requests exit).
 316:../drivers/fsl_port.h ****  *        - #kPORT_DMAFallingEdge: DMA request on falling edge(if the DMA requests exit).
 317:../drivers/fsl_port.h ****  *        - #kPORT_DMAEitherEdge : DMA request on either edge(if the DMA requests exit).
 318:../drivers/fsl_port.h ****  *        - #kPORT_FlagRisingEdge : Flag sets on rising edge(if the Flag states exit).
 319:../drivers/fsl_port.h ****  *        - #kPORT_FlagFallingEdge : Flag sets on falling edge(if the Flag states exit).
 320:../drivers/fsl_port.h ****  *        - #kPORT_FlagEitherEdge : Flag sets on either edge(if the Flag states exit).
 321:../drivers/fsl_port.h ****  *        - #kPORT_InterruptLogicZero  : Interrupt when logic zero.
 322:../drivers/fsl_port.h ****  *        - #kPORT_InterruptRisingEdge : Interrupt on rising edge.
 323:../drivers/fsl_port.h ****  *        - #kPORT_InterruptFallingEdge: Interrupt on falling edge.
 324:../drivers/fsl_port.h ****  *        - #kPORT_InterruptEitherEdge : Interrupt on either edge.
 325:../drivers/fsl_port.h ****  *        - #kPORT_InterruptLogicOne   : Interrupt when logic one.
 326:../drivers/fsl_port.h ****  *        - #kPORT_ActiveHighTriggerOutputEnable : Enable active high-trigger output (if the trigge
 327:../drivers/fsl_port.h ****  *        - #kPORT_ActiveLowTriggerOutputEnable  : Enable active low-trigger output (if the trigger
 328:../drivers/fsl_port.h ****  */
 329:../drivers/fsl_port.h **** static inline void PORT_SetMultipleInterruptPinsConfig(PORT_Type *base, uint32_t mask, port_interru
 330:../drivers/fsl_port.h **** {
 331:../drivers/fsl_port.h ****     assert(config);
 332:../drivers/fsl_port.h **** 
 333:../drivers/fsl_port.h ****     if (mask & 0xffffU)
 334:../drivers/fsl_port.h ****     {
 335:../drivers/fsl_port.h ****         base->GICLR = (config << 16) | (mask & 0xffffU);
 336:../drivers/fsl_port.h ****     }
 337:../drivers/fsl_port.h ****     if (mask >> 16)
 338:../drivers/fsl_port.h ****     {
 339:../drivers/fsl_port.h ****         base->GICHR = (config << 16) | (mask & 0xffff0000U);
 340:../drivers/fsl_port.h ****     }
 341:../drivers/fsl_port.h **** }
 342:../drivers/fsl_port.h **** #endif
 343:../drivers/fsl_port.h **** 
 344:../drivers/fsl_port.h **** /*!
 345:../drivers/fsl_port.h ****  * @brief Configures the pin muxing.
 346:../drivers/fsl_port.h ****  *
 347:../drivers/fsl_port.h ****  * @param base  PORT peripheral base pointer.
 348:../drivers/fsl_port.h ****  * @param pin   PORT pin number.
 349:../drivers/fsl_port.h ****  * @param mux   pin muxing slot selection.
 350:../drivers/fsl_port.h ****  *        - #kPORT_PinDisabledOrAnalog: Pin disabled or work in analog function.
 351:../drivers/fsl_port.h ****  *        - #kPORT_MuxAsGpio          : Set as GPIO.
 352:../drivers/fsl_port.h ****  *        - #kPORT_MuxAlt2            : chip-specific.
 353:../drivers/fsl_port.h ****  *        - #kPORT_MuxAlt3            : chip-specific.
 354:../drivers/fsl_port.h ****  *        - #kPORT_MuxAlt4            : chip-specific.
 355:../drivers/fsl_port.h ****  *        - #kPORT_MuxAlt5            : chip-specific.
 356:../drivers/fsl_port.h ****  *        - #kPORT_MuxAlt6            : chip-specific.
 357:../drivers/fsl_port.h ****  *        - #kPORT_MuxAlt7            : chip-specific.
 358:../drivers/fsl_port.h ****  * @Note : This function is NOT recommended to use together with the PORT_SetPinsConfig, because
 359:../drivers/fsl_port.h ****  *         the PORT_SetPinsConfig need to configure the pin mux anyway (Otherwise the pin mux is
 360:../drivers/fsl_port.h ****  *         reset to zero : kPORT_PinDisabledOrAnalog).
 361:../drivers/fsl_port.h ****  *        This function is recommended to use to reset the pin mux
 362:../drivers/fsl_port.h ****  *
 363:../drivers/fsl_port.h ****  */
 364:../drivers/fsl_port.h **** static inline void PORT_SetPinMux(PORT_Type *base, uint32_t pin, port_mux_t mux)
 365:../drivers/fsl_port.h **** {
 366:../drivers/fsl_port.h ****     base->PCR[pin] = (base->PCR[pin] & ~PORT_PCR_MUX_MASK) | PORT_PCR_MUX(mux);
  90              		.loc 3 366 0
  91 003e 0A4A     		ldr	r2, .L2+12
  92 0040 136E     		ldr	r3, [r2, #96]
  93 0042 23F4E063 		bic	r3, r3, #1792
  94 0046 43F4A063 		orr	r3, r3, #1280
  95 004a 1366     		str	r3, [r2, #96]
  96              	.LVL8:
  97              	.LBE19:
  98              	.LBE18:
  99              	.LBB20:
 100              	.LBB21:
 101 004c 536E     		ldr	r3, [r2, #100]
 102 004e 23F4E063 		bic	r3, r3, #1792
 103 0052 43F4A063 		orr	r3, r3, #1280
 104 0056 5366     		str	r3, [r2, #100]
 105              	.LVL9:
 106              	.LBE21:
 107              	.LBE20:
  35:../source/i2c_func.c **** 
  36:../source/i2c_func.c **** 	PORT_SetPinMux(PORTE, 24u, kPORT_MuxAlt5);
  37:../source/i2c_func.c **** 	PORT_SetPinMux(PORTE, 25u, kPORT_MuxAlt5);
  38:../source/i2c_func.c **** }
 108              		.loc 1 38 0
 109 0058 04B0     		add	sp, sp, #16
 110              		.cfi_def_cfa_offset 8
 111              		@ sp needed
 112 005a 10BD     		pop	{r4, pc}
 113              	.LVL10:
 114              	.L3:
 115              		.align	2
 116              	.L2:
 117 005c 34800440 		.word	1074036788
 118 0060 A0860100 		.word	100000
 119 0064 00600640 		.word	1074159616
 120 0068 00D00440 		.word	1074057216
 121              		.cfi_endproc
 122              	.LFE162:
 124              		.section	.text.accWriteReg,"ax",%progbits
 125              		.align	1
 126              		.global	accWriteReg
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 130              		.fpu fpv4-sp-d16
 132              	accWriteReg:
 133              	.LFB163:
  39:../source/i2c_func.c **** 
  40:../source/i2c_func.c **** void accWriteReg(uint8_t reg, uint8_t data)
  41:../source/i2c_func.c **** {
 134              		.loc 1 41 0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 0
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138              	.LVL11:
 139 0000 38B5     		push	{r3, r4, r5, lr}
 140              		.cfi_def_cfa_offset 16
 141              		.cfi_offset 3, -16
 142              		.cfi_offset 4, -12
 143              		.cfi_offset 5, -8
 144              		.cfi_offset 14, -4
  42:../source/i2c_func.c **** 
  43:../source/i2c_func.c **** 	I2C_MasterStart(I2C0, ACC_SADDR, kI2C_Write);
 145              		.loc 1 43 0
 146 0002 0022     		movs	r2, #0
  41:../source/i2c_func.c **** 
 147              		.loc 1 41 0
 148 0004 0546     		mov	r5, r0
 149 0006 0C46     		mov	r4, r1
 150              		.loc 1 43 0
 151 0008 1348     		ldr	r0, .L14
 152              	.LVL12:
 153 000a 1D21     		movs	r1, #29
 154              	.LVL13:
 155 000c FFF7FEFF 		bl	I2C_MasterStart
 156              	.LVL14:
  44:../source/i2c_func.c **** 
  45:../source/i2c_func.c **** 	/* Wait until the data register is ready for transmit. */
  46:../source/i2c_func.c ****     while (!(I2C0->S & kI2C_IntPendingFlag)){}
 157              		.loc 1 46 0
 158 0010 114B     		ldr	r3, .L14
 159              	.L5:
 160              		.loc 1 46 0 is_stmt 0 discriminator 1
 161 0012 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 162 0014 9007     		lsls	r0, r2, #30
 163 0016 FCD5     		bpl	.L5
  47:../source/i2c_func.c **** 	/* Clear the IICIF flag. */
  48:../source/i2c_func.c ****     I2C0->S |= kI2C_IntPendingFlag;
 164              		.loc 1 48 0 is_stmt 1
 165 0018 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 166 001a 42F00202 		orr	r2, r2, #2
 167 001e DA70     		strb	r2, [r3, #3]
  49:../source/i2c_func.c **** 
  50:../source/i2c_func.c ****     //select transmit mode
  51:../source/i2c_func.c ****     I2C0 ->C1 |= I2C_C1_TX_MASK;
 168              		.loc 1 51 0
 169 0020 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 170 0022 42F01002 		orr	r2, r2, #16
 171 0026 9A70     		strb	r2, [r3, #2]
  52:../source/i2c_func.c **** 
  53:../source/i2c_func.c ****     I2C0 ->D = reg;
 172              		.loc 1 53 0
 173 0028 1D71     		strb	r5, [r3, #4]
  54:../source/i2c_func.c ****     /* Wait until data transfer complete. */
  55:../source/i2c_func.c **** 	while (!(I2C0->S & kI2C_IntPendingFlag))
 174              		.loc 1 55 0
 175 002a 0B4B     		ldr	r3, .L14
 176 002c 1A46     		mov	r2, r3
 177              	.L6:
 178              		.loc 1 55 0 is_stmt 0 discriminator 1
 179 002e D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 180 0030 8907     		lsls	r1, r1, #30
 181 0032 FCD5     		bpl	.L6
  56:../source/i2c_func.c **** 	{
  57:../source/i2c_func.c **** 	}
  58:../source/i2c_func.c **** 	I2C0->S |= kI2C_IntPendingFlag;
 182              		.loc 1 58 0 is_stmt 1
 183 0034 D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 184 0036 41F00201 		orr	r1, r1, #2
 185 003a D970     		strb	r1, [r3, #3]
  59:../source/i2c_func.c **** 
  60:../source/i2c_func.c **** 	I2C0 ->D = data;
 186              		.loc 1 60 0
 187 003c 1C71     		strb	r4, [r3, #4]
 188              	.L7:
  61:../source/i2c_func.c ****     /* Wait until data transfer complete. */
  62:../source/i2c_func.c **** 	while (!(I2C0->S & kI2C_IntPendingFlag))
 189              		.loc 1 62 0 discriminator 1
 190 003e D378     		ldrb	r3, [r2, #3]	@ zero_extendqisi2
 191 0040 9B07     		lsls	r3, r3, #30
 192 0042 FCD5     		bpl	.L7
  63:../source/i2c_func.c **** 	{
  64:../source/i2c_func.c **** 	}
  65:../source/i2c_func.c **** 	I2C0->S |= kI2C_IntPendingFlag;
 193              		.loc 1 65 0
 194 0044 D378     		ldrb	r3, [r2, #3]	@ zero_extendqisi2
  66:../source/i2c_func.c **** 
  67:../source/i2c_func.c **** 
  68:../source/i2c_func.c **** 	I2C_MasterStop(I2C0);
 195              		.loc 1 68 0
 196 0046 0448     		ldr	r0, .L14
  65:../source/i2c_func.c **** 
 197              		.loc 1 65 0
 198 0048 43F00203 		orr	r3, r3, #2
 199 004c D370     		strb	r3, [r2, #3]
  69:../source/i2c_func.c **** }
 200              		.loc 1 69 0
 201 004e BDE83840 		pop	{r3, r4, r5, lr}
 202              		.cfi_restore 14
 203              		.cfi_restore 5
 204              		.cfi_restore 4
 205              		.cfi_restore 3
 206              		.cfi_def_cfa_offset 0
  68:../source/i2c_func.c **** }
 207              		.loc 1 68 0
 208 0052 FFF7FEBF 		b	I2C_MasterStop
 209              	.LVL15:
 210              	.L15:
 211 0056 00BF     		.align	2
 212              	.L14:
 213 0058 00600640 		.word	1074159616
 214              		.cfi_endproc
 215              	.LFE163:
 217              		.section	.text.accReadReg,"ax",%progbits
 218              		.align	1
 219              		.global	accReadReg
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 223              		.fpu fpv4-sp-d16
 225              	accReadReg:
 226              	.LFB164:
  70:../source/i2c_func.c **** 
  71:../source/i2c_func.c **** uint8_t accReadReg(uint8_t reg)
  72:../source/i2c_func.c **** {
 227              		.loc 1 72 0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              	.LVL16:
 232 0000 10B5     		push	{r4, lr}
 233              		.cfi_def_cfa_offset 8
 234              		.cfi_offset 4, -8
 235              		.cfi_offset 14, -4
  73:../source/i2c_func.c **** 	uint8_t data = 0;
  74:../source/i2c_func.c **** 
  75:../source/i2c_func.c **** 	I2C_MasterStart(I2C0, ACC_SADDR, kI2C_Write); //do START condition and send slave address
 236              		.loc 1 75 0
 237 0002 0022     		movs	r2, #0
  72:../source/i2c_func.c **** 	uint8_t data = 0;
 238              		.loc 1 72 0
 239 0004 0446     		mov	r4, r0
 240              		.loc 1 75 0
 241 0006 1D21     		movs	r1, #29
 242 0008 1B48     		ldr	r0, .L29
 243              	.LVL17:
 244 000a FFF7FEFF 		bl	I2C_MasterStart
 245              	.LVL18:
  76:../source/i2c_func.c **** 
  77:../source/i2c_func.c **** 	/* Wait until the data register is ready for transmit. */
  78:../source/i2c_func.c ****     while (!(I2C0->S & kI2C_IntPendingFlag)){}
 246              		.loc 1 78 0
 247 000e 1A4B     		ldr	r3, .L29
 248              	.L17:
 249              		.loc 1 78 0 is_stmt 0 discriminator 1
 250 0010 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 251 0012 9007     		lsls	r0, r2, #30
 252 0014 FCD5     		bpl	.L17
  79:../source/i2c_func.c **** 	/* Clear the IICIF flag. */
  80:../source/i2c_func.c ****     I2C0->S |= kI2C_IntPendingFlag;
 253              		.loc 1 80 0 is_stmt 1
 254 0016 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 255 0018 42F00202 		orr	r2, r2, #2
 256 001c DA70     		strb	r2, [r3, #3]
  81:../source/i2c_func.c **** 
  82:../source/i2c_func.c ****     //select transmit mode
  83:../source/i2c_func.c ****     I2C0 ->C1 |= I2C_C1_TX_MASK;
 257              		.loc 1 83 0
 258 001e 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 259 0020 42F01002 		orr	r2, r2, #16
 260 0024 9A70     		strb	r2, [r3, #2]
  84:../source/i2c_func.c **** 
  85:../source/i2c_func.c ****     I2C0 ->D = reg;
 261              		.loc 1 85 0
 262 0026 1C71     		strb	r4, [r3, #4]
  86:../source/i2c_func.c ****     /* Wait until data transfer complete. */
  87:../source/i2c_func.c **** 	while (!(I2C0->S & kI2C_IntPendingFlag))
 263              		.loc 1 87 0
 264 0028 134B     		ldr	r3, .L29
 265              	.L18:
 266              		.loc 1 87 0 is_stmt 0 discriminator 1
 267 002a DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 268 002c 9107     		lsls	r1, r2, #30
 269 002e FCD5     		bpl	.L18
  88:../source/i2c_func.c **** 	{
  89:../source/i2c_func.c **** 	}
  90:../source/i2c_func.c **** 	I2C0->S |= kI2C_IntPendingFlag;
 270              		.loc 1 90 0 is_stmt 1
 271 0030 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
  91:../source/i2c_func.c **** 
  92:../source/i2c_func.c **** 	I2C_MasterRepeatedStart(I2C0, ACC_SADDR, kI2C_Read);
 272              		.loc 1 92 0
 273 0032 1148     		ldr	r0, .L29
  90:../source/i2c_func.c **** 
 274              		.loc 1 90 0
 275 0034 42F00202 		orr	r2, r2, #2
 276 0038 DA70     		strb	r2, [r3, #3]
 277              		.loc 1 92 0
 278 003a 1D21     		movs	r1, #29
 279 003c 0122     		movs	r2, #1
 280 003e FFF7FEFF 		bl	I2C_MasterRepeatedStart
 281              	.LVL19:
  93:../source/i2c_func.c **** 
  94:../source/i2c_func.c **** 	while (!(I2C0->S & kI2C_IntPendingFlag))  {}
 282              		.loc 1 94 0
 283 0042 0D4B     		ldr	r3, .L29
 284              	.L19:
 285              		.loc 1 94 0 is_stmt 0 discriminator 1
 286 0044 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 287 0046 9207     		lsls	r2, r2, #30
 288 0048 FCD5     		bpl	.L19
  95:../source/i2c_func.c **** 	/* Clear the IICIF flag. */
  96:../source/i2c_func.c ****     I2C0->S = kI2C_IntPendingFlag;
 289              		.loc 1 96 0 is_stmt 1
 290 004a 0222     		movs	r2, #2
 291 004c DA70     		strb	r2, [r3, #3]
  97:../source/i2c_func.c **** 
  98:../source/i2c_func.c ****     /* Setup the I2C peripheral to receive data. */
  99:../source/i2c_func.c ****     I2C0->C1 &= ~(I2C_C1_TX_MASK | I2C_C1_TXAK_MASK);
 292              		.loc 1 99 0
 293 004e 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 100:../source/i2c_func.c ****     I2C0 ->C1 |= I2C_C1_TXAK_MASK; //set TXAK to send NACK after receiving byte
 101:../source/i2c_func.c **** 
 102:../source/i2c_func.c ****     data = I2C0 ->D; //dummy read to initiate receiving
 103:../source/i2c_func.c **** 
 104:../source/i2c_func.c ****     while (!(I2C0->S & kI2C_IntPendingFlag)){}
 294              		.loc 1 104 0
 295 0050 094C     		ldr	r4, .L29
  99:../source/i2c_func.c ****     I2C0 ->C1 |= I2C_C1_TXAK_MASK; //set TXAK to send NACK after receiving byte
 296              		.loc 1 99 0
 297 0052 02F0E702 		and	r2, r2, #231
 298 0056 9A70     		strb	r2, [r3, #2]
 100:../source/i2c_func.c ****     I2C0 ->C1 |= I2C_C1_TXAK_MASK; //set TXAK to send NACK after receiving byte
 299              		.loc 1 100 0
 300 0058 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 301 005a 42F00802 		orr	r2, r2, #8
 302 005e 9A70     		strb	r2, [r3, #2]
 102:../source/i2c_func.c **** 
 303              		.loc 1 102 0
 304 0060 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 305              	.LVL20:
 306              	.L20:
 307              		.loc 1 104 0 discriminator 1
 308 0062 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 309 0064 9B07     		lsls	r3, r3, #30
 310 0066 FCD5     		bpl	.L20
 105:../source/i2c_func.c ****     /* Clear the IICIF flag. */
 106:../source/i2c_func.c ****     I2C0->S = kI2C_IntPendingFlag;
 311              		.loc 1 106 0
 312 0068 0223     		movs	r3, #2
 313 006a E370     		strb	r3, [r4, #3]
 107:../source/i2c_func.c **** 
 108:../source/i2c_func.c ****     /*
 109:../source/i2c_func.c ****      * Send STOP before reading received byte. Apparently Kinetis I2C
 110:../source/i2c_func.c ****      * will signal the slave to send a next data byte when the data register is read,
 111:../source/i2c_func.c ****      * so the slave device will jam the bus if we read it too early and do not read any more bytes
 112:../source/i2c_func.c ****      */
 113:../source/i2c_func.c ****     I2C_MasterStop(I2C0);
 314              		.loc 1 113 0
 315 006c 0248     		ldr	r0, .L29
 316 006e FFF7FEFF 		bl	I2C_MasterStop
 317              	.LVL21:
 114:../source/i2c_func.c **** 
 115:../source/i2c_func.c **** 	data = I2C0 ->D; //read the received byte
 318              		.loc 1 115 0
 319 0072 2079     		ldrb	r0, [r4, #4]	@ zero_extendqisi2
 320              	.LVL22:
 116:../source/i2c_func.c **** 	return data;
 117:../source/i2c_func.c **** 
 118:../source/i2c_func.c **** }
 321              		.loc 1 118 0
 322 0074 10BD     		pop	{r4, pc}
 323              	.L30:
 324 0076 00BF     		.align	2
 325              	.L29:
 326 0078 00600640 		.word	1074159616
 327              		.cfi_endproc
 328              	.LFE164:
 330              		.text
 331              	.Letext0:
 332              		.file 4 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_default_types.h"
 333              		.file 5 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint.h"
 334              		.file 6 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h"
 335              		.file 7 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types.h"
 336              		.file 8 "/opt/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/include/stddef.h"
 337              		.file 9 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.h"
 338              		.file 10 "../CMSIS/core_cm4.h"
 339              		.file 11 "../CMSIS/system_MK64F12.h"
 340              		.file 12 "../CMSIS/MK64F12.h"
 341              		.file 13 "../drivers/fsl_i2c.h"
