{
  "Top": "histogram",
  "RtlTop": "histogram",
  "RtlPrefix": "",
  "RtlSubPrefix": "histogram_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inputA": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "inputA_address0",
          "name": "inputA_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputA_ce0",
          "name": "inputA_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputA_d0",
          "name": "inputA_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputA_q0",
          "name": "inputA_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "inputA_we0",
          "name": "inputA_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputA_address1",
          "name": "inputA_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputA_ce1",
          "name": "inputA_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputA_d1",
          "name": "inputA_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputA_q1",
          "name": "inputA_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "inputA_we1",
          "name": "inputA_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "inputB": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "inputB_address0",
          "name": "inputB_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputB_ce0",
          "name": "inputB_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputB_d0",
          "name": "inputB_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputB_q0",
          "name": "inputB_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "inputB_we0",
          "name": "inputB_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputB_address1",
          "name": "inputB_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputB_ce1",
          "name": "inputB_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputB_d1",
          "name": "inputB_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inputB_q1",
          "name": "inputB_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "inputB_we1",
          "name": "inputB_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "hist": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "hist_address0",
          "name": "hist_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_ce0",
          "name": "hist_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_d0",
          "name": "hist_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_q0",
          "name": "hist_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "hist_we0",
          "name": "hist_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_address1",
          "name": "hist_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_ce1",
          "name": "hist_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_d1",
          "name": "hist_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_q1",
          "name": "hist_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "hist_we1",
          "name": "hist_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top histogram -name histogram",
      "set_directive_top histogram -name histogram"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "histogram"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1067",
    "Latency": "1066"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "histogram",
    "Version": "1.0",
    "DisplayName": "Histogram",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_histogram_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/histogram_parallel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/histogram_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/histogram_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/histogram_hist1.vhd",
      "impl\/vhdl\/histogram_hist1_memcore.vhd",
      "impl\/vhdl\/histogram_histogram_map.vhd",
      "impl\/vhdl\/histogram_histogram_map3.vhd",
      "impl\/vhdl\/histogram_histogram_map3_Pipeline_VITIS_LOOP_4_1.vhd",
      "impl\/vhdl\/histogram_histogram_map3_Pipeline_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/histogram_histogram_map_Pipeline_VITIS_LOOP_4_1.vhd",
      "impl\/vhdl\/histogram_histogram_map_Pipeline_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/histogram_histogram_reduce.vhd",
      "impl\/vhdl\/histogram.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/histogram_flow_control_loop_pipe.v",
      "impl\/verilog\/histogram_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/histogram_hist1.v",
      "impl\/verilog\/histogram_hist1_memcore.v",
      "impl\/verilog\/histogram_histogram_map.v",
      "impl\/verilog\/histogram_histogram_map3.v",
      "impl\/verilog\/histogram_histogram_map3_Pipeline_VITIS_LOOP_4_1.v",
      "impl\/verilog\/histogram_histogram_map3_Pipeline_VITIS_LOOP_10_2.v",
      "impl\/verilog\/histogram_histogram_map_Pipeline_VITIS_LOOP_4_1.v",
      "impl\/verilog\/histogram_histogram_map_Pipeline_VITIS_LOOP_10_2.v",
      "impl\/verilog\/histogram_histogram_reduce.v",
      "impl\/verilog\/histogram.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/histogram.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "inputA_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"inputA_address0": "DATA"},
      "ports": ["inputA_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputA"
        }]
    },
    "inputA_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"inputA_d0": "DATA"},
      "ports": ["inputA_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputA"
        }]
    },
    "inputA_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"inputA_q0": "DATA"},
      "ports": ["inputA_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputA"
        }]
    },
    "inputA_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"inputA_address1": "DATA"},
      "ports": ["inputA_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputA"
        }]
    },
    "inputA_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"inputA_d1": "DATA"},
      "ports": ["inputA_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputA"
        }]
    },
    "inputA_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"inputA_q1": "DATA"},
      "ports": ["inputA_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputA"
        }]
    },
    "inputB_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"inputB_address0": "DATA"},
      "ports": ["inputB_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputB"
        }]
    },
    "inputB_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"inputB_d0": "DATA"},
      "ports": ["inputB_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputB"
        }]
    },
    "inputB_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"inputB_q0": "DATA"},
      "ports": ["inputB_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputB"
        }]
    },
    "inputB_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"inputB_address1": "DATA"},
      "ports": ["inputB_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputB"
        }]
    },
    "inputB_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"inputB_d1": "DATA"},
      "ports": ["inputB_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputB"
        }]
    },
    "inputB_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"inputB_q1": "DATA"},
      "ports": ["inputB_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inputB"
        }]
    },
    "hist_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"hist_address0": "DATA"},
      "ports": ["hist_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"hist_d0": "DATA"},
      "ports": ["hist_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"hist_q0": "DATA"},
      "ports": ["hist_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"hist_address1": "DATA"},
      "ports": ["hist_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"hist_d1": "DATA"},
      "ports": ["hist_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"hist_q1": "DATA"},
      "ports": ["hist_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "inputA_address0": {
      "dir": "out",
      "width": "9"
    },
    "inputA_ce0": {
      "dir": "out",
      "width": "1"
    },
    "inputA_d0": {
      "dir": "out",
      "width": "32"
    },
    "inputA_q0": {
      "dir": "in",
      "width": "32"
    },
    "inputA_we0": {
      "dir": "out",
      "width": "1"
    },
    "inputA_address1": {
      "dir": "out",
      "width": "9"
    },
    "inputA_ce1": {
      "dir": "out",
      "width": "1"
    },
    "inputA_d1": {
      "dir": "out",
      "width": "32"
    },
    "inputA_q1": {
      "dir": "in",
      "width": "32"
    },
    "inputA_we1": {
      "dir": "out",
      "width": "1"
    },
    "inputB_address0": {
      "dir": "out",
      "width": "9"
    },
    "inputB_ce0": {
      "dir": "out",
      "width": "1"
    },
    "inputB_d0": {
      "dir": "out",
      "width": "32"
    },
    "inputB_q0": {
      "dir": "in",
      "width": "32"
    },
    "inputB_we0": {
      "dir": "out",
      "width": "1"
    },
    "inputB_address1": {
      "dir": "out",
      "width": "9"
    },
    "inputB_ce1": {
      "dir": "out",
      "width": "1"
    },
    "inputB_d1": {
      "dir": "out",
      "width": "32"
    },
    "inputB_q1": {
      "dir": "in",
      "width": "32"
    },
    "inputB_we1": {
      "dir": "out",
      "width": "1"
    },
    "hist_address0": {
      "dir": "out",
      "width": "10"
    },
    "hist_ce0": {
      "dir": "out",
      "width": "1"
    },
    "hist_d0": {
      "dir": "out",
      "width": "32"
    },
    "hist_q0": {
      "dir": "in",
      "width": "32"
    },
    "hist_we0": {
      "dir": "out",
      "width": "1"
    },
    "hist_address1": {
      "dir": "out",
      "width": "10"
    },
    "hist_ce1": {
      "dir": "out",
      "width": "1"
    },
    "hist_d1": {
      "dir": "out",
      "width": "32"
    },
    "hist_q1": {
      "dir": "in",
      "width": "32"
    },
    "hist_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "histogram",
      "Instances": [
        {
          "ModuleName": "histogram_map3",
          "InstanceName": "histogram_map3_U0",
          "Instances": [
            {
              "ModuleName": "histogram_map3_Pipeline_VITIS_LOOP_4_1",
              "InstanceName": "grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57"
            },
            {
              "ModuleName": "histogram_map3_Pipeline_VITIS_LOOP_10_2",
              "InstanceName": "grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63"
            }
          ]
        },
        {
          "ModuleName": "histogram_map",
          "InstanceName": "histogram_map_U0",
          "Instances": [
            {
              "ModuleName": "histogram_map_Pipeline_VITIS_LOOP_4_1",
              "InstanceName": "grp_histogram_map_Pipeline_VITIS_LOOP_4_1_fu_57"
            },
            {
              "ModuleName": "histogram_map_Pipeline_VITIS_LOOP_10_2",
              "InstanceName": "grp_histogram_map_Pipeline_VITIS_LOOP_10_2_fu_63"
            }
          ]
        },
        {
          "ModuleName": "histogram_reduce",
          "InstanceName": "histogram_reduce_U0"
        }
      ]
    },
    "Info": {
      "histogram_map3_Pipeline_VITIS_LOOP_4_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram_map3_Pipeline_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram_map3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram_map_Pipeline_VITIS_LOOP_4_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram_map_Pipeline_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram_map": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram_reduce": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "histogram": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "histogram_map3_Pipeline_VITIS_LOOP_4_1": {
        "Latency": {
          "LatencyBest": "546",
          "LatencyAvg": "546",
          "LatencyWorst": "546",
          "PipelineII": "546",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.024"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_4_1",
            "TripCount": "544",
            "Latency": "544",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram_map3_Pipeline_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "516",
          "LatencyAvg": "516",
          "LatencyWorst": "516",
          "PipelineII": "516",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.727"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_2",
            "TripCount": "512",
            "Latency": "514",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "116",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "173",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram_map3": {
        "Latency": {
          "LatencyBest": "1066",
          "LatencyAvg": "1066",
          "LatencyWorst": "1066",
          "PipelineII": "1066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.727"
        },
        "Area": {
          "FF": "178",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "383",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram_map_Pipeline_VITIS_LOOP_4_1": {
        "Latency": {
          "LatencyBest": "546",
          "LatencyAvg": "546",
          "LatencyWorst": "546",
          "PipelineII": "546",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.024"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_4_1",
            "TripCount": "544",
            "Latency": "544",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram_map_Pipeline_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "516",
          "LatencyAvg": "516",
          "LatencyWorst": "516",
          "PipelineII": "516",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.727"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_2",
            "TripCount": "512",
            "Latency": "514",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "116",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "173",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram_map": {
        "Latency": {
          "LatencyBest": "1066",
          "LatencyAvg": "1066",
          "LatencyWorst": "1066",
          "PipelineII": "1066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.727"
        },
        "Area": {
          "FF": "178",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "383",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram_reduce": {
        "Latency": {
          "LatencyBest": "547",
          "LatencyAvg": "547",
          "LatencyWorst": "547",
          "PipelineII": "547",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "544",
            "Latency": "545",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "105",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "histogram": {
        "Latency": {
          "LatencyBest": "1066",
          "LatencyAvg": "1066",
          "LatencyWorst": "1066",
          "PipelineII": "1067",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "425",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "903",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-09 19:58:59 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
