#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Wed Nov 24 13:18:25 2021
# Process ID: 9648
# Current directory: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent496 C:\Users\yorbe\Documents\School\3_Basis_Digitale_Elektronica_2\Opdracht2\LFSR\LFSR.xpr
# Log file: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/vivado.log
# Journal file: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.445 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_LFSR'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_LFSR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_LFSR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.srcs/sources_1/imports/imports/LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LFSR'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.sim/sim_1/behav/xsim'
"xelab -wto 4df3762eb9a94d3383c0b497fb228bc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_LFSR_behav xil_defaultlib.TB_LFSR -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4df3762eb9a94d3383c0b497fb228bc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_LFSR_behav xil_defaultlib.TB_LFSR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lfsrpackage
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.LFSR [lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lfsr
Built simulation snapshot TB_LFSR_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_LFSR_behav -key {Behavioral:sim_1:Functional:TB_LFSR} -tclbatch {TB_LFSR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_LFSR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.445 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_LFSR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1250.445 ; gain = 0.000
update_compile_order -fileset sources_1
run all
Failure: End of simulation. Not an error.
Time: 1325 ns  Iteration: 0  Process: /TB_LFSR/p_Main  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.srcs/sources_1/imports/imports/TB_LFSR.vhd
$finish called at time : 1325 ns : File "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht2/LFSR/LFSR.srcs/sources_1/imports/imports/TB_LFSR.vhd" Line 70
