Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  1 12:00:52 2025
| Host         : AuraLios_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs_alu/ALU_OP_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs_alu/ALU_OP_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.772        0.000                      0                 2103        0.259        0.000                      0                 2103        4.500        0.000                       0                  1095  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.772        0.000                      0                 2103        0.259        0.000                      0                 2103        4.500        0.000                       0                  1095  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_A_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/out_ZF_OF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.044ns (22.276%)  route 7.132ns (77.724%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.433     4.498 r  regs_alu/R_Addr_A_reg[1]/Q
                         net (fo=256, routed)         1.940     6.438    regs_alu/ALU_1/Q[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I2_O)        0.105     6.543 r  regs_alu/ALU_1/i__carry__5_i_30/O
                         net (fo=1, routed)           0.000     6.543    regs_alu/ALU_1/i__carry__5_i_30_n_0
    SLICE_X14Y141        MUXF7 (Prop_muxf7_I1_O)      0.178     6.721 r  regs_alu/ALU_1/i__carry__5_i_9/O
                         net (fo=2, routed)           0.719     7.439    regs_alu/ALU_1/R_Addr_A_reg[2]_59
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.241     7.680 r  regs_alu/ALU_1/i__carry__5_i_1/O
                         net (fo=9, routed)           1.254     8.935    regs_alu/REG_Files[27]
    SLICE_X9Y130         LUT4 (Prop_lut4_I0_O)        0.105     9.040 r  regs_alu/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.040    regs_alu/ALU_1/REG_Files[0][0]_i_2_0[1]
    SLICE_X9Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.497 f  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.650    10.147    regs_alu/data6
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.105    10.252 f  regs_alu/REG_Files[0][0]_i_2/O
                         net (fo=1, routed)           0.366    10.617    regs_alu/ALU_1/REG_Files_reg[31][0]
    SLICE_X12Y125        LUT5 (Prop_lut5_I0_O)        0.105    10.722 f  regs_alu/ALU_1/REG_Files[0][0]_i_1/O
                         net (fo=34, routed)          0.753    11.476    regs_alu/ALU_1/ALU_OP_reg[0][0]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.105    11.581 f  regs_alu/ALU_1/out_ZF_OF[0]_i_11/O
                         net (fo=1, routed)           0.782    12.363    regs_alu/ALU_1/out_ZF_OF[0]_i_11_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I4_O)        0.105    12.468 f  regs_alu/ALU_1/out_ZF_OF[0]_i_5/O
                         net (fo=1, routed)           0.668    13.136    regs_alu/ALU_1/out_ZF_OF[0]_i_5_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I3_O)        0.105    13.241 r  regs_alu/ALU_1/out_ZF_OF[0]_i_1/O
                         net (fo=1, routed)           0.000    13.241    regs_alu/ALU_1_n_100
    SLICE_X11Y128        FDRE                                         r  regs_alu/out_ZF_OF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.250    13.727    regs_alu/CLK
    SLICE_X11Y128        FDRE                                         r  regs_alu/out_ZF_OF_reg[0]/C
                         clock pessimism              0.289    14.016    
                         clock uncertainty           -0.035    13.980    
    SLICE_X11Y128        FDRE (Setup_fdre_C_D)        0.032    14.012    regs_alu/out_ZF_OF_reg[0]
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 2.127ns (25.396%)  route 6.248ns (74.604%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 13.731 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.806     6.268    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I2_O)        0.232     6.500 r  regs_alu/ALU_1/i__carry__4_i_103/O
                         net (fo=1, routed)           0.000     6.500    regs_alu/ALU_1/i__carry__4_i_103_n_0
    SLICE_X5Y135         MUXF7 (Prop_muxf7_I0_O)      0.178     6.678 r  regs_alu/ALU_1/i__carry__4_i_74/O
                         net (fo=1, routed)           0.661     7.339    regs_alu/ALU_1/i__carry__4_i_74_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.252     7.591 r  regs_alu/ALU_1/i__carry__4_i_28/O
                         net (fo=7, routed)           0.681     8.272    regs_alu/ALU_1_n_87
    SLICE_X5Y128         LUT5 (Prop_lut5_I4_O)        0.126     8.398 r  regs_alu/REG_Files[0][27]_i_11/O
                         net (fo=4, routed)           0.827     9.225    regs_alu/REG_Files[0][27]_i_11_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.267     9.492 r  regs_alu/REG_Files[0][27]_i_6/O
                         net (fo=2, routed)           0.455     9.947    regs_alu/REG_Files[0][27]_i_6_n_0
    SLICE_X5Y130         LUT3 (Prop_lut3_I2_O)        0.105    10.052 r  regs_alu/REG_Files[0][26]_i_4/O
                         net (fo=1, routed)           0.644    10.696    regs_alu/REG_Files[0][26]_i_4_n_0
    SLICE_X6Y131         LUT6 (Prop_lut6_I0_O)        0.105    10.801 r  regs_alu/REG_Files[0][26]_i_3/O
                         net (fo=1, routed)           0.000    10.801    regs_alu/REG_Files[0][26]_i_3_n_0
    SLICE_X6Y131         MUXF7 (Prop_muxf7_I1_O)      0.206    11.007 r  regs_alu/REG_Files_reg[0][26]_i_1/O
                         net (fo=34, routed)          0.917    11.924    regs_alu/REG_Files_reg[0][26]_i_1_n_0
    SLICE_X9Y132         LUT2 (Prop_lut2_I0_O)        0.258    12.182 r  regs_alu/output_signal[26]_i_1/O
                         net (fo=1, routed)           0.258    12.440    p_0_in[26]
    SLICE_X9Y131         FDCE                                         r  output_signal_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.254    13.731    clk_IBUF_BUFG
    SLICE_X9Y131         FDCE                                         r  output_signal_reg[26]/C
                         clock pessimism              0.289    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X9Y131         FDCE (Setup_fdce_C_D)       -0.222    13.762    output_signal_reg[26]
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/REG_Files_reg[7][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.365ns  (logic 1.992ns (23.814%)  route 6.373ns (76.186%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.290     5.753    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I2_O)        0.232     5.985 r  regs_alu/ALU_1/i__carry_i_77/O
                         net (fo=1, routed)           0.000     5.985    regs_alu/ALU_1/i__carry_i_77_n_0
    SLICE_X12Y123        MUXF7 (Prop_muxf7_I0_O)      0.173     6.158 r  regs_alu/ALU_1/i__carry_i_61/O
                         net (fo=2, routed)           0.546     6.704    regs_alu/ALU_1/R_Addr_B_reg[2]_11
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.241     6.945 r  regs_alu/ALU_1/i__carry_i_25/O
                         net (fo=12, routed)          1.354     8.299    regs_alu/ALU_1_n_70
    SLICE_X6Y127         LUT5 (Prop_lut5_I2_O)        0.115     8.414 r  regs_alu/REG_Files[0][19]_i_18/O
                         net (fo=4, routed)           0.627     9.041    regs_alu/REG_Files[0][19]_i_18_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.264     9.305 r  regs_alu/REG_Files[0][26]_i_5/O
                         net (fo=2, routed)           0.671     9.975    regs_alu/REG_Files[0][26]_i_5_n_0
    SLICE_X4Y130         LUT3 (Prop_lut3_I2_O)        0.124    10.099 r  regs_alu/REG_Files[0][25]_i_4/O
                         net (fo=1, routed)           0.840    10.939    regs_alu/REG_Files[0][25]_i_4_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I0_O)        0.267    11.206 r  regs_alu/REG_Files[0][25]_i_3/O
                         net (fo=1, routed)           0.000    11.206    regs_alu/REG_Files[0][25]_i_3_n_0
    SLICE_X8Y133         MUXF7 (Prop_muxf7_I1_O)      0.178    11.384 r  regs_alu/REG_Files_reg[0][25]_i_1/O
                         net (fo=34, routed)          1.045    12.430    regs_alu/REG_Files_reg[0][25]_i_1_n_0
    SLICE_X5Y139         FDCE                                         r  regs_alu/REG_Files_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.327    13.804    regs_alu/CLK
    SLICE_X5Y139         FDCE                                         r  regs_alu/REG_Files_reg[7][25]/C
                         clock pessimism              0.289    14.093    
                         clock uncertainty           -0.035    14.057    
    SLICE_X5Y139         FDCE (Setup_fdce_C_D)       -0.195    13.862    regs_alu/REG_Files_reg[7][25]
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/REG_Files_reg[23][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 1.992ns (23.883%)  route 6.349ns (76.117%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.290     5.753    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I2_O)        0.232     5.985 r  regs_alu/ALU_1/i__carry_i_77/O
                         net (fo=1, routed)           0.000     5.985    regs_alu/ALU_1/i__carry_i_77_n_0
    SLICE_X12Y123        MUXF7 (Prop_muxf7_I0_O)      0.173     6.158 r  regs_alu/ALU_1/i__carry_i_61/O
                         net (fo=2, routed)           0.546     6.704    regs_alu/ALU_1/R_Addr_B_reg[2]_11
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.241     6.945 r  regs_alu/ALU_1/i__carry_i_25/O
                         net (fo=12, routed)          1.354     8.299    regs_alu/ALU_1_n_70
    SLICE_X6Y127         LUT5 (Prop_lut5_I2_O)        0.115     8.414 r  regs_alu/REG_Files[0][19]_i_18/O
                         net (fo=4, routed)           0.627     9.041    regs_alu/REG_Files[0][19]_i_18_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.264     9.305 r  regs_alu/REG_Files[0][26]_i_5/O
                         net (fo=2, routed)           0.671     9.975    regs_alu/REG_Files[0][26]_i_5_n_0
    SLICE_X4Y130         LUT3 (Prop_lut3_I2_O)        0.124    10.099 r  regs_alu/REG_Files[0][25]_i_4/O
                         net (fo=1, routed)           0.840    10.939    regs_alu/REG_Files[0][25]_i_4_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I0_O)        0.267    11.206 r  regs_alu/REG_Files[0][25]_i_3/O
                         net (fo=1, routed)           0.000    11.206    regs_alu/REG_Files[0][25]_i_3_n_0
    SLICE_X8Y133         MUXF7 (Prop_muxf7_I1_O)      0.178    11.384 r  regs_alu/REG_Files_reg[0][25]_i_1/O
                         net (fo=34, routed)          1.021    12.406    regs_alu/REG_Files_reg[0][25]_i_1_n_0
    SLICE_X4Y139         FDCE                                         r  regs_alu/REG_Files_reg[23][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.327    13.804    regs_alu/CLK
    SLICE_X4Y139         FDCE                                         r  regs_alu/REG_Files_reg[23][25]/C
                         clock pessimism              0.289    14.093    
                         clock uncertainty           -0.035    14.057    
    SLICE_X4Y139         FDCE (Setup_fdce_C_D)       -0.209    13.848    regs_alu/REG_Files_reg[23][25]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/REG_Files_reg[15][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 1.992ns (23.820%)  route 6.371ns (76.180%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.290     5.753    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I2_O)        0.232     5.985 r  regs_alu/ALU_1/i__carry_i_77/O
                         net (fo=1, routed)           0.000     5.985    regs_alu/ALU_1/i__carry_i_77_n_0
    SLICE_X12Y123        MUXF7 (Prop_muxf7_I0_O)      0.173     6.158 r  regs_alu/ALU_1/i__carry_i_61/O
                         net (fo=2, routed)           0.546     6.704    regs_alu/ALU_1/R_Addr_B_reg[2]_11
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.241     6.945 r  regs_alu/ALU_1/i__carry_i_25/O
                         net (fo=12, routed)          1.354     8.299    regs_alu/ALU_1_n_70
    SLICE_X6Y127         LUT5 (Prop_lut5_I2_O)        0.115     8.414 r  regs_alu/REG_Files[0][19]_i_18/O
                         net (fo=4, routed)           0.627     9.041    regs_alu/REG_Files[0][19]_i_18_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.264     9.305 r  regs_alu/REG_Files[0][26]_i_5/O
                         net (fo=2, routed)           0.671     9.975    regs_alu/REG_Files[0][26]_i_5_n_0
    SLICE_X4Y130         LUT3 (Prop_lut3_I2_O)        0.124    10.099 r  regs_alu/REG_Files[0][25]_i_4/O
                         net (fo=1, routed)           0.840    10.939    regs_alu/REG_Files[0][25]_i_4_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I0_O)        0.267    11.206 r  regs_alu/REG_Files[0][25]_i_3/O
                         net (fo=1, routed)           0.000    11.206    regs_alu/REG_Files[0][25]_i_3_n_0
    SLICE_X8Y133         MUXF7 (Prop_muxf7_I1_O)      0.178    11.384 r  regs_alu/REG_Files_reg[0][25]_i_1/O
                         net (fo=34, routed)          1.043    12.428    regs_alu/REG_Files_reg[0][25]_i_1_n_0
    SLICE_X3Y139         FDCE                                         r  regs_alu/REG_Files_reg[15][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.329    13.806    regs_alu/CLK
    SLICE_X3Y139         FDCE                                         r  regs_alu/REG_Files_reg[15][25]/C
                         clock pessimism              0.289    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X3Y139         FDCE (Setup_fdce_C_D)       -0.175    13.884    regs_alu/REG_Files_reg[15][25]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 2.329ns (27.302%)  route 6.201ns (72.698%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 13.734 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.562     6.025    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X13Y135        LUT6 (Prop_lut6_I2_O)        0.232     6.257 r  regs_alu/ALU_1/i__carry__3_i_94/O
                         net (fo=1, routed)           0.000     6.257    regs_alu/ALU_1/i__carry__3_i_94_n_0
    SLICE_X13Y135        MUXF7 (Prop_muxf7_I1_O)      0.206     6.463 r  regs_alu/ALU_1/i__carry__3_i_69/O
                         net (fo=1, routed)           0.655     7.117    regs_alu/ALU_1/i__carry__3_i_69_n_0
    SLICE_X13Y134        LUT6 (Prop_lut6_I0_O)        0.250     7.367 r  regs_alu/ALU_1/i__carry__3_i_27/O
                         net (fo=7, routed)           1.031     8.399    regs_alu/ALU_1_n_84
    SLICE_X7Y127         LUT5 (Prop_lut5_I4_O)        0.126     8.525 r  regs_alu/REG_Files[0][19]_i_16/O
                         net (fo=4, routed)           0.762     9.287    regs_alu/REG_Files[0][19]_i_16_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.267     9.554 r  regs_alu/REG_Files[0][24]_i_5/O
                         net (fo=2, routed)           0.696    10.250    regs_alu/REG_Files[0][24]_i_5_n_0
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.127    10.377 r  regs_alu/REG_Files[0][23]_i_4/O
                         net (fo=1, routed)           0.510    10.887    regs_alu/REG_Files[0][23]_i_4_n_0
    SLICE_X5Y132         LUT6 (Prop_lut6_I0_O)        0.268    11.155 r  regs_alu/REG_Files[0][23]_i_3/O
                         net (fo=1, routed)           0.000    11.155    regs_alu/REG_Files[0][23]_i_3_n_0
    SLICE_X5Y132         MUXF7 (Prop_muxf7_I1_O)      0.182    11.337 r  regs_alu/REG_Files_reg[0][23]_i_1/O
                         net (fo=34, routed)          0.986    12.322    regs_alu/REG_Files_reg[0][23]_i_1_n_0
    SLICE_X11Y135        LUT2 (Prop_lut2_I0_O)        0.273    12.595 r  regs_alu/output_signal[23]_i_1/O
                         net (fo=1, routed)           0.000    12.595    p_0_in[23]
    SLICE_X11Y135        FDCE                                         r  output_signal_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.257    13.734    clk_IBUF_BUFG
    SLICE_X11Y135        FDCE                                         r  output_signal_reg[23]/C
                         clock pessimism              0.289    14.023    
                         clock uncertainty           -0.035    13.987    
    SLICE_X11Y135        FDCE (Setup_fdce_C_D)        0.069    14.056    output_signal_reg[23]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/REG_Files_reg[14][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 1.992ns (23.907%)  route 6.340ns (76.093%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.290     5.753    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I2_O)        0.232     5.985 r  regs_alu/ALU_1/i__carry_i_77/O
                         net (fo=1, routed)           0.000     5.985    regs_alu/ALU_1/i__carry_i_77_n_0
    SLICE_X12Y123        MUXF7 (Prop_muxf7_I0_O)      0.173     6.158 r  regs_alu/ALU_1/i__carry_i_61/O
                         net (fo=2, routed)           0.546     6.704    regs_alu/ALU_1/R_Addr_B_reg[2]_11
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.241     6.945 r  regs_alu/ALU_1/i__carry_i_25/O
                         net (fo=12, routed)          1.354     8.299    regs_alu/ALU_1_n_70
    SLICE_X6Y127         LUT5 (Prop_lut5_I2_O)        0.115     8.414 r  regs_alu/REG_Files[0][19]_i_18/O
                         net (fo=4, routed)           0.627     9.041    regs_alu/REG_Files[0][19]_i_18_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.264     9.305 r  regs_alu/REG_Files[0][26]_i_5/O
                         net (fo=2, routed)           0.671     9.975    regs_alu/REG_Files[0][26]_i_5_n_0
    SLICE_X4Y130         LUT3 (Prop_lut3_I2_O)        0.124    10.099 r  regs_alu/REG_Files[0][25]_i_4/O
                         net (fo=1, routed)           0.840    10.939    regs_alu/REG_Files[0][25]_i_4_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I0_O)        0.267    11.206 r  regs_alu/REG_Files[0][25]_i_3/O
                         net (fo=1, routed)           0.000    11.206    regs_alu/REG_Files[0][25]_i_3_n_0
    SLICE_X8Y133         MUXF7 (Prop_muxf7_I1_O)      0.178    11.384 r  regs_alu/REG_Files_reg[0][25]_i_1/O
                         net (fo=34, routed)          1.013    12.397    regs_alu/REG_Files_reg[0][25]_i_1_n_0
    SLICE_X6Y141         FDCE                                         r  regs_alu/REG_Files_reg[14][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.328    13.805    regs_alu/CLK
    SLICE_X6Y141         FDCE                                         r  regs_alu/REG_Files_reg[14][25]/C
                         clock pessimism              0.289    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X6Y141         FDCE (Setup_fdce_C_D)       -0.163    13.895    regs_alu/REG_Files_reg[14][25]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.555ns (31.169%)  route 5.642ns (68.831%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 13.725 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.424     5.887    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.232     6.119 r  regs_alu/ALU_1/i__carry__0_i_105/O
                         net (fo=1, routed)           0.000     6.119    regs_alu/ALU_1/i__carry__0_i_105_n_0
    SLICE_X0Y123         MUXF7 (Prop_muxf7_I0_O)      0.178     6.297 r  regs_alu/ALU_1/i__carry__0_i_75/O
                         net (fo=2, routed)           0.476     6.773    regs_alu/ALU_1/R_Addr_B_reg[2]_17
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.252     7.025 r  regs_alu/ALU_1/i__carry__0_i_28/O
                         net (fo=10, routed)          0.939     7.964    regs_alu/ALU_1/R_Addr_B_reg[4]_3
    SLICE_X10Y125        LUT2 (Prop_lut2_I0_O)        0.105     8.069 r  regs_alu/ALU_1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     8.069    regs_alu/ALU_1/i__carry__0_i_8__0_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.492 r  regs_alu/ALU_1/F0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.492    regs_alu/ALU_1/F0_inferred__3/i__carry__0_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.691 r  regs_alu/ALU_1/F0_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.721     9.412    regs_alu/ALU_1/F0_inferred__3/i__carry__1_n_5
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.244     9.656 r  regs_alu/ALU_1/REG_Files[0][10]_i_5/O
                         net (fo=1, routed)           0.446    10.103    regs_alu/ALU_1/REG_Files[0][10]_i_5_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I5_O)        0.105    10.208 r  regs_alu/ALU_1/REG_Files[0][10]_i_3/O
                         net (fo=1, routed)           0.000    10.208    regs_alu/ALU_1/REG_Files[0][10]_i_3_n_0
    SLICE_X6Y126         MUXF7 (Prop_muxf7_I1_O)      0.178    10.386 r  regs_alu/ALU_1/REG_Files_reg[0][10]_i_1/O
                         net (fo=34, routed)          0.915    11.300    regs_alu/ALU_1/ALU_OP_reg[0][10]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.241    11.541 r  regs_alu/ALU_1/output_signal[10]_i_1/O
                         net (fo=1, routed)           0.721    12.262    p_0_in[10]
    SLICE_X28Y130        FDCE                                         r  output_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.248    13.725    clk_IBUF_BUFG
    SLICE_X28Y130        FDCE                                         r  output_signal_reg[10]/C
                         clock pessimism              0.289    14.014    
                         clock uncertainty           -0.035    13.978    
    SLICE_X28Y130        FDCE (Setup_fdce_C_D)       -0.206    13.772    output_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         13.772    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/REG_Files_reg[31][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 1.992ns (24.028%)  route 6.298ns (75.972%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.290     5.753    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I2_O)        0.232     5.985 r  regs_alu/ALU_1/i__carry_i_77/O
                         net (fo=1, routed)           0.000     5.985    regs_alu/ALU_1/i__carry_i_77_n_0
    SLICE_X12Y123        MUXF7 (Prop_muxf7_I0_O)      0.173     6.158 r  regs_alu/ALU_1/i__carry_i_61/O
                         net (fo=2, routed)           0.546     6.704    regs_alu/ALU_1/R_Addr_B_reg[2]_11
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.241     6.945 r  regs_alu/ALU_1/i__carry_i_25/O
                         net (fo=12, routed)          1.354     8.299    regs_alu/ALU_1_n_70
    SLICE_X6Y127         LUT5 (Prop_lut5_I2_O)        0.115     8.414 r  regs_alu/REG_Files[0][19]_i_18/O
                         net (fo=4, routed)           0.627     9.041    regs_alu/REG_Files[0][19]_i_18_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.264     9.305 r  regs_alu/REG_Files[0][26]_i_5/O
                         net (fo=2, routed)           0.671     9.975    regs_alu/REG_Files[0][26]_i_5_n_0
    SLICE_X4Y130         LUT3 (Prop_lut3_I2_O)        0.124    10.099 r  regs_alu/REG_Files[0][25]_i_4/O
                         net (fo=1, routed)           0.840    10.939    regs_alu/REG_Files[0][25]_i_4_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I0_O)        0.267    11.206 r  regs_alu/REG_Files[0][25]_i_3/O
                         net (fo=1, routed)           0.000    11.206    regs_alu/REG_Files[0][25]_i_3_n_0
    SLICE_X8Y133         MUXF7 (Prop_muxf7_I1_O)      0.178    11.384 r  regs_alu/REG_Files_reg[0][25]_i_1/O
                         net (fo=34, routed)          0.971    12.355    regs_alu/REG_Files_reg[0][25]_i_1_n_0
    SLICE_X0Y138         FDCE                                         r  regs_alu/REG_Files_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.328    13.805    regs_alu/CLK
    SLICE_X0Y138         FDCE                                         r  regs_alu/REG_Files_reg[31][25]/C
                         clock pessimism              0.289    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X0Y138         FDCE (Setup_fdce_C_D)       -0.183    13.875    regs_alu/REG_Files_reg[31][25]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 regs_alu/R_Addr_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/REG_Files_reg[24][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.992ns (24.183%)  route 6.245ns (75.817%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.364     4.065    regs_alu/CLK
    SLICE_X8Y114         FDCE                                         r  regs_alu/R_Addr_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.398     4.463 r  regs_alu/R_Addr_B_reg[1]/Q
                         net (fo=256, routed)         1.290     5.753    regs_alu/ALU_1/i__carry__2_i_1[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I2_O)        0.232     5.985 r  regs_alu/ALU_1/i__carry_i_77/O
                         net (fo=1, routed)           0.000     5.985    regs_alu/ALU_1/i__carry_i_77_n_0
    SLICE_X12Y123        MUXF7 (Prop_muxf7_I0_O)      0.173     6.158 r  regs_alu/ALU_1/i__carry_i_61/O
                         net (fo=2, routed)           0.546     6.704    regs_alu/ALU_1/R_Addr_B_reg[2]_11
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.241     6.945 r  regs_alu/ALU_1/i__carry_i_25/O
                         net (fo=12, routed)          1.354     8.299    regs_alu/ALU_1_n_70
    SLICE_X6Y127         LUT5 (Prop_lut5_I2_O)        0.115     8.414 r  regs_alu/REG_Files[0][19]_i_18/O
                         net (fo=4, routed)           0.627     9.041    regs_alu/REG_Files[0][19]_i_18_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.264     9.305 r  regs_alu/REG_Files[0][26]_i_5/O
                         net (fo=2, routed)           0.671     9.975    regs_alu/REG_Files[0][26]_i_5_n_0
    SLICE_X4Y130         LUT3 (Prop_lut3_I2_O)        0.124    10.099 r  regs_alu/REG_Files[0][25]_i_4/O
                         net (fo=1, routed)           0.840    10.939    regs_alu/REG_Files[0][25]_i_4_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I0_O)        0.267    11.206 r  regs_alu/REG_Files[0][25]_i_3/O
                         net (fo=1, routed)           0.000    11.206    regs_alu/REG_Files[0][25]_i_3_n_0
    SLICE_X8Y133         MUXF7 (Prop_muxf7_I1_O)      0.178    11.384 r  regs_alu/REG_Files_reg[0][25]_i_1/O
                         net (fo=34, routed)          0.918    12.302    regs_alu/REG_Files_reg[0][25]_i_1_n_0
    SLICE_X8Y139         FDCE                                         r  regs_alu/REG_Files_reg[24][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.260    13.737    regs_alu/CLK
    SLICE_X8Y139         FDCE                                         r  regs_alu/REG_Files_reg[24][25]/C
                         clock pessimism              0.289    14.026    
                         clock uncertainty           -0.035    13.990    
    SLICE_X8Y139         FDCE (Setup_fdce_C_D)       -0.151    13.839    regs_alu/REG_Files_reg[24][25]
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  1.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.594     1.463    regs_alu/o_val_display/CLK
    SLICE_X1Y114         FDRE                                         r  regs_alu/o_val_display/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  regs_alu/o_val_display/count_reg[11]/Q
                         net (fo=2, routed)           0.115     1.719    regs_alu/o_val_display/count_reg_n_0_[11]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  regs_alu/o_val_display/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    regs_alu/o_val_display/count_reg[8]_i_1_n_4
    SLICE_X1Y114         FDRE                                         r  regs_alu/o_val_display/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.866     1.982    regs_alu/o_val_display/CLK
    SLICE_X1Y114         FDRE                                         r  regs_alu/o_val_display/count_reg[11]/C
                         clock pessimism             -0.518     1.463    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.568    regs_alu/o_val_display/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.594     1.463    regs_alu/o_val_display/CLK
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  regs_alu/o_val_display/count_reg[7]/Q
                         net (fo=2, routed)           0.115     1.719    regs_alu/o_val_display/count_reg_n_0_[7]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  regs_alu/o_val_display/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    regs_alu/o_val_display/count_reg[4]_i_1_n_4
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.866     1.982    regs_alu/o_val_display/CLK
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[7]/C
                         clock pessimism             -0.518     1.463    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.105     1.568    regs_alu/o_val_display/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 regs_alu/out_ZF_OF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/out_ZF_OF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.562     1.431    regs_alu/CLK
    SLICE_X15Y118        FDRE                                         r  regs_alu/out_ZF_OF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.141     1.572 r  regs_alu/out_ZF_OF_reg[1]/Q
                         net (fo=2, routed)           0.167     1.739    regs_alu/ALU_1/out_ZF_OF[1]
    SLICE_X15Y118        LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  regs_alu/ALU_1/out_ZF_OF[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    regs_alu/ALU_1_n_99
    SLICE_X15Y118        FDRE                                         r  regs_alu/out_ZF_OF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.831     1.947    regs_alu/CLK
    SLICE_X15Y118        FDRE                                         r  regs_alu/out_ZF_OF_reg[1]/C
                         clock pessimism             -0.515     1.431    
    SLICE_X15Y118        FDRE (Hold_fdre_C_D)         0.091     1.522    regs_alu/out_ZF_OF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.595     1.464    regs_alu/o_val_display/CLK
    SLICE_X1Y112         FDRE                                         r  regs_alu/o_val_display/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  regs_alu/o_val_display/count_reg[3]/Q
                         net (fo=2, routed)           0.118     1.723    regs_alu/o_val_display/count_reg_n_0_[3]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  regs_alu/o_val_display/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    regs_alu/o_val_display/count_reg[0]_i_1_n_4
    SLICE_X1Y112         FDRE                                         r  regs_alu/o_val_display/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.867     1.983    regs_alu/o_val_display/CLK
    SLICE_X1Y112         FDRE                                         r  regs_alu/o_val_display/count_reg[3]/C
                         clock pessimism             -0.518     1.464    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.569    regs_alu/o_val_display/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.594     1.463    regs_alu/o_val_display/CLK
    SLICE_X1Y114         FDRE                                         r  regs_alu/o_val_display/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  regs_alu/o_val_display/count_reg[10]/Q
                         net (fo=2, routed)           0.117     1.721    regs_alu/o_val_display/count_reg_n_0_[10]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  regs_alu/o_val_display/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    regs_alu/o_val_display/count_reg[8]_i_1_n_5
    SLICE_X1Y114         FDRE                                         r  regs_alu/o_val_display/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.866     1.982    regs_alu/o_val_display/CLK
    SLICE_X1Y114         FDRE                                         r  regs_alu/o_val_display/count_reg[10]/C
                         clock pessimism             -0.518     1.463    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.568    regs_alu/o_val_display/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 regs_alu/ALU_OP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/ALU_OP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.369%)  route 0.169ns (47.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.565     1.434    regs_alu/CLK
    SLICE_X9Y113         FDCE                                         r  regs_alu/ALU_OP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  regs_alu/ALU_OP_reg[1]/Q
                         net (fo=74, routed)          0.169     1.744    pc1/ALU_OP_reg[1]_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  pc1/ALU_OP[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    regs_alu/ALU_OP_reg[1]_1
    SLICE_X9Y113         FDCE                                         r  regs_alu/ALU_OP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.835     1.951    regs_alu/CLK
    SLICE_X9Y113         FDCE                                         r  regs_alu/ALU_OP_reg[1]/C
                         clock pessimism             -0.516     1.434    
    SLICE_X9Y113         FDCE (Hold_fdce_C_D)         0.091     1.525    regs_alu/ALU_OP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.595     1.464    regs_alu/o_val_display/CLK
    SLICE_X1Y112         FDRE                                         r  regs_alu/o_val_display/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  regs_alu/o_val_display/count_reg[2]/Q
                         net (fo=2, routed)           0.118     1.723    regs_alu/o_val_display/count_reg_n_0_[2]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  regs_alu/o_val_display/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    regs_alu/o_val_display/count_reg[0]_i_1_n_5
    SLICE_X1Y112         FDRE                                         r  regs_alu/o_val_display/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.867     1.983    regs_alu/o_val_display/CLK
    SLICE_X1Y112         FDRE                                         r  regs_alu/o_val_display/count_reg[2]/C
                         clock pessimism             -0.518     1.464    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.569    regs_alu/o_val_display/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.594     1.463    regs_alu/o_val_display/CLK
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  regs_alu/o_val_display/count_reg[6]/Q
                         net (fo=2, routed)           0.118     1.722    regs_alu/o_val_display/count_reg_n_0_[6]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  regs_alu/o_val_display/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    regs_alu/o_val_display/count_reg[4]_i_1_n_5
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.866     1.982    regs_alu/o_val_display/CLK
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[6]/C
                         clock pessimism             -0.518     1.463    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.105     1.568    regs_alu/o_val_display/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.594     1.463    regs_alu/o_val_display/CLK
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  regs_alu/o_val_display/count_reg[4]/Q
                         net (fo=2, routed)           0.114     1.718    regs_alu/o_val_display/count_reg_n_0_[4]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  regs_alu/o_val_display/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    regs_alu/o_val_display/count_reg[4]_i_1_n_7
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.866     1.982    regs_alu/o_val_display/CLK
    SLICE_X1Y113         FDRE                                         r  regs_alu/o_val_display/count_reg[4]/C
                         clock pessimism             -0.518     1.463    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.105     1.568    regs_alu/o_val_display/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 regs_alu/o_val_display/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/o_val_display/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.594     1.463    regs_alu/o_val_display/CLK
    SLICE_X1Y115         FDRE                                         r  regs_alu/o_val_display/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  regs_alu/o_val_display/count_reg[14]/Q
                         net (fo=2, routed)           0.119     1.723    regs_alu/o_val_display/count_reg_n_0_[14]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  regs_alu/o_val_display/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    regs_alu/o_val_display/count_reg[12]_i_1_n_5
    SLICE_X1Y115         FDRE                                         r  regs_alu/o_val_display/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.865     1.981    regs_alu/o_val_display/CLK
    SLICE_X1Y115         FDRE                                         r  regs_alu/o_val_display/count_reg[14]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.105     1.568    regs_alu/o_val_display/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y126   output_signal_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y130   output_signal_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y115   regs_alu/REG_Files_reg[10][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y137    regs_alu/REG_Files_reg[10][20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y130    regs_alu/REG_Files_reg[10][21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y135   regs_alu/REG_Files_reg[10][22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y137    regs_alu/REG_Files_reg[10][23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y137    regs_alu/REG_Files_reg[10][24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y137    regs_alu/REG_Files_reg[10][25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    regs_alu/REG_Files_reg[14][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    regs_alu/REG_Files_reg[14][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    regs_alu/REG_Files_reg[14][8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119    regs_alu/REG_Files_reg[2][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116    regs_alu/REG_Files_reg[4][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    regs_alu/REG_Files_reg[9][18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    regs_alu/REG_Files_reg[26][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    regs_alu/REG_Files_reg[26][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y131    regs_alu/REG_Files_reg[30][18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131    regs_alu/REG_Files_reg[5][18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y126   output_signal_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   output_signal_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y115   regs_alu/REG_Files_reg[10][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    regs_alu/REG_Files_reg[10][20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y130    regs_alu/REG_Files_reg[10][21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y135   regs_alu/REG_Files_reg[10][22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    regs_alu/REG_Files_reg[10][23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    regs_alu/REG_Files_reg[10][24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    regs_alu/REG_Files_reg[10][25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    regs_alu/REG_Files_reg[10][26]/C



