/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.0
Hash     : 3b11cf5
Date     : Nov 17 2023
Type     : Engineering
Log Time   : Fri Nov 17 07:15:50 2023 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 1999-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Using language generation: IEEE1800-2012,no-specify,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.02 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_route.v:808: error: Unknown module type: RS_DSP_MULTACC_REGOUT
2 error(s) during elaboration.
*** These modules were missing:
        RS_DSP_MULTACC_REGOUT referenced 1 times.
***
Icarus Verilog version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 2000-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg260b2ce0d" -f"/tmp/ivrlg60b2ce0d" -p"/tmp/ivrli60b2ce0d" |/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh60b2ce0d" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
