git clone --depth 1 --no-tags https://github.com/MeriemLil/DT2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330748659
git clone --depth 1 --no-tags https://github.com/tirolinko/fpadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337880615
git clone --depth 1 --no-tags https://github.com/michael-platzer/ibex-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343472468
git clone --depth 1 --no-tags https://github.com/Luke-Jacobs/Lab-5-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343870279
git clone --depth 1 --no-tags https://github.com/jmcguigs/RISCV_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350540088
git clone --depth 1 --no-tags https://github.com/dclab02/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351647574
git clone --depth 1 --no-tags https://github.com/chelsea10bqr/Digital-Systems-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351708169
git clone --depth 1 --no-tags https://github.com/AlexanderLuasan/KMeans_lcisc0.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351706710
git clone --depth 1 --no-tags https://github.com/jaruial1/TAREA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315104096
git clone --depth 1 --no-tags https://github.com/sachinmodi51/AMBA-APB-PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317863781
git clone --depth 1 --no-tags https://github.com/s5suzuki/autd3-fpga-v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319470533
git clone --depth 1 --no-tags https://github.com/Ln-Yangzl/Finite-State-Machine-system-verlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323649494
git clone --depth 1 --no-tags https://github.com/nkasd/Verilog-trials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320646479
git clone --depth 1 --no-tags https://github.com/hamidsalemi77/CAL_ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320215504
git clone --depth 1 --no-tags https://github.com/uop2020-advanced-digital/fpga-sudoku-player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317754775
git clone --depth 1 --no-tags https://github.com/mandebi/FPGA_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348550441
git clone --depth 1 --no-tags https://github.com/GeorgeKef-School-Projects/edge_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352753254
git clone --depth 1 --no-tags https://github.com/dclab02/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344332788
git clone --depth 1 --no-tags https://github.com/ggrecu24/TSC_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342271497
git clone --depth 1 --no-tags https://github.com/oz-matt/cdr_rnm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348529571
git clone --depth 1 --no-tags https://github.com/markokujundzic/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337798593
git clone --depth 1 --no-tags https://github.com/ryaanluke/Fillscreen_Circle_ReuleauxTriangle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337187139
git clone --depth 1 --no-tags https://github.com/oz-matt/ozphy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336332329
git clone --depth 1 --no-tags https://github.com/mfkiwl/DDR3_PRESI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336723401
git clone --depth 1 --no-tags https://github.com/BourgeoisLenin/Team10Minilab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338319078
git clone --depth 1 --no-tags https://github.com/jinilpatel25/RC4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346194488
git clone --depth 1 --no-tags https://github.com/surendra55555/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351756017
git clone --depth 1 --no-tags https://github.com/surendra55555/Ring_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351764466
git clone --depth 1 --no-tags https://github.com/vien20010/FloatingPointIEEE754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323829192
git clone --depth 1 --no-tags https://github.com/saipra99/SPI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317663638
git clone --depth 1 --no-tags https://github.com/cyanbx/WriteBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324103178
git clone --depth 1 --no-tags https://github.com/goshuh/verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328489686
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_objection_mechanism.svh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331549843
git clone --depth 1 --no-tags https://github.com/tiagouergs/AtariProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330481052
git clone --depth 1 --no-tags https://github.com/eestevez123/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334007022
git clone --depth 1 --no-tags https://github.com/pragya77/APB-protocol-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334499864
git clone --depth 1 --no-tags https://github.com/ybbekele/LC3-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335333096
git clone --depth 1 --no-tags https://github.com/cryptoKay8/learninggit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333646471
git clone --depth 1 --no-tags https://github.com/tejakunchavenkata/processorDesigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325723160
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/PID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323266344
git clone --depth 1 --no-tags https://github.com/Songchun-Li/ee478_16_bit_arm_cpu_w_aes_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315755269
git clone --depth 1 --no-tags https://github.com/acsalas/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317978032
git clone --depth 1 --no-tags https://github.com/berkyildiz3/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316915142
git clone --depth 1 --no-tags https://github.com/EmiSancho/CE4301-Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312722254
git clone --depth 1 --no-tags https://github.com/sriyerg/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321858734
git clone --depth 1 --no-tags https://github.com/ifd3f/OtterMCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332030798
git clone --depth 1 --no-tags https://github.com/jayaprasannakomma/Ahb-lite-design-verification-emulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328173160
git clone --depth 1 --no-tags https://github.com/PhilippNickel/onchip_serial_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333410469
git clone --depth 1 --no-tags https://github.com/Luke-Jacobs/Lab-4-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341683136
git clone --depth 1 --no-tags https://github.com/ahmadmhasann/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341731075
git clone --depth 1 --no-tags https://github.com/braul98/TSC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341961546
git clone --depth 1 --no-tags https://github.com/Jefryruiz/Proyecto2_verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313445233
git clone --depth 1 --no-tags https://github.com/shrutimathurvlsi/repo_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313490738
git clone --depth 1 --no-tags https://github.com/nightowlish/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319951144
git clone --depth 1 --no-tags https://github.com/wesleywesley/uvm_train.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320453375
git clone --depth 1 --no-tags https://github.com/strear/m1fpga-s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321327828
git clone --depth 1 --no-tags https://github.com/vinnyfrijolini/SIWA_FPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322028592
git clone --depth 1 --no-tags https://github.com/ritik11ritik/TicTacToe-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324817801
git clone --depth 1 --no-tags https://github.com/rag1404/Array-reduction-operator---Sum-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324610898
git clone --depth 1 --no-tags https://github.com/zaznov/Harris-and-Harris-HDL-tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350724792
git clone --depth 1 --no-tags https://github.com/ErikFanderson/cookiecutter-vlog-block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330758733
git clone --depth 1 --no-tags https://github.com/AgustinDS/Proyecto3_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326873912
git clone --depth 1 --no-tags https://github.com/andrewh265/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327144156
git clone --depth 1 --no-tags https://github.com/PowerSh0t/CrossBar2x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329827970
git clone --depth 1 --no-tags https://github.com/Mariummasood/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335867527
git clone --depth 1 --no-tags https://github.com/farukomeraydin/System-Verilog-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340064211
git clone --depth 1 --no-tags https://github.com/hugoferreira/verilator-sim-skeleton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340533064
git clone --depth 1 --no-tags https://github.com/okologit/ksch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341158498
git clone --depth 1 --no-tags https://github.com/Rickenbacker620/MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345046451
git clone --depth 1 --no-tags https://github.com/akamboj2/ECE498-Project-SqueezeNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313158044
git clone --depth 1 --no-tags https://github.com/akshaypsoni/address_generator_system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338858634
git clone --depth 1 --no-tags https://github.com/varunsax12/pipeline_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342839938
git clone --depth 1 --no-tags https://github.com/kitune-san/KFTVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343481245
git clone --depth 1 --no-tags https://github.com/dev-sv/open-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330150116
git clone --depth 1 --no-tags https://github.com/punzik/dual-mcp3201-pmod-fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335319360
git clone --depth 1 --no-tags https://github.com/Mop-u/MonkyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329794539
git clone --depth 1 --no-tags https://github.com/pragya77/Memory-module-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330492127
git clone --depth 1 --no-tags https://github.com/emanci/seq_det.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332584084
git clone --depth 1 --no-tags https://github.com/buggins/bcpu16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340059006
git clone --depth 1 --no-tags https://github.com/jaycordaro/i2s-toneplayer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338260263
git clone --depth 1 --no-tags https://github.com/palnikola1996/Router-SOC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338901501
git clone --depth 1 --no-tags https://github.com/patrick-chen-98/3_layers_full_connection_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339118303
git clone --depth 1 --no-tags https://github.com/mifiscus/Digital-Circuits-and-Systems-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352479443
git clone --depth 1 --no-tags https://github.com/PedroTLemos/ProjetoInfraHard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352202764
git clone --depth 1 --no-tags https://github.com/MoonSam/simple_risc5_5stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331676663
git clone --depth 1 --no-tags https://github.com/vsandeepsekhar/verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330799199
git clone --depth 1 --no-tags https://github.com/shadow-blade-X/ECE342_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333178733
git clone --depth 1 --no-tags https://github.com/rag1404/randomize_assoc_array_index.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328512485
git clone --depth 1 --no-tags https://github.com/Umair772/ARM-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328759248
git clone --depth 1 --no-tags https://github.com/RajRamani18/Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345665343
git clone --depth 1 --no-tags https://github.com/Geca981020/Undergraduate-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341899684
git clone --depth 1 --no-tags https://github.com/rushi0005/Verification-of-Grey-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342164530
git clone --depth 1 --no-tags https://github.com/nmoroze/sby-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343658079
git clone --depth 1 --no-tags https://github.com/Metal2/ISALab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344870431
git clone --depth 1 --no-tags https://github.com/elrhod/Xilinx-DPU-with-SEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327068323
git clone --depth 1 --no-tags https://github.com/Ayushmisr/SV_array.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326621147
git clone --depth 1 --no-tags https://github.com/joel-bailey/verilog-basic-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327669339
git clone --depth 1 --no-tags https://github.com/postoroniy/Qrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337695179
git clone --depth 1 --no-tags https://github.com/AdamVanHoewijk/IBM-model-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343404866
