LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.aux_package.all;
USE ieee.numeric_std.ALL;
use ieee.std_logic_unsigned.all;
-------------------------------------
ENTITY outputSelector IS
  GENERIC (
		n : positive := 8 ; -- A,B length
		m : positive := 5 ; -- OPC length
		k : positive := 2   -- STATUS length
		);
  PORT ( 
			adderRes,shifterRes: in STD_LOGIC_VECTOR (2*n-1 downto 0);
			adderSTATUS,shifterSTATUS : in std_logic_vector(k-1 downto 0));
			OPC : in std_logic_vector(m-1 downto 0);

		----------------------------------------
			HI,LO : out std_logic_vector(n-1 downto 0);
			Status: out std_logic_vector(k-1 downto 0));
			
END outputSelector;
--------------------------------------------------------------
ARCHITECTURE ops OF outputSelector IS
	
BEGIN
PROCESS (OPC,adderRes,shifterRes,adderSTATUS,shifterSTATUS)
	if OPC>10 then
		HI<=shifterRes(2*n-1 downto n);
		LO<=shifterRes(n-1 downto 0);
		Status<= shifterSTATUS;
	else
		HI<=adderRes(2*n-1 downto n);
		LO<=adderRes(n-1 downto 0);
		Status<= adderSTATUS;
	end if;
end process;

	
END ops;

