
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.73 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIF/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
/INPUTFILES/1
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.04 seconds, memory usage 1314692kB, peak memory usage 1314692kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIF/src/ntt.cpp (CIN-69)

go analyze
go compile
option set Input/TargetPlatform x86_64
c++11
option set Input/CppStandard c++11
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIF/catapult.log"
solution file add ./src/ntt.cpp
go analyze
solution file add ./src/ntt_tb.cpp -exclude true
# Error: Compilation aborted (CIN-5)
set_working_dir /home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIF
/INPUTFILES/2

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 98, Real ops = 41, Vars = 24 (SOL-21)
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF.v1': elapsed time 2.63 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
Loop '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' iterated at most 9 times. (LOOP-2)
Design 'inPlaceNTT_DIF' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Synthesizing routine 'inPlaceNTT_DIF' (CIN-13)
Found top design routine 'inPlaceNTT_DIF' specified by directive (CIN-52)
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'inPlaceNTT_DIF' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF.v1' (SOL-8)
Inlining routine 'modExp' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator%<64, false>' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modExp' (CIN-14)
Inlining routine 'operator/<64, false>' (CIN-14)
Inlining routine 'operator%<64, false>' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Optimizing block '/inPlaceNTT_DIF' ... (CIN-4)
Inlining routine 'operator>><64, false>' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult_1/inPlaceNTT_DIF.v1/CDesignChecker/design_checker.sh'

# Messages from "go libraries"

# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF.v2': elapsed time 0.74 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 98, Real ops = 41, Vars = 24 (SOL-21)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF.v2' (SOL-8)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
go libraries
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
solution library remove *
solution library add Xilinx_ROMS
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult_1/inPlaceNTT_DIF.v2/CDesignChecker/design_checker.sh'
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Info: Branching solution 'inPlaceNTT_DIF.v2' at state 'compile' (PRJ-2)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
go libraries
go compile
solution library remove *
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF.v1': elapsed time 0.43 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 98, Real ops = 41, Vars = 24 (SOL-21)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF.v1' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
solution library remove *
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 98, Real ops = 41, Vars = 24 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF.v2': elapsed time 0.13 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF.v2' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 106, Real ops = 41, Vars = 28 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.04 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/modExp:while' is left rolled. (LOOP-4)
/DSP_EXTRACTION yes
go extract
go assembly
Loop '/inPlaceNTT_DIF/core/STAGE_VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult_1/inPlaceNTT_DIF.v3/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIF.v3' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIF/core/COPY_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Loop '/inPlaceNTT_DIF/core/modExp#1:while' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 106, Real ops = 41, Vars = 28 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v2': elapsed time 0.03 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v2' (SOL-8)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is left rolled. (LOOP-4)
go architect
Loop '/inPlaceNTT_DIF/core/modExp#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/modExp:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/COPY_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/STAGE_VEC_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 106, Real ops = 41, Vars = 28 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.33 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
Memory Resource '/inPlaceNTT_DIF/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Memory Resource '/inPlaceNTT_DIF/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 106, Real ops = 41, Vars = 28 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.03 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 203, Real ops = 52, Vars = 40 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.33 seconds, memory usage 1445848kB, peak memory usage 1445848kB (SOL-9)
Design 'inPlaceNTT_DIF' contains '52' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF.v3' (SOL-8)

# Messages from "go allocate"

# Error: Couldn't find library component for operation 'modExp#1:while:rem' ( rem(128,0,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Error: Couldn't find library component for operation 'modExp#1:while:if:rem' ( rem(128,0,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Warning: Couldn't find library component for operator 'rem(129,1,64,0,64)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
Netlist written to file 'schedule.gnt' (NET-4)
# Error: Couldn't find library component for operation 'modExp:while:if:rem' ( rem(128,0,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Error: Couldn't find library component for operation 'COMP_LOOP:COMP_LOOP:rem#1' ( rem(65,0,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Error: Couldn't find library component for operation 'operator_<64,false>:div' ( div(64,0,4,0,32) ) - invalid resource constraints. (CRAAS-6)
# Error: Couldn't find library component for operation 'modExp:while:rem' ( rem(128,0,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Warning: Couldn't find library component for operator 'rem(128,0,64,0,64)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
# Error: Couldn't find library component for operation 'COMP_LOOP:rem' ( rem(129,1,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Warning: Couldn't find library component for operator 'div(64,0,4,0,32)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
# Error: Couldn't find library component for operation 'COMP_LOOP:rem#1' ( rem(65,1,64,0,65) ) - invalid resource constraints. (CRAAS-6)
# Warning: Couldn't find library component for operator 'rem(65,1,64,0,65)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
# Warning: Couldn't find library component for operator 'rem(65,0,64,0,64)' - multicycle component prohibited by directive SCHED_USE_MULTICYCLE=false (SIF-4)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF/core' (CRAAS-1)
