
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088052                       # Number of seconds simulated
sim_ticks                                 88052013000                       # Number of ticks simulated
final_tick                                88052013000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1011876                       # Simulator instruction rate (inst/s)
host_op_rate                                  1667544                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2002659001                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662232                       # Number of bytes of host memory used
host_seconds                                    43.97                       # Real time elapsed on the host
sim_insts                                    44489695                       # Number of instructions simulated
sim_ops                                      73317824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          450304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             472832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        52032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           52032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             255849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5114068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5369917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        255849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          590923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               590923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          590923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            255849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5114068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5960840                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877738                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176104026                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489695                       # Number of instructions committed
system.cpu.committedOps                      73317824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795900                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232450                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795900                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691523                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586393                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636605                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933065                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176104026                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574734                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443759     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.346384                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.500271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1014.346384                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990573                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990573                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53425428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53425428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847436                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794601                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26642037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26642037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26642037                       # number of overall hits
system.cpu.dcache.overall_hits::total        26642037                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        21927                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21927                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        52229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        52229                       # number of overall misses
system.cpu.dcache.overall_misses::total         52229                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1020442000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1020442000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    815079500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    815079500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1835521500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1835521500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1835521500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1835521500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003770                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001957                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001957                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001957                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001957                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33675.730975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33675.730975                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37172.413007                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37172.413007                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35143.722836                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35143.722836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35143.722836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35143.722836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        34711                       # number of writebacks
system.cpu.dcache.writebacks::total             34711                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21927                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        52229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        52229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    990140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    990140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    793152500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    793152500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1783292500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1783292500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1783292500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1783292500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001957                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001957                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001957                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001957                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32675.730975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32675.730975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36172.413007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36172.413007                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34143.722836                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34143.722836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34143.722836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34143.722836                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.286977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169082.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.286977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516528                       # number of overall hits
system.cpu.icache.overall_hits::total        59516528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57931000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57931000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57931000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57931000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57931000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57931000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 164576.704545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 164576.704545                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 164576.704545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 164576.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 164576.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 164576.704545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57579000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57579000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 163576.704545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 163576.704545                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 163576.704545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 163576.704545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 163576.704545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 163576.704545                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.735602                       # Cycle average of tags in use
system.l2.tags.total_refs                       88084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.630865                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      470.542326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.130463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1537.062813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.229757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.750519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985711                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    741449                       # Number of tag accesses
system.l2.tags.data_accesses                   741449                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        34711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34711                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15318                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15318                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   152                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          13233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13233                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 13385                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13385                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                13385                       # number of overall hits
system.l2.overall_hits::total                   13385                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17069                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23511                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23863                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              23511                       # number of overall misses
system.l2.overall_misses::total                 23863                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    597264500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     597264500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     57048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57048000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    805740500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    805740500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      57048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1403005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1460053000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     57048000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1403005000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1460053000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        34711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15333                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15333                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37248                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37248                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000978                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000978                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.976949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976949                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.563296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.563296                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.637224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.640652                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.637224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.640652                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92714.141571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92714.141571                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 162068.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 162068.181818                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 47204.903626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 47204.903626                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 162068.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 59674.407724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61184.804928                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 162068.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 59674.407724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61184.804928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21365                       # number of writebacks
system.l2.writebacks::total                     21365                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          397                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           397                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17069                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23863                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       412500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       412500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    532844500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    532844500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    635050500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    635050500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53528000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1167895000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1221423000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53528000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1167895000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1221423000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000978                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000978                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.976949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.563296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563296                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.637224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.640652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.637224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.640652                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        27500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        27500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82714.141571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82714.141571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 152068.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 152068.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 37204.903626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 37204.903626                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 152068.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 49674.407724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51184.804928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 152068.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 49674.407724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51184.804928                       # average overall mshr miss latency
system.l2.replacements                          31433                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5969.678449                       # Cycle average of tags in use
system.l3.tags.total_refs                       45738                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7519                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.082990                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        6.192728                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        210.006045                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5753.479675                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000756                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.025636                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.702329                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.728721                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6407                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6344                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.782104                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     99003                       # Number of tag accesses
system.l3.tags.data_accesses                    99003                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21365                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21365                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                15                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 45                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    45                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16430                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16430                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 16475                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16475                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                16475                       # number of overall hits
system.l3.overall_hits::total                   16475                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6397                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6397                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          639                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             991                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7036                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7388                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data               7036                       # number of overall misses
system.l3.overall_misses::total                  7388                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    461240000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     461240000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49656000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    176196500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    225852500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49656000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     637436500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        687092500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49656000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    637436500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       687092500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21365                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21365                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data            15                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17069                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17421                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23511                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23863                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23511                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23863                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993015                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993015                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.037436                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.056885                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.299264                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.309601                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.299264                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.309601                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 72102.548069                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 72102.548069                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 141068.181818                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 275737.871674                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 227903.632694                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 141068.181818                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 90596.432632                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 93001.150514                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 141068.181818                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 90596.432632                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 93001.150514                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  813                       # number of writebacks
system.l3.writebacks::total                       813                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6397                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6397                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          639                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          991                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7036                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7388                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7036                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7388                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    358888000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    358888000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     44024000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    165972500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    209996500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     44024000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    524860500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    568884500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     44024000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    524860500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    568884500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993015                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993015                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.037436                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.056885                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.299264                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.309601                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.299264                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.309601                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 56102.548069                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 56102.548069                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 125068.181818                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 259737.871674                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 211903.632694                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 125068.181818                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 74596.432632                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77001.150514                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 125068.181818                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 74596.432632                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77001.150514                       # average overall mshr miss latency
system.l3.replacements                           1112                       # number of replacements
system.membus.snoop_filter.tot_requests          8360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          813                       # Transaction distribution
system.membus.trans_dist::CleanEvict               67                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6397                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           991                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       524864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       524864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  524864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7388                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11615500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36943500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        88496                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10598                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11528                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                141077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4582848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4608128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           32545                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1419392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.124498                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330151                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74528     87.55%     87.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10598     12.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           79002000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63010500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88052013000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17421                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22178                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             798                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17421                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69620                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2894592                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1112                       # Total snoops (count)
system.tol3bus.snoopTraffic                     52032                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            46854                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.023733                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.152219                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45742     97.63%     97.63% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1112      2.37%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              46854                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44236000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          35802000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
