CAPI=2:

name: ::bsg_cache_to_axi:0-r1
description: bsg_cache_to_axi

filesets:
  rtl:
    files:
      - bsg_misc/bsg_defines.v: {is_include_file : true}
      - bsg_cache/bsg_cache_pkg.v
      - bsg_cache/bsg_cache_to_axi.v
    file_type: systemVerilogSource
    depend:
      - bsg_round_robin_n_to_1
      - bsg_cache_to_axi_rx
      - bsg_cache_to_axi_tx

targets:
  default:
    filesets: [rtl]

  lint:
    default_tool: verilator
    filesets: [rtl]
    tools:
      verilator: 
        mode: lint-only
        verilator_options: [-Wwarn-lint -Wwarn-style]
        verilator_options: [-Wno-WIDTH -Wno-WIDTHCONCAT -Wno-PINMISSING -Wno-UNOPTFLAT]
    toplevel: bsg_cache_to_axi
    parameters:
      - addr_width_p=2
      - data_width_p=2
      - num_cache_p=2
      - block_size_in_words_p=2

parameters:
  addr_width_p:
    datatype : int
    default  : -1
    paramtype: vlogparam
  data_width_p:
    datatype : int
    default  : -1
    paramtype: vlogparam
  block_size_in_words_p:
    datatype : int
    default  : -1
    paramtype: vlogparam
  num_cache_p:
    datatype : int
    default  : -1
    paramtype: vlogparam

provider :
  name : github
  user : bespoke-silicon-group
  repo : basejump_stl