
Door Kommunication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001504  0800bfd8  0800bfd8  0001bfd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4dc  0800d4dc  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d4dc  0800d4dc  0001d4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4e4  0800d4e4  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4e4  0800d4e4  0001d4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4e8  0800d4e8  0001d4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800d4ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e60  200000a8  0800d594  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f08  0800d594  00020f08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032b80  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005dc2  00000000  00000000  00052c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d18  00000000  00000000  00058a20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a60  00000000  00000000  0005a738  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000300b0  00000000  00000000  0005c198  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f6a0  00000000  00000000  0008c248  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00104632  00000000  00000000  000ab8e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001aff1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000797c  00000000  00000000  001aff98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bfc0 	.word	0x0800bfc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	0800bfc0 	.word	0x0800bfc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	; 0x30
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000586:	4b92      	ldr	r3, [pc, #584]	; (80007d0 <MX_GPIO_Init+0x260>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058a:	4a91      	ldr	r2, [pc, #580]	; (80007d0 <MX_GPIO_Init+0x260>)
 800058c:	f043 0310 	orr.w	r3, r3, #16
 8000590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000592:	4b8f      	ldr	r3, [pc, #572]	; (80007d0 <MX_GPIO_Init+0x260>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	f003 0310 	and.w	r3, r3, #16
 800059a:	61bb      	str	r3, [r7, #24]
 800059c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059e:	4b8c      	ldr	r3, [pc, #560]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	4a8b      	ldr	r2, [pc, #556]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005a4:	f043 0304 	orr.w	r3, r3, #4
 80005a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005aa:	4b89      	ldr	r3, [pc, #548]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	f003 0304 	and.w	r3, r3, #4
 80005b2:	617b      	str	r3, [r7, #20]
 80005b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b6:	4b86      	ldr	r3, [pc, #536]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ba:	4a85      	ldr	r2, [pc, #532]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005c2:	4b83      	ldr	r3, [pc, #524]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ca:	613b      	str	r3, [r7, #16]
 80005cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ce:	4b80      	ldr	r3, [pc, #512]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	4a7f      	ldr	r2, [pc, #508]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005d4:	f043 0301 	orr.w	r3, r3, #1
 80005d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005da:	4b7d      	ldr	r3, [pc, #500]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	f003 0301 	and.w	r3, r3, #1
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e6:	4b7a      	ldr	r3, [pc, #488]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	4a79      	ldr	r2, [pc, #484]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005ec:	f043 0302 	orr.w	r3, r3, #2
 80005f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005f2:	4b77      	ldr	r3, [pc, #476]	; (80007d0 <MX_GPIO_Init+0x260>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005fe:	4b74      	ldr	r3, [pc, #464]	; (80007d0 <MX_GPIO_Init+0x260>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	4a73      	ldr	r2, [pc, #460]	; (80007d0 <MX_GPIO_Init+0x260>)
 8000604:	f043 0308 	orr.w	r3, r3, #8
 8000608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800060a:	4b71      	ldr	r3, [pc, #452]	; (80007d0 <MX_GPIO_Init+0x260>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060e:	f003 0308 	and.w	r3, r3, #8
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	f240 1109 	movw	r1, #265	; 0x109
 800061c:	486d      	ldr	r0, [pc, #436]	; (80007d4 <MX_GPIO_Init+0x264>)
 800061e:	f002 fb2d 	bl	8002c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	210c      	movs	r1, #12
 8000626:	486c      	ldr	r0, [pc, #432]	; (80007d8 <MX_GPIO_Init+0x268>)
 8000628:	f002 fb28 	bl	8002c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000632:	486a      	ldr	r0, [pc, #424]	; (80007dc <MX_GPIO_Init+0x26c>)
 8000634:	f002 fb22 	bl	8002c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800063e:	4867      	ldr	r0, [pc, #412]	; (80007dc <MX_GPIO_Init+0x26c>)
 8000640:	f002 fb1c 	bl	8002c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2180      	movs	r1, #128	; 0x80
 8000648:	4865      	ldr	r0, [pc, #404]	; (80007e0 <MX_GPIO_Init+0x270>)
 800064a:	f002 fb17 	bl	8002c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 800064e:	2308      	movs	r3, #8
 8000650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000652:	2301      	movs	r3, #1
 8000654:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	2300      	movs	r3, #0
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800065a:	2302      	movs	r3, #2
 800065c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	4619      	mov	r1, r3
 8000664:	485b      	ldr	r0, [pc, #364]	; (80007d4 <MX_GPIO_Init+0x264>)
 8000666:	f002 f961 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 800066a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800066e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000670:	4b5c      	ldr	r3, [pc, #368]	; (80007e4 <MX_GPIO_Init+0x274>)
 8000672:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000678:	f107 031c 	add.w	r3, r7, #28
 800067c:	4619      	mov	r1, r3
 800067e:	4857      	ldr	r0, [pc, #348]	; (80007dc <MX_GPIO_Init+0x26c>)
 8000680:	f002 f954 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000684:	2307      	movs	r3, #7
 8000686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000688:	2300      	movs	r3, #0
 800068a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000690:	f107 031c 	add.w	r3, r7, #28
 8000694:	4619      	mov	r1, r3
 8000696:	4851      	ldr	r0, [pc, #324]	; (80007dc <MX_GPIO_Init+0x26c>)
 8000698:	f002 f948 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 800069c:	2310      	movs	r3, #16
 800069e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006a0:	4b50      	ldr	r3, [pc, #320]	; (80007e4 <MX_GPIO_Init+0x274>)
 80006a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80006a8:	f107 031c 	add.w	r3, r7, #28
 80006ac:	4619      	mov	r1, r3
 80006ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b2:	f002 f93b 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin;
 80006b6:	2320      	movs	r3, #32
 80006b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ba:	2300      	movs	r3, #0
 80006bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006be:	2302      	movs	r3, #2
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(JOY_DOWN_GPIO_Port, &GPIO_InitStruct);
 80006c2:	f107 031c 	add.w	r3, r7, #28
 80006c6:	4619      	mov	r1, r3
 80006c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006cc:	f002 f92e 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 80006d0:	2304      	movs	r3, #4
 80006d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d4:	2301      	movs	r3, #1
 80006d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006d8:	2301      	movs	r3, #1
 80006da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006dc:	2303      	movs	r3, #3
 80006de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 80006e0:	f107 031c 	add.w	r3, r7, #28
 80006e4:	4619      	mov	r1, r3
 80006e6:	483c      	ldr	r0, [pc, #240]	; (80007d8 <MX_GPIO_Init+0x268>)
 80006e8:	f002 f920 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 80006ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f6:	2301      	movs	r3, #1
 80006f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006fa:	2303      	movs	r3, #3
 80006fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 80006fe:	f107 031c 	add.w	r3, r7, #28
 8000702:	4619      	mov	r1, r3
 8000704:	4833      	ldr	r0, [pc, #204]	; (80007d4 <MX_GPIO_Init+0x264>)
 8000706:	f002 f911 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 800070a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800070e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	2301      	movs	r3, #1
 8000712:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	2300      	movs	r3, #0
 800071a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800071c:	f107 031c 	add.w	r3, r7, #28
 8000720:	4619      	mov	r1, r3
 8000722:	482e      	ldr	r0, [pc, #184]	; (80007dc <MX_GPIO_Init+0x26c>)
 8000724:	f002 f902 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000728:	2305      	movs	r3, #5
 800072a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800072c:	4b2d      	ldr	r3, [pc, #180]	; (80007e4 <MX_GPIO_Init+0x274>)
 800072e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	2300      	movs	r3, #0
 8000732:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000734:	f107 031c 	add.w	r3, r7, #28
 8000738:	4619      	mov	r1, r3
 800073a:	4829      	ldr	r0, [pc, #164]	; (80007e0 <MX_GPIO_Init+0x270>)
 800073c:	f002 f8f6 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000744:	2301      	movs	r3, #1
 8000746:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800074c:	2303      	movs	r3, #3
 800074e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000750:	f107 031c 	add.w	r3, r7, #28
 8000754:	4619      	mov	r1, r3
 8000756:	4822      	ldr	r0, [pc, #136]	; (80007e0 <MX_GPIO_Init+0x270>)
 8000758:	f002 f8e8 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 800075c:	2308      	movs	r3, #8
 800075e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000760:	2301      	movs	r3, #1
 8000762:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000768:	2300      	movs	r3, #0
 800076a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 800076c:	f107 031c 	add.w	r3, r7, #28
 8000770:	4619      	mov	r1, r3
 8000772:	4819      	ldr	r0, [pc, #100]	; (80007d8 <MX_GPIO_Init+0x268>)
 8000774:	f002 f8da 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000778:	f44f 7380 	mov.w	r3, #256	; 0x100
 800077c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800077e:	4b19      	ldr	r3, [pc, #100]	; (80007e4 <MX_GPIO_Init+0x274>)
 8000780:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000786:	f107 031c 	add.w	r3, r7, #28
 800078a:	4619      	mov	r1, r3
 800078c:	4812      	ldr	r0, [pc, #72]	; (80007d8 <MX_GPIO_Init+0x268>)
 800078e:	f002 f8cd 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000792:	2301      	movs	r3, #1
 8000794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000796:	2301      	movs	r3, #1
 8000798:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079e:	2300      	movs	r3, #0
 80007a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 80007a2:	f107 031c 	add.w	r3, r7, #28
 80007a6:	4619      	mov	r1, r3
 80007a8:	480a      	ldr	r0, [pc, #40]	; (80007d4 <MX_GPIO_Init+0x264>)
 80007aa:	f002 f8bf 	bl	800292c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 80007ae:	2302      	movs	r3, #2
 80007b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007b2:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <MX_GPIO_Init+0x274>)
 80007b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b6:	2300      	movs	r3, #0
 80007b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	4619      	mov	r1, r3
 80007c0:	4804      	ldr	r0, [pc, #16]	; (80007d4 <MX_GPIO_Init+0x264>)
 80007c2:	f002 f8b3 	bl	800292c <HAL_GPIO_Init>

}
 80007c6:	bf00      	nop
 80007c8:	3730      	adds	r7, #48	; 0x30
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40021000 	.word	0x40021000
 80007d4:	48001000 	.word	0x48001000
 80007d8:	48000400 	.word	0x48000400
 80007dc:	48000800 	.word	0x48000800
 80007e0:	48000c00 	.word	0x48000c00
 80007e4:	10120000 	.word	0x10120000

080007e8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80007ec:	4b1b      	ldr	r3, [pc, #108]	; (800085c <MX_I2C1_Init+0x74>)
 80007ee:	4a1c      	ldr	r2, [pc, #112]	; (8000860 <MX_I2C1_Init+0x78>)
 80007f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 80007f2:	4b1a      	ldr	r3, [pc, #104]	; (800085c <MX_I2C1_Init+0x74>)
 80007f4:	4a1b      	ldr	r2, [pc, #108]	; (8000864 <MX_I2C1_Init+0x7c>)
 80007f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007f8:	4b18      	ldr	r3, [pc, #96]	; (800085c <MX_I2C1_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007fe:	4b17      	ldr	r3, [pc, #92]	; (800085c <MX_I2C1_Init+0x74>)
 8000800:	2201      	movs	r2, #1
 8000802:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000804:	4b15      	ldr	r3, [pc, #84]	; (800085c <MX_I2C1_Init+0x74>)
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800080a:	4b14      	ldr	r3, [pc, #80]	; (800085c <MX_I2C1_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000810:	4b12      	ldr	r3, [pc, #72]	; (800085c <MX_I2C1_Init+0x74>)
 8000812:	2200      	movs	r2, #0
 8000814:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <MX_I2C1_Init+0x74>)
 8000818:	2200      	movs	r2, #0
 800081a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800081c:	4b0f      	ldr	r3, [pc, #60]	; (800085c <MX_I2C1_Init+0x74>)
 800081e:	2200      	movs	r2, #0
 8000820:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000822:	480e      	ldr	r0, [pc, #56]	; (800085c <MX_I2C1_Init+0x74>)
 8000824:	f003 fe62 	bl	80044ec <HAL_I2C_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800082e:	f000 fa73 	bl	8000d18 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000832:	2100      	movs	r1, #0
 8000834:	4809      	ldr	r0, [pc, #36]	; (800085c <MX_I2C1_Init+0x74>)
 8000836:	f004 f9c5 	bl	8004bc4 <HAL_I2CEx_ConfigAnalogFilter>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000840:	f000 fa6a 	bl	8000d18 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000844:	2100      	movs	r1, #0
 8000846:	4805      	ldr	r0, [pc, #20]	; (800085c <MX_I2C1_Init+0x74>)
 8000848:	f004 fa07 	bl	8004c5a <HAL_I2CEx_ConfigDigitalFilter>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000852:	f000 fa61 	bl	8000d18 <Error_Handler>
  }

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	200004fc 	.word	0x200004fc
 8000860:	40005400 	.word	0x40005400
 8000864:	00404c74 	.word	0x00404c74

08000868 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800086c:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <MX_I2C2_Init+0x74>)
 800086e:	4a1c      	ldr	r2, [pc, #112]	; (80008e0 <MX_I2C2_Init+0x78>)
 8000870:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 8000872:	4b1a      	ldr	r3, [pc, #104]	; (80008dc <MX_I2C2_Init+0x74>)
 8000874:	4a1b      	ldr	r2, [pc, #108]	; (80008e4 <MX_I2C2_Init+0x7c>)
 8000876:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000878:	4b18      	ldr	r3, [pc, #96]	; (80008dc <MX_I2C2_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087e:	4b17      	ldr	r3, [pc, #92]	; (80008dc <MX_I2C2_Init+0x74>)
 8000880:	2201      	movs	r2, #1
 8000882:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <MX_I2C2_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800088a:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MX_I2C2_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <MX_I2C2_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_I2C2_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_I2C2_Init+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008a2:	480e      	ldr	r0, [pc, #56]	; (80008dc <MX_I2C2_Init+0x74>)
 80008a4:	f003 fe22 	bl	80044ec <HAL_I2C_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008ae:	f000 fa33 	bl	8000d18 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008b2:	2100      	movs	r1, #0
 80008b4:	4809      	ldr	r0, [pc, #36]	; (80008dc <MX_I2C2_Init+0x74>)
 80008b6:	f004 f985 	bl	8004bc4 <HAL_I2CEx_ConfigAnalogFilter>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008c0:	f000 fa2a 	bl	8000d18 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008c4:	2100      	movs	r1, #0
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_I2C2_Init+0x74>)
 80008c8:	f004 f9c7 	bl	8004c5a <HAL_I2CEx_ConfigDigitalFilter>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008d2:	f000 fa21 	bl	8000d18 <Error_Handler>
  }

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000548 	.word	0x20000548
 80008e0:	40005800 	.word	0x40005800
 80008e4:	00404c74 	.word	0x00404c74

080008e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08c      	sub	sp, #48	; 0x30
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a2e      	ldr	r2, [pc, #184]	; (80009c0 <HAL_I2C_MspInit+0xd8>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d128      	bne.n	800095c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	4b2e      	ldr	r3, [pc, #184]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	4a2d      	ldr	r2, [pc, #180]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 8000910:	f043 0302 	orr.w	r3, r3, #2
 8000914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000916:	4b2b      	ldr	r3, [pc, #172]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	61bb      	str	r3, [r7, #24]
 8000920:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000922:	23c0      	movs	r3, #192	; 0xc0
 8000924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000926:	2312      	movs	r3, #18
 8000928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800092a:	2301      	movs	r3, #1
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092e:	2303      	movs	r3, #3
 8000930:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000932:	2304      	movs	r3, #4
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4619      	mov	r1, r3
 800093c:	4822      	ldr	r0, [pc, #136]	; (80009c8 <HAL_I2C_MspInit+0xe0>)
 800093e:	f001 fff5 	bl	800292c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000942:	4b20      	ldr	r3, [pc, #128]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000946:	4a1f      	ldr	r2, [pc, #124]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 8000948:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800094c:	6593      	str	r3, [r2, #88]	; 0x58
 800094e:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 8000950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000952:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800095a:	e02d      	b.n	80009b8 <HAL_I2C_MspInit+0xd0>
  else if(i2cHandle->Instance==I2C2)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a1a      	ldr	r2, [pc, #104]	; (80009cc <HAL_I2C_MspInit+0xe4>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d128      	bne.n	80009b8 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000966:	4b17      	ldr	r3, [pc, #92]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096a:	4a16      	ldr	r2, [pc, #88]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 800096c:	f043 0302 	orr.w	r3, r3, #2
 8000970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000972:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000976:	f003 0302 	and.w	r3, r3, #2
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 800097e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000984:	2312      	movs	r3, #18
 8000986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000988:	2301      	movs	r3, #1
 800098a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800098c:	2303      	movs	r3, #3
 800098e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000990:	2304      	movs	r3, #4
 8000992:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000994:	f107 031c 	add.w	r3, r7, #28
 8000998:	4619      	mov	r1, r3
 800099a:	480b      	ldr	r0, [pc, #44]	; (80009c8 <HAL_I2C_MspInit+0xe0>)
 800099c:	f001 ffc6 	bl	800292c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80009a0:	4b08      	ldr	r3, [pc, #32]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 80009a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009a4:	4a07      	ldr	r2, [pc, #28]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 80009a6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009aa:	6593      	str	r3, [r2, #88]	; 0x58
 80009ac:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <HAL_I2C_MspInit+0xdc>)
 80009ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009b4:	60fb      	str	r3, [r7, #12]
 80009b6:	68fb      	ldr	r3, [r7, #12]
}
 80009b8:	bf00      	nop
 80009ba:	3730      	adds	r7, #48	; 0x30
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40005400 	.word	0x40005400
 80009c4:	40021000 	.word	0x40021000
 80009c8:	48000400 	.word	0x48000400
 80009cc:	40005800 	.word	0x40005800

080009d0 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 80009d4:	4b18      	ldr	r3, [pc, #96]	; (8000a38 <MX_LCD_Init+0x68>)
 80009d6:	4a19      	ldr	r2, [pc, #100]	; (8000a3c <MX_LCD_Init+0x6c>)
 80009d8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80009da:	4b17      	ldr	r3, [pc, #92]	; (8000a38 <MX_LCD_Init+0x68>)
 80009dc:	2200      	movs	r2, #0
 80009de:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80009e0:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <MX_LCD_Init+0x68>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80009e6:	4b14      	ldr	r3, [pc, #80]	; (8000a38 <MX_LCD_Init+0x68>)
 80009e8:	220c      	movs	r2, #12
 80009ea:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80009ec:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <MX_LCD_Init+0x68>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <MX_LCD_Init+0x68>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80009f8:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <MX_LCD_Init+0x68>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80009fe:	4b0e      	ldr	r3, [pc, #56]	; (8000a38 <MX_LCD_Init+0x68>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <MX_LCD_Init+0x68>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	; (8000a38 <MX_LCD_Init+0x68>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000a10:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <MX_LCD_Init+0x68>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000a16:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <MX_LCD_Init+0x68>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <MX_LCD_Init+0x68>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000a22:	4805      	ldr	r0, [pc, #20]	; (8000a38 <MX_LCD_Init+0x68>)
 8000a24:	f004 f966 	bl	8004cf4 <HAL_LCD_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8000a2e:	f000 f973 	bl	8000d18 <Error_Handler>
  }

}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000594 	.word	0x20000594
 8000a3c:	40002400 	.word	0x40002400

08000a40 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08c      	sub	sp, #48	; 0x30
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	f107 031c 	add.w	r3, r7, #28
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]
  if(lcdHandle->Instance==LCD)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a44      	ldr	r2, [pc, #272]	; (8000b70 <HAL_LCD_MspInit+0x130>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	f040 8081 	bne.w	8000b66 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000a64:	4b43      	ldr	r3, [pc, #268]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a68:	4a42      	ldr	r2, [pc, #264]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a6e:	6593      	str	r3, [r2, #88]	; 0x58
 8000a70:	4b40      	ldr	r3, [pc, #256]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a78:	61bb      	str	r3, [r7, #24]
 8000a7a:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7c:	4b3d      	ldr	r3, [pc, #244]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a80:	4a3c      	ldr	r2, [pc, #240]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a82:	f043 0304 	orr.w	r3, r3, #4
 8000a86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a88:	4b3a      	ldr	r3, [pc, #232]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8c:	f003 0304 	and.w	r3, r3, #4
 8000a90:	617b      	str	r3, [r7, #20]
 8000a92:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a94:	4b37      	ldr	r3, [pc, #220]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a98:	4a36      	ldr	r2, [pc, #216]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000a9a:	f043 0301 	orr.w	r3, r3, #1
 8000a9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aa0:	4b34      	ldr	r3, [pc, #208]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa4:	f003 0301 	and.w	r3, r3, #1
 8000aa8:	613b      	str	r3, [r7, #16]
 8000aaa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aac:	4b31      	ldr	r3, [pc, #196]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab0:	4a30      	ldr	r2, [pc, #192]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000ab2:	f043 0302 	orr.w	r3, r3, #2
 8000ab6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abc:	f003 0302 	and.w	r3, r3, #2
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac8:	4a2a      	ldr	r2, [pc, #168]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000aca:	f043 0308 	orr.w	r3, r3, #8
 8000ace:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad0:	4b28      	ldr	r3, [pc, #160]	; (8000b74 <HAL_LCD_MspInit+0x134>)
 8000ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad4:	f003 0308 	and.w	r3, r3, #8
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8000adc:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000ae0:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2300      	movs	r3, #0
 8000aec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000aee:	230b      	movs	r3, #11
 8000af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af2:	f107 031c 	add.w	r3, r7, #28
 8000af6:	4619      	mov	r1, r3
 8000af8:	481f      	ldr	r0, [pc, #124]	; (8000b78 <HAL_LCD_MspInit+0x138>)
 8000afa:	f001 ff17 	bl	800292c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8000afe:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000b02:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b10:	230b      	movs	r3, #11
 8000b12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	f107 031c 	add.w	r3, r7, #28
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b1e:	f001 ff05 	bl	800292c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 8000b22:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000b26:	61fb      	str	r3, [r7, #28]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin 
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b30:	2300      	movs	r3, #0
 8000b32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b34:	230b      	movs	r3, #11
 8000b36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b38:	f107 031c 	add.w	r3, r7, #28
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	480f      	ldr	r0, [pc, #60]	; (8000b7c <HAL_LCD_MspInit+0x13c>)
 8000b40:	f001 fef4 	bl	800292c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8000b44:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000b48:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b56:	230b      	movs	r3, #11
 8000b58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b5a:	f107 031c 	add.w	r3, r7, #28
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4807      	ldr	r0, [pc, #28]	; (8000b80 <HAL_LCD_MspInit+0x140>)
 8000b62:	f001 fee3 	bl	800292c <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000b66:	bf00      	nop
 8000b68:	3730      	adds	r7, #48	; 0x30
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40002400 	.word	0x40002400
 8000b74:	40021000 	.word	0x40021000
 8000b78:	48000800 	.word	0x48000800
 8000b7c:	48000400 	.word	0x48000400
 8000b80:	48000c00 	.word	0x48000c00

08000b84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b88:	f001 fd0c 	bl	80025a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8c:	f000 f81a 	bl	8000bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b90:	f7ff fcee 	bl	8000570 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b94:	f7ff fe28 	bl	80007e8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000b98:	f7ff fe66 	bl	8000868 <MX_I2C2_Init>
  MX_LCD_Init();
 8000b9c:	f7ff ff18 	bl	80009d0 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8000ba0:	f000 fd9a 	bl	80016d8 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8000ba4:	f000 fe7a 	bl	800189c <MX_SAI1_Init>
  MX_SPI2_Init();
 8000ba8:	f000 ff98 	bl	8001adc <MX_SPI2_Init>
  MX_USB_HOST_Init();
 8000bac:	f00a fab4 	bl	800b118 <MX_USB_HOST_Init>
  MX_UART4_Init();
 8000bb0:	f001 fc5c 	bl	800246c <MX_UART4_Init>
  MX_RTC_Init();
 8000bb4:	f000 fdfa 	bl	80017ac <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
#ifdef RUN_TEST_PROGRAM
  Test_program();
#else
  project();
 8000bb8:	f000 f8b6 	bl	8000d28 <project>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000bbc:	f00a fad2 	bl	800b164 <MX_USB_HOST_Process>
 8000bc0:	e7fc      	b.n	8000bbc <main+0x38>
	...

08000bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b0b8      	sub	sp, #224	; 0xe0
 8000bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000bce:	2244      	movs	r2, #68	; 0x44
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f00a fe0a 	bl	800b7ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bd8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000be8:	463b      	mov	r3, r7
 8000bea:	2288      	movs	r2, #136	; 0x88
 8000bec:	2100      	movs	r1, #0
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f00a fdfc 	bl	800b7ec <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000bf4:	f004 f9ee 	bl	8004fd4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000bf8:	4b45      	ldr	r3, [pc, #276]	; (8000d10 <SystemClock_Config+0x14c>)
 8000bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000bfe:	4a44      	ldr	r2, [pc, #272]	; (8000d10 <SystemClock_Config+0x14c>)
 8000c00:	f023 0318 	bic.w	r3, r3, #24
 8000c04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000c08:	231c      	movs	r3, #28
 8000c0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c14:	2301      	movs	r3, #1
 8000c16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c26:	2360      	movs	r3, #96	; 0x60
 8000c28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c32:	2301      	movs	r3, #1
 8000c34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000c3e:	2314      	movs	r3, #20
 8000c40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c44:	2307      	movs	r3, #7
 8000c46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c50:	2302      	movs	r3, #2
 8000c52:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c56:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f004 fb06 	bl	800526c <HAL_RCC_OscConfig>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000c66:	f000 f857 	bl	8000d18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	230f      	movs	r3, #15
 8000c6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c70:	2303      	movs	r3, #3
 8000c72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000c76:	2380      	movs	r3, #128	; 0x80
 8000c78:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c82:	2300      	movs	r3, #0
 8000c84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c88:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f004 fe9c 	bl	80059cc <HAL_RCC_ClockConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000c9a:	f000 f83d 	bl	8000d18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_UART4
 8000c9e:	4b1d      	ldr	r3, [pc, #116]	; (8000d14 <SystemClock_Config+0x150>)
 8000ca0:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_USB;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000cba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000cbe:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000cc8:	2318      	movs	r3, #24
 8000cca:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ccc:	2307      	movs	r3, #7
 8000cce:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 8000cd8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cdc:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f005 f877 	bl	8005dd4 <HAL_RCCEx_PeriphCLKConfig>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <SystemClock_Config+0x12c>
  {
    Error_Handler();
 8000cec:	f000 f814 	bl	8000d18 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cf0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000cf4:	f004 f98c 	bl	8005010 <HAL_PWREx_ControlVoltageScaling>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <SystemClock_Config+0x13e>
  {
    Error_Handler();
 8000cfe:	f000 f80b 	bl	8000d18 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000d02:	f005 ffc5 	bl	8006c90 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000d06:	bf00      	nop
 8000d08:	37e0      	adds	r7, #224	; 0xe0
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000
 8000d14:	000228c8 	.word	0x000228c8

08000d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <project>:
static RTC_DateTypeDef sDate;

/** @brief project, the main program
@author  Daniel Gripenstedt*/
void project()
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
	/*initiate stuff*/
	BSP_LCD_GLASS_Init();
 8000d2e:	f001 f9bb 	bl	80020a8 <BSP_LCD_GLASS_Init>
	BSP_LED_Init(LED4);
 8000d32:	2000      	movs	r0, #0
 8000d34:	f001 f96a 	bl	800200c <BSP_LED_Init>
	BSP_LED_Init(LED5);
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f001 f967 	bl	800200c <BSP_LED_Init>
	ssd1306_Init();
 8000d3e:	f000 ff89 	bl	8001c54 <ssd1306_Init>
	//HAL_IWDG_Init(&hiwdg);
	uint8_t TX_IP_OF [] = "AT+CIFSR\r\n";	//ip adress of esp
 8000d42:	4a22      	ldr	r2, [pc, #136]	; (8000dcc <project+0xa4>)
 8000d44:	463b      	mov	r3, r7
 8000d46:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d48:	c303      	stmia	r3!, {r0, r1}
 8000d4a:	801a      	strh	r2, [r3, #0]
 8000d4c:	3302      	adds	r3, #2
 8000d4e:	0c12      	lsrs	r2, r2, #16
 8000d50:	701a      	strb	r2, [r3, #0]
	//static uint8_t time [8];

	//get_time(&time);

	HAL_Delay(5000);
 8000d52:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d56:	f001 fc9d 	bl	8002694 <HAL_Delay>
	//if (esp_find_ok(&TX_IP_OF, sizeof(TX_IP_OF)) == false)
	//connect_WIFI();	//connect esp to router via wifi

	/*set up the time*/
	HAL_RTC_GetTime(&hrtc,&sTime,RTC_FORMAT_BIN);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	491c      	ldr	r1, [pc, #112]	; (8000dd0 <project+0xa8>)
 8000d5e:	481d      	ldr	r0, [pc, #116]	; (8000dd4 <project+0xac>)
 8000d60:	f006 fb63 	bl	800742a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc,&sDate,RTC_FORMAT_BIN);
 8000d64:	2200      	movs	r2, #0
 8000d66:	491c      	ldr	r1, [pc, #112]	; (8000dd8 <project+0xb0>)
 8000d68:	481a      	ldr	r0, [pc, #104]	; (8000dd4 <project+0xac>)
 8000d6a:	f006 fc41 	bl	80075f0 <HAL_RTC_GetDate>
	/*uint8_t hour = sTime.Hours;
	uint8_t minute = sTime.Minutes;
	uint8_t second = sTime.Seconds;*/

	uint8_t prev_second;
	uint8_t second_count = 60;	//counter varible for how many seconds has pasted since the last message
 8000d6e:	233c      	movs	r3, #60	; 0x3c
 8000d70:	73bb      	strb	r3, [r7, #14]
	const uint8_t TIME_INTERVAL = 60;
 8000d72:	233c      	movs	r3, #60	; 0x3c
 8000d74:	737b      	strb	r3, [r7, #13]

	//__HAL_IWDG_START(&hiwdg);	//start the watchdog with about 14 seconds timer
	while(1) //super loop
	{
		if (message_timer(sTime.Seconds, prev_second) == true)	//if a second has passed, increment second_count
 8000d76:	4b16      	ldr	r3, [pc, #88]	; (8000dd0 <project+0xa8>)
 8000d78:	789b      	ldrb	r3, [r3, #2]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4610      	mov	r0, r2
 8000d82:	f000 fc75 	bl	8001670 <message_timer>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d102      	bne.n	8000d92 <project+0x6a>
		{
			second_count++;
 8000d8c:	7bbb      	ldrb	r3, [r7, #14]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	73bb      	strb	r3, [r7, #14]
		}

		if (second_count >= TIME_INTERVAL)	//if 5 or more seconds has passed, request a new message and display it on the OLED
 8000d92:	7bba      	ldrb	r2, [r7, #14]
 8000d94:	7b7b      	ldrb	r3, [r7, #13]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d30a      	bcc.n	8000db0 <project+0x88>
		{
			if (esp_ok() == false)
 8000d9a:	f000 fc11 	bl	80015c0 <esp_ok>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d101      	bne.n	8000da8 <project+0x80>
			{
				esp_error_handler();	//handle esp error
 8000da4:	f000 fc7a 	bl	800169c <esp_error_handler>
			}

			second_count = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	73bb      	strb	r3, [r7, #14]
			esp_as_TCP();
 8000dac:	f000 f816 	bl	8000ddc <esp_as_TCP>
		}

		prev_second = sTime.Seconds;
 8000db0:	4b07      	ldr	r3, [pc, #28]	; (8000dd0 <project+0xa8>)
 8000db2:	789b      	ldrb	r3, [r3, #2]
 8000db4:	73fb      	strb	r3, [r7, #15]
		HAL_RTC_GetTime(&hrtc,&sTime,RTC_FORMAT_BIN);
 8000db6:	2200      	movs	r2, #0
 8000db8:	4905      	ldr	r1, [pc, #20]	; (8000dd0 <project+0xa8>)
 8000dba:	4806      	ldr	r0, [pc, #24]	; (8000dd4 <project+0xac>)
 8000dbc:	f006 fb35 	bl	800742a <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc,&sDate,RTC_FORMAT_BIN);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	4905      	ldr	r1, [pc, #20]	; (8000dd8 <project+0xb0>)
 8000dc4:	4803      	ldr	r0, [pc, #12]	; (8000dd4 <project+0xac>)
 8000dc6:	f006 fc13 	bl	80075f0 <HAL_RTC_GetDate>
		if (message_timer(sTime.Seconds, prev_second) == true)	//if a second has passed, increment second_count
 8000dca:	e7d4      	b.n	8000d76 <project+0x4e>
 8000dcc:	0800bfd8 	.word	0x0800bfd8
 8000dd0:	200000c4 	.word	0x200000c4
 8000dd4:	20000614 	.word	0x20000614
 8000dd8:	200000d8 	.word	0x200000d8

08000ddc <esp_as_TCP>:
/** @brief esp_as_TCP, set up a tcp connection
 * connection to a server
@author  Daniel Gripenstedt, Arthur Simonsson, Botan Cosar
@return void */
void esp_as_TCP()
{
 8000ddc:	b5b0      	push	{r4, r5, r7, lr}
 8000dde:	b0e4      	sub	sp, #400	; 0x190
 8000de0:	af00      	add	r7, sp, #0
	uint8_t TX_DOMAIN_NAME [] = "AT+CIPSTART=\"TCP\",\"35.228.147.153\",8080\r\n";
 8000de2:	4b36      	ldr	r3, [pc, #216]	; (8000ebc <esp_as_TCP+0xe0>)
 8000de4:	f507 74b2 	add.w	r4, r7, #356	; 0x164
 8000de8:	461d      	mov	r5, r3
 8000dea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000df0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000df2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000df6:	c403      	stmia	r4!, {r0, r1}
 8000df8:	8022      	strh	r2, [r4, #0]
	uint8_t RX_DOMAIN_NAME [100];
	HAL_UART_Transmit(&huart4, (uint8_t*)TX_DOMAIN_NAME, sizeof (TX_DOMAIN_NAME), 100);	//set up TCP connection
 8000dfa:	f507 71b2 	add.w	r1, r7, #356	; 0x164
 8000dfe:	2364      	movs	r3, #100	; 0x64
 8000e00:	222a      	movs	r2, #42	; 0x2a
 8000e02:	482f      	ldr	r0, [pc, #188]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e04:	f006 ff84 	bl	8007d10 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, (uint8_t*)RX_DOMAIN_NAME, 100, 1000);
 8000e08:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8000e0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e10:	2264      	movs	r2, #100	; 0x64
 8000e12:	482b      	ldr	r0, [pc, #172]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e14:	f007 f80f 	bl	8007e36 <HAL_UART_Receive>

	uint8_t TX_SEND [] = "AT+CIPSEND=9\r\n";
 8000e18:	4b2a      	ldr	r3, [pc, #168]	; (8000ec4 <esp_as_TCP+0xe8>)
 8000e1a:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 8000e1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e20:	c407      	stmia	r4!, {r0, r1, r2}
 8000e22:	8023      	strh	r3, [r4, #0]
 8000e24:	3402      	adds	r4, #2
 8000e26:	0c1b      	lsrs	r3, r3, #16
 8000e28:	7023      	strb	r3, [r4, #0]
	uint8_t TX_M [] = "welcome\r\n";
 8000e2a:	4a27      	ldr	r2, [pc, #156]	; (8000ec8 <esp_as_TCP+0xec>)
 8000e2c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e30:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e32:	c303      	stmia	r3!, {r0, r1}
 8000e34:	801a      	strh	r2, [r3, #0]
	uint8_t RX_SEND [50];
	uint8_t RX_M [100];
	HAL_UART_Transmit(&huart4, (uint8_t*)TX_SEND, (sizeof (TX_SEND) - 1), 100);	//prepare to send data over TCP
 8000e36:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 8000e3a:	2364      	movs	r3, #100	; 0x64
 8000e3c:	220e      	movs	r2, #14
 8000e3e:	4820      	ldr	r0, [pc, #128]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e40:	f006 ff66 	bl	8007d10 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, (uint8_t*)RX_SEND, 50, 100);
 8000e44:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8000e48:	2364      	movs	r3, #100	; 0x64
 8000e4a:	2232      	movs	r2, #50	; 0x32
 8000e4c:	481c      	ldr	r0, [pc, #112]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e4e:	f006 fff2 	bl	8007e36 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart4, (uint8_t*)TX_M, (sizeof (TX_M) - 1), 100);	//Send data over TCP
 8000e52:	f107 01e4 	add.w	r1, r7, #228	; 0xe4
 8000e56:	2364      	movs	r3, #100	; 0x64
 8000e58:	2209      	movs	r2, #9
 8000e5a:	4819      	ldr	r0, [pc, #100]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e5c:	f006 ff58 	bl	8007d10 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, (uint8_t*)RX_M, 100, 1000);
 8000e60:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8000e64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e68:	2264      	movs	r2, #100	; 0x64
 8000e6a:	4815      	ldr	r0, [pc, #84]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e6c:	f006 ffe3 	bl	8007e36 <HAL_UART_Receive>

	uint8_t TX_END_TCP [] = "AT+CIPCLOSE\r\n";
 8000e70:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e74:	4a15      	ldr	r2, [pc, #84]	; (8000ecc <esp_as_TCP+0xf0>)
 8000e76:	461c      	mov	r4, r3
 8000e78:	4613      	mov	r3, r2
 8000e7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e7c:	c407      	stmia	r4!, {r0, r1, r2}
 8000e7e:	8023      	strh	r3, [r4, #0]
	uint8_t RX_END_TCP [60];
	HAL_UART_Transmit(&huart4, (uint8_t*)TX_END_TCP, (sizeof (TX_END_TCP) - 1), 500);	//Close TCP connection
 8000e80:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000e84:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e88:	220d      	movs	r2, #13
 8000e8a:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e8c:	f006 ff40 	bl	8007d10 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, (uint8_t*)RX_END_TCP, 60, 1000);
 8000e90:	4639      	mov	r1, r7
 8000e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e96:	223c      	movs	r2, #60	; 0x3c
 8000e98:	4809      	ldr	r0, [pc, #36]	; (8000ec0 <esp_as_TCP+0xe4>)
 8000e9a:	f006 ffcc 	bl	8007e36 <HAL_UART_Receive>
	HAL_Delay(100);
 8000e9e:	2064      	movs	r0, #100	; 0x64
 8000ea0:	f001 fbf8 	bl	8002694 <HAL_Delay>

	print_oled_message(&RX_M, sizeof(RX_M));
 8000ea4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ea8:	2164      	movs	r1, #100	; 0x64
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 f810 	bl	8000ed0 <print_oled_message>
}/*End of function esp_as_TCP*/
 8000eb0:	bf00      	nop
 8000eb2:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bdb0      	pop	{r4, r5, r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	0800c074 	.word	0x0800c074
 8000ec0:	200007f0 	.word	0x200007f0
 8000ec4:	0800c0a0 	.word	0x0800c0a0
 8000ec8:	0800c0b0 	.word	0x0800c0b0
 8000ecc:	0800c0bc 	.word	0x0800c0bc

08000ed0 <print_oled_message>:
 * returned by the server
 * @param uint8_t *arr, uint8_t size
@author  Daniel Gripenstedt
@return uint8_t RX_IP_OF */
void print_oled_message (uint8_t *arr, uint8_t size)
{
 8000ed0:	b5b0      	push	{r4, r5, r7, lr}
 8000ed2:	b0c8      	sub	sp, #288	; 0x120
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	6018      	str	r0, [r3, #0]
 8000eda:	460a      	mov	r2, r1
 8000edc:	1cfb      	adds	r3, r7, #3
 8000ede:	701a      	strb	r2, [r3, #0]
	ssd1306_Fill(Black); //reset screen
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f000 ff25 	bl	8001d30 <ssd1306_Fill>
	uint8_t count = -1;	//how many characters of the message
 8000ee6:	23ff      	movs	r3, #255	; 0xff
 8000ee8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
	uint8_t extra_char = 0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
		uint8_t i;
		for (i = 30; i < (size - 1); i++)	//find number of characters
 8000ef2:	231e      	movs	r3, #30
 8000ef4:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
 8000ef8:	e00c      	b.n	8000f14 <print_oled_message+0x44>
		{
			if (*(arr + i) == ':') {break;}
 8000efa:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 8000efe:	1d3a      	adds	r2, r7, #4
 8000f00:	6812      	ldr	r2, [r2, #0]
 8000f02:	4413      	add	r3, r2
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b3a      	cmp	r3, #58	; 0x3a
 8000f08:	d00c      	beq.n	8000f24 <print_oled_message+0x54>
		for (i = 30; i < (size - 1); i++)	//find number of characters
 8000f0a:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 8000f0e:	3301      	adds	r3, #1
 8000f10:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
 8000f14:	f897 211d 	ldrb.w	r2, [r7, #285]	; 0x11d
 8000f18:	1cfb      	adds	r3, r7, #3
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	dbeb      	blt.n	8000efa <print_oled_message+0x2a>
 8000f22:	e000      	b.n	8000f26 <print_oled_message+0x56>
			if (*(arr + i) == ':') {break;}
 8000f24:	bf00      	nop
		}

		for (uint8_t j = (i + 1); j < (size - 1); j++)	//find number of characters
 8000f26:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
 8000f30:	e011      	b.n	8000f56 <print_oled_message+0x86>
			{
				count++;
 8000f32:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 8000f36:	3301      	adds	r3, #1
 8000f38:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
				if (*(arr + j) == '~') {break;}
 8000f3c:	f897 311c 	ldrb.w	r3, [r7, #284]	; 0x11c
 8000f40:	1d3a      	adds	r2, r7, #4
 8000f42:	6812      	ldr	r2, [r2, #0]
 8000f44:	4413      	add	r3, r2
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b7e      	cmp	r3, #126	; 0x7e
 8000f4a:	d00c      	beq.n	8000f66 <print_oled_message+0x96>
		for (uint8_t j = (i + 1); j < (size - 1); j++)	//find number of characters
 8000f4c:	f897 311c 	ldrb.w	r3, [r7, #284]	; 0x11c
 8000f50:	3301      	adds	r3, #1
 8000f52:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
 8000f56:	f897 211c 	ldrb.w	r2, [r7, #284]	; 0x11c
 8000f5a:	1cfb      	adds	r3, r7, #3
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	429a      	cmp	r2, r3
 8000f62:	dbe6      	blt.n	8000f32 <print_oled_message+0x62>
 8000f64:	e000      	b.n	8000f68 <print_oled_message+0x98>
				if (*(arr + j) == '~') {break;}
 8000f66:	bf00      	nop
			}
		uint8_t message [count];	//new message
 8000f68:	f897 411e 	ldrb.w	r4, [r7, #286]	; 0x11e
 8000f6c:	466b      	mov	r3, sp
 8000f6e:	461d      	mov	r5, r3
 8000f70:	4623      	mov	r3, r4
 8000f72:	3b01      	subs	r3, #1
 8000f74:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000f78:	b2e0      	uxtb	r0, r4
 8000f7a:	f04f 0100 	mov.w	r1, #0
 8000f7e:	f04f 0200 	mov.w	r2, #0
 8000f82:	f04f 0300 	mov.w	r3, #0
 8000f86:	00cb      	lsls	r3, r1, #3
 8000f88:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000f8c:	00c2      	lsls	r2, r0, #3
 8000f8e:	b2e0      	uxtb	r0, r4
 8000f90:	f04f 0100 	mov.w	r1, #0
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	f04f 0300 	mov.w	r3, #0
 8000f9c:	00cb      	lsls	r3, r1, #3
 8000f9e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000fa2:	00c2      	lsls	r2, r0, #3
 8000fa4:	4623      	mov	r3, r4
 8000fa6:	3307      	adds	r3, #7
 8000fa8:	08db      	lsrs	r3, r3, #3
 8000faa:	00db      	lsls	r3, r3, #3
 8000fac:	ebad 0d03 	sub.w	sp, sp, r3
 8000fb0:	466b      	mov	r3, sp
 8000fb2:	3300      	adds	r3, #0
 8000fb4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100

		for (uint8_t k = 0; k < sizeof(message); k++)
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
 8000fbe:	e015      	b.n	8000fec <print_oled_message+0x11c>
		{
			message [k] = (*(arr + i + 1));
 8000fc0:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	1d3a      	adds	r2, r7, #4
 8000fc8:	6812      	ldr	r2, [r2, #0]
 8000fca:	441a      	add	r2, r3
 8000fcc:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8000fd0:	7811      	ldrb	r1, [r2, #0]
 8000fd2:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8000fd6:	54d1      	strb	r1, [r2, r3]
			i++;
 8000fd8:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 8000fdc:	3301      	adds	r3, #1
 8000fde:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
		for (uint8_t k = 0; k < sizeof(message); k++)
 8000fe2:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
 8000fec:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8000ff0:	42a3      	cmp	r3, r4
 8000ff2:	d3e5      	bcc.n	8000fc0 <print_oled_message+0xf0>
		}

		uint8_t message_size = sizeof(message);
 8000ff4:	4623      	mov	r3, r4
 8000ff6:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
		if (sizeof(message) <= 21)
 8000ffa:	2c15      	cmp	r4, #21
 8000ffc:	d829      	bhi.n	8001052 <print_oled_message+0x182>
		{
			char cbuff [21];
			sprintf(cbuff, message);
 8000ffe:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8001002:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f00a fcaf 	bl	800b96c <siprintf>

			for (uint8_t i = sizeof(message); i <= 21; i++)
 800100e:	4623      	mov	r3, r4
 8001010:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
 8001014:	e00c      	b.n	8001030 <print_oled_message+0x160>
			{
				cbuff[i] = ' ';
 8001016:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 800101a:	f507 7290 	add.w	r2, r7, #288	; 0x120
 800101e:	4413      	add	r3, r2
 8001020:	2220      	movs	r2, #32
 8001022:	f803 2c38 	strb.w	r2, [r3, #-56]
			for (uint8_t i = sizeof(message); i <= 21; i++)
 8001026:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 800102a:	3301      	adds	r3, #1
 800102c:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
 8001030:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8001034:	2b15      	cmp	r3, #21
 8001036:	d9ee      	bls.n	8001016 <print_oled_message+0x146>
			}
			ssd1306_SetCursor(2, 2);
 8001038:	2102      	movs	r1, #2
 800103a:	2002      	movs	r0, #2
 800103c:	f000 ffce 	bl	8001fdc <ssd1306_SetCursor>
			ssd1306_WriteString(cbuff, Font_6x8, White);
 8001040:	4adc      	ldr	r2, [pc, #880]	; (80013b4 <print_oled_message+0x4e4>)
 8001042:	f107 00e8 	add.w	r0, r7, #232	; 0xe8
 8001046:	2301      	movs	r3, #1
 8001048:	ca06      	ldmia	r2, {r1, r2}
 800104a:	f000 ffa1 	bl	8001f90 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 800104e:	f000 fe91 	bl	8001d74 <ssd1306_UpdateScreen>
		}
		if ((sizeof(message) > 21) && (sizeof(message) <= 41))
 8001052:	2c15      	cmp	r4, #21
 8001054:	f240 80f1 	bls.w	800123a <print_oled_message+0x36a>
 8001058:	2c29      	cmp	r4, #41	; 0x29
 800105a:	f200 80ee 	bhi.w	800123a <print_oled_message+0x36a>
		{
			uint8_t m_row1 [20];
			char c_row1 [20];
			uint8_t m_row2 [20];
			char c_row2 [20];
			uint8_t space = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
			uint8_t pos1 = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
			uint8_t pos2 = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
			uint8_t k;

			for (k = 0; k <= 20; k++)
 8001070:	2300      	movs	r3, #0
 8001072:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 8001076:	e01b      	b.n	80010b0 <print_oled_message+0x1e0>
			{
				m_row1[k] = (message[k]);
 8001078:	f897 2115 	ldrb.w	r2, [r7, #277]	; 0x115
 800107c:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 8001080:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8001084:	5c8a      	ldrb	r2, [r1, r2]
 8001086:	f507 7190 	add.w	r1, r7, #288	; 0x120
 800108a:	440b      	add	r3, r1
 800108c:	f803 2c4c 	strb.w	r2, [r3, #-76]
				if (message[k] == ' ')
 8001090:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 8001094:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8001098:	5cd3      	ldrb	r3, [r2, r3]
 800109a:	2b20      	cmp	r3, #32
 800109c:	d103      	bne.n	80010a6 <print_oled_message+0x1d6>
					space = k;
 800109e:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80010a2:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
			for (k = 0; k <= 20; k++)
 80010a6:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80010aa:	3301      	adds	r3, #1
 80010ac:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 80010b0:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80010b4:	2b14      	cmp	r3, #20
 80010b6:	d9df      	bls.n	8001078 <print_oled_message+0x1a8>
			}

			if (message[k - 1] != ' ' && message[k] != ' ')
 80010b8:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80010bc:	3b01      	subs	r3, #1
 80010be:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80010c2:	5cd3      	ldrb	r3, [r2, r3]
 80010c4:	2b20      	cmp	r3, #32
 80010c6:	d04c      	beq.n	8001162 <print_oled_message+0x292>
 80010c8:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80010cc:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80010d0:	5cd3      	ldrb	r3, [r2, r3]
 80010d2:	2b20      	cmp	r3, #32
 80010d4:	d045      	beq.n	8001162 <print_oled_message+0x292>
			{
				k = 20 - space;
 80010d6:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 80010da:	f1c3 0314 	rsb	r3, r3, #20
 80010de:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
				for(uint8_t i = space; i < 20; i++)
 80010e2:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 80010e6:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
 80010ea:	e027      	b.n	800113c <print_oled_message+0x26c>
				{
					m_row2[pos1++] = m_row1[space + 1];
 80010ec:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 80010f0:	1c5a      	adds	r2, r3, #1
 80010f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80010f6:	1c59      	adds	r1, r3, #1
 80010f8:	f887 1117 	strb.w	r1, [r7, #279]	; 0x117
 80010fc:	4619      	mov	r1, r3
 80010fe:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001102:	4413      	add	r3, r2
 8001104:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8001108:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800110c:	440b      	add	r3, r1
 800110e:	f803 2c74 	strb.w	r2, [r3, #-116]
					m_row1[space++] = ' ';
 8001112:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	f887 2118 	strb.w	r2, [r7, #280]	; 0x118
 800111c:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001120:	4413      	add	r3, r2
 8001122:	2220      	movs	r2, #32
 8001124:	f803 2c4c 	strb.w	r2, [r3, #-76]
					message_size++;
 8001128:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 800112c:	3301      	adds	r3, #1
 800112e:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
				for(uint8_t i = space; i < 20; i++)
 8001132:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8001136:	3301      	adds	r3, #1
 8001138:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
 800113c:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8001140:	2b13      	cmp	r3, #19
 8001142:	d9d3      	bls.n	80010ec <print_oled_message+0x21c>
				}
				m_row1[space++] = ' ';
 8001144:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8001148:	1c5a      	adds	r2, r3, #1
 800114a:	f887 2118 	strb.w	r2, [r7, #280]	; 0x118
 800114e:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001152:	4413      	add	r3, r2
 8001154:	2220      	movs	r2, #32
 8001156:	f803 2c4c 	strb.w	r2, [r3, #-76]
				pos2 = 21;
 800115a:	2315      	movs	r3, #21
 800115c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 8001160:	e005      	b.n	800116e <print_oled_message+0x29e>
			}
			else
			{
				k = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
				pos2 = 22;
 8001168:	2316      	movs	r3, #22
 800116a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
			}
			sprintf(c_row1, m_row1);
 800116e:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8001172:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f00a fbf7 	bl	800b96c <siprintf>
			ssd1306_SetCursor(2, 2);
 800117e:	2102      	movs	r1, #2
 8001180:	2002      	movs	r0, #2
 8001182:	f000 ff2b 	bl	8001fdc <ssd1306_SetCursor>
			ssd1306_WriteString(c_row1, Font_6x8, White);
 8001186:	4a8b      	ldr	r2, [pc, #556]	; (80013b4 <print_oled_message+0x4e4>)
 8001188:	f107 00c0 	add.w	r0, r7, #192	; 0xc0
 800118c:	2301      	movs	r3, #1
 800118e:	ca06      	ldmia	r2, {r1, r2}
 8001190:	f000 fefe 	bl	8001f90 <ssd1306_WriteString>

			for (k = k; k <= message_size - 21; k++)
 8001194:	e014      	b.n	80011c0 <print_oled_message+0x2f0>
				m_row2[k] = (message[pos2++]);
 8001196:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800119a:	1c5a      	adds	r2, r3, #1
 800119c:	f887 2116 	strb.w	r2, [r7, #278]	; 0x116
 80011a0:	4619      	mov	r1, r3
 80011a2:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80011a6:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80011aa:	5c52      	ldrb	r2, [r2, r1]
 80011ac:	f507 7190 	add.w	r1, r7, #288	; 0x120
 80011b0:	440b      	add	r3, r1
 80011b2:	f803 2c74 	strb.w	r2, [r3, #-116]
			for (k = k; k <= message_size - 21; k++)
 80011b6:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80011ba:	3301      	adds	r3, #1
 80011bc:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 80011c0:	f897 2115 	ldrb.w	r2, [r7, #277]	; 0x115
 80011c4:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 80011c8:	3b15      	subs	r3, #21
 80011ca:	429a      	cmp	r2, r3
 80011cc:	dde3      	ble.n	8001196 <print_oled_message+0x2c6>

			sprintf(c_row2, m_row2);
 80011ce:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80011d2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011d6:	4611      	mov	r1, r2
 80011d8:	4618      	mov	r0, r3
 80011da:	f00a fbc7 	bl	800b96c <siprintf>

			if (message[21] == ' ')
 80011de:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80011e2:	7d5b      	ldrb	r3, [r3, #21]
 80011e4:	2b20      	cmp	r3, #32
 80011e6:	d104      	bne.n	80011f2 <print_oled_message+0x322>
				message_size--;
 80011e8:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 80011ec:	3b01      	subs	r3, #1
 80011ee:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a

			for (uint8_t i = message_size - 21; i <= 20; i++)
 80011f2:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 80011f6:	3b15      	subs	r3, #21
 80011f8:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
 80011fc:	e00c      	b.n	8001218 <print_oled_message+0x348>
					c_row2[i] = ' ';
 80011fe:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 8001202:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001206:	4413      	add	r3, r2
 8001208:	2220      	movs	r2, #32
 800120a:	f803 2c88 	strb.w	r2, [r3, #-136]
			for (uint8_t i = message_size - 21; i <= 20; i++)
 800120e:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 8001212:	3301      	adds	r3, #1
 8001214:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
 8001218:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 800121c:	2b14      	cmp	r3, #20
 800121e:	d9ee      	bls.n	80011fe <print_oled_message+0x32e>

			ssd1306_SetCursor(2, 12);
 8001220:	210c      	movs	r1, #12
 8001222:	2002      	movs	r0, #2
 8001224:	f000 feda 	bl	8001fdc <ssd1306_SetCursor>
			ssd1306_WriteString(c_row2,Font_6x8, White);
 8001228:	4a62      	ldr	r2, [pc, #392]	; (80013b4 <print_oled_message+0x4e4>)
 800122a:	f107 0098 	add.w	r0, r7, #152	; 0x98
 800122e:	2301      	movs	r3, #1
 8001230:	ca06      	ldmia	r2, {r1, r2}
 8001232:	f000 fead 	bl	8001f90 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8001236:	f000 fd9d 	bl	8001d74 <ssd1306_UpdateScreen>
		}

		if (message_size >= 43)
 800123a:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 800123e:	2b2a      	cmp	r3, #42	; 0x2a
 8001240:	f240 81b6 	bls.w	80015b0 <print_oled_message+0x6e0>
			uint8_t m_row1 [21];
			char c_row1 [21];
			uint8_t m_row2 [21];
			uint8_t m_row3 [21];
			char c_row2 [21];
			uint8_t space = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
			uint8_t pos1 = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	f887 3111 	strb.w	r3, [r7, #273]	; 0x111
			uint8_t pos2 = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
			uint8_t pos3 = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
			uint8_t k;
			uint8_t space2 = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d

			for (k = 0; k <= 20; k++)
 8001262:	2300      	movs	r3, #0
 8001264:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8001268:	e01b      	b.n	80012a2 <print_oled_message+0x3d2>
			{
				m_row1[k] = (message[k]);
 800126a:	f897 210e 	ldrb.w	r2, [r7, #270]	; 0x10e
 800126e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001272:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8001276:	5c8a      	ldrb	r2, [r1, r2]
 8001278:	f507 7190 	add.w	r1, r7, #288	; 0x120
 800127c:	440b      	add	r3, r1
 800127e:	f803 2ca0 	strb.w	r2, [r3, #-160]
				if (message[k] == ' ')
 8001282:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001286:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800128a:	5cd3      	ldrb	r3, [r2, r3]
 800128c:	2b20      	cmp	r3, #32
 800128e:	d103      	bne.n	8001298 <print_oled_message+0x3c8>
				space = k;
 8001290:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001294:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
			for (k = 0; k <= 20; k++)
 8001298:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800129c:	3301      	adds	r3, #1
 800129e:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 80012a2:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80012a6:	2b14      	cmp	r3, #20
 80012a8:	d9df      	bls.n	800126a <print_oled_message+0x39a>
			}

			if ((message[k - 1] != ' ') && (message[k] != ' '))
 80012aa:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80012ae:	3b01      	subs	r3, #1
 80012b0:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80012b4:	5cd3      	ldrb	r3, [r2, r3]
 80012b6:	2b20      	cmp	r3, #32
 80012b8:	d052      	beq.n	8001360 <print_oled_message+0x490>
 80012ba:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80012be:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80012c2:	5cd3      	ldrb	r3, [r2, r3]
 80012c4:	2b20      	cmp	r3, #32
 80012c6:	d04b      	beq.n	8001360 <print_oled_message+0x490>
			{
				k = 20 - space;
 80012c8:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 80012cc:	f1c3 0314 	rsb	r3, r3, #20
 80012d0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
				for(uint8_t i = space + 1; i <= 20; i++)
 80012d4:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 80012d8:	3301      	adds	r3, #1
 80012da:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 80012de:	e02c      	b.n	800133a <print_oled_message+0x46a>
				{
					m_row2[pos1++] = m_row1[space + 1];
 80012e0:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 80012e4:	1c5a      	adds	r2, r3, #1
 80012e6:	f897 3111 	ldrb.w	r3, [r7, #273]	; 0x111
 80012ea:	1c59      	adds	r1, r3, #1
 80012ec:	f887 1111 	strb.w	r1, [r7, #273]	; 0x111
 80012f0:	4619      	mov	r1, r3
 80012f2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80012f6:	4413      	add	r3, r2
 80012f8:	f813 2ca0 	ldrb.w	r2, [r3, #-160]
 80012fc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001300:	440b      	add	r3, r1
 8001302:	f803 2cd0 	strb.w	r2, [r3, #-208]
					m_row1[space++] = ' ';
 8001306:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 800130a:	1c5a      	adds	r2, r3, #1
 800130c:	f887 2112 	strb.w	r2, [r7, #274]	; 0x112
 8001310:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001314:	4413      	add	r3, r2
 8001316:	2220      	movs	r2, #32
 8001318:	f803 2ca0 	strb.w	r2, [r3, #-160]
					extra_char++;
 800131c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8001320:	3301      	adds	r3, #1
 8001322:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
					message_size++;
 8001326:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 800132a:	3301      	adds	r3, #1
 800132c:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
				for(uint8_t i = space + 1; i <= 20; i++)
 8001330:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8001334:	3301      	adds	r3, #1
 8001336:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 800133a:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 800133e:	2b14      	cmp	r3, #20
 8001340:	d9ce      	bls.n	80012e0 <print_oled_message+0x410>
				}
				m_row1[space++] = ' ';
 8001342:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 8001346:	1c5a      	adds	r2, r3, #1
 8001348:	f887 2112 	strb.w	r2, [r7, #274]	; 0x112
 800134c:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001350:	4413      	add	r3, r2
 8001352:	2220      	movs	r2, #32
 8001354:	f803 2ca0 	strb.w	r2, [r3, #-160]
				pos2 = 21;
 8001358:	2315      	movs	r3, #21
 800135a:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
 800135e:	e005      	b.n	800136c <print_oled_message+0x49c>
			}
			else
			{
				k = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
				pos2 = 21;
 8001366:	2315      	movs	r3, #21
 8001368:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
			}
			if (message[21] == ' ')
 800136c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001370:	7d5b      	ldrb	r3, [r3, #21]
 8001372:	2b20      	cmp	r3, #32
 8001374:	d109      	bne.n	800138a <print_oled_message+0x4ba>
			{
				message_size--;
 8001376:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 800137a:	3b01      	subs	r3, #1
 800137c:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
				pos2++;
 8001380:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8001384:	3301      	adds	r3, #1
 8001386:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
			}


			sprintf(c_row1, m_row1);
 800138a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800138e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f00a fae9 	bl	800b96c <siprintf>
			ssd1306_SetCursor(2, 2);
 800139a:	2102      	movs	r1, #2
 800139c:	2002      	movs	r0, #2
 800139e:	f000 fe1d 	bl	8001fdc <ssd1306_SetCursor>
			ssd1306_WriteString(c_row1, Font_6x8, White);
 80013a2:	4a04      	ldr	r2, [pc, #16]	; (80013b4 <print_oled_message+0x4e4>)
 80013a4:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80013a8:	2301      	movs	r3, #1
 80013aa:	ca06      	ldmia	r2, {r1, r2}
 80013ac:	f000 fdf0 	bl	8001f90 <ssd1306_WriteString>

			for (k = k; k <= 20; k++)
 80013b0:	e024      	b.n	80013fc <print_oled_message+0x52c>
 80013b2:	bf00      	nop
 80013b4:	20000000 	.word	0x20000000
			{
				m_row2[k] = (message[pos2++]);
 80013b8:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 80013bc:	1c5a      	adds	r2, r3, #1
 80013be:	f887 2110 	strb.w	r2, [r7, #272]	; 0x110
 80013c2:	4619      	mov	r1, r3
 80013c4:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80013c8:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80013cc:	5c52      	ldrb	r2, [r2, r1]
 80013ce:	f507 7190 	add.w	r1, r7, #288	; 0x120
 80013d2:	440b      	add	r3, r1
 80013d4:	f803 2cd0 	strb.w	r2, [r3, #-208]
				if (m_row2[k] == ' ')
 80013d8:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80013dc:	f507 7290 	add.w	r2, r7, #288	; 0x120
 80013e0:	4413      	add	r3, r2
 80013e2:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 80013e6:	2b20      	cmp	r3, #32
 80013e8:	d103      	bne.n	80013f2 <print_oled_message+0x522>
				space = k;
 80013ea:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80013ee:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
			for (k = k; k <= 20; k++)
 80013f2:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 80013f6:	3301      	adds	r3, #1
 80013f8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 80013fc:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001400:	2b14      	cmp	r3, #20
 8001402:	d9d9      	bls.n	80013b8 <print_oled_message+0x4e8>
			}

			sprintf(c_row2, m_row2);
 8001404:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001408:	f107 0320 	add.w	r3, r7, #32
 800140c:	4611      	mov	r1, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f00a faac 	bl	800b96c <siprintf>

			if ((m_row2[k - 1] != ' ') && (message[21 + k - extra_char] != ' '))
 8001414:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001418:	3b01      	subs	r3, #1
 800141a:	f507 7290 	add.w	r2, r7, #288	; 0x120
 800141e:	4413      	add	r3, r2
 8001420:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8001424:	2b20      	cmp	r3, #32
 8001426:	d019      	beq.n	800145c <print_oled_message+0x58c>
 8001428:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800142c:	f103 0215 	add.w	r2, r3, #21
 8001430:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800143a:	5cd3      	ldrb	r3, [r2, r3]
 800143c:	2b20      	cmp	r3, #32
 800143e:	d00d      	beq.n	800145c <print_oled_message+0x58c>
			{
				space2 = 20 - space;
 8001440:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 8001444:	f1c3 0314 	rsb	r3, r3, #20
 8001448:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
				pos3 = pos2 - space2;
 800144c:	f897 2110 	ldrb.w	r2, [r7, #272]	; 0x110
 8001450:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800145a:	e006      	b.n	800146a <print_oled_message+0x59a>
			}

			else
			{
				k = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
				pos3 = pos2;
 8001462:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8001466:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
			}

			if ((m_row2[20] != ' ') && (message[42 - extra_char] != ' '))
 800146a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800146e:	2b20      	cmp	r3, #32
 8001470:	d034      	beq.n	80014dc <print_oled_message+0x60c>
 8001472:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8001476:	f1c3 032a 	rsb	r3, r3, #42	; 0x2a
 800147a:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800147e:	5cd3      	ldrb	r3, [r2, r3]
 8001480:	2b20      	cmp	r3, #32
 8001482:	d02b      	beq.n	80014dc <print_oled_message+0x60c>
			{
				k = space2;
 8001484:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8001488:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
				for(uint8_t i = space; i <= 20; i++)
 800148c:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 8001490:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 8001494:	e019      	b.n	80014ca <print_oled_message+0x5fa>
				{
					c_row2[space] = ' ';
 8001496:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 800149a:	f107 0220 	add.w	r2, r7, #32
 800149e:	2120      	movs	r1, #32
 80014a0:	54d1      	strb	r1, [r2, r3]
					space++;
 80014a2:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 80014a6:	3301      	adds	r3, #1
 80014a8:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
					message_size++;
 80014ac:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 80014b0:	3301      	adds	r3, #1
 80014b2:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
					extra_char++;
 80014b6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80014ba:	3301      	adds	r3, #1
 80014bc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				for(uint8_t i = space; i <= 20; i++)
 80014c0:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 80014c4:	3301      	adds	r3, #1
 80014c6:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 80014ca:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 80014ce:	2b14      	cmp	r3, #20
 80014d0:	d9e1      	bls.n	8001496 <print_oled_message+0x5c6>
				}
				message_size--;
 80014d2:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 80014d6:	3b01      	subs	r3, #1
 80014d8:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
			}

			if (message[42 - extra_char] == ' ')
 80014dc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80014e0:	f1c3 032a 	rsb	r3, r3, #42	; 0x2a
 80014e4:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80014e8:	5cd3      	ldrb	r3, [r2, r3]
 80014ea:	2b20      	cmp	r3, #32
 80014ec:	d10e      	bne.n	800150c <print_oled_message+0x63c>
			{
				pos3++;
 80014ee:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80014f2:	3301      	adds	r3, #1
 80014f4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
				message_size--;
 80014f8:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 80014fc:	3b01      	subs	r3, #1
 80014fe:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
				extra_char--;
 8001502:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8001506:	3b01      	subs	r3, #1
 8001508:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
			}
				ssd1306_SetCursor(2, 12);
 800150c:	210c      	movs	r1, #12
 800150e:	2002      	movs	r0, #2
 8001510:	f000 fd64 	bl	8001fdc <ssd1306_SetCursor>
				ssd1306_WriteString(c_row2,Font_6x8, White);
 8001514:	4a29      	ldr	r2, [pc, #164]	; (80015bc <print_oled_message+0x6ec>)
 8001516:	f107 0020 	add.w	r0, r7, #32
 800151a:	2301      	movs	r3, #1
 800151c:	ca06      	ldmia	r2, {r1, r2}
 800151e:	f000 fd37 	bl	8001f90 <ssd1306_WriteString>

			char c_row3 [20];
			for (k = 0; k <= 20; k++)
 8001522:	2300      	movs	r3, #0
 8001524:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8001528:	e014      	b.n	8001554 <print_oled_message+0x684>
				m_row3[k] = message[pos3++];
 800152a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800152e:	1c5a      	adds	r2, r3, #1
 8001530:	f887 210f 	strb.w	r2, [r7, #271]	; 0x10f
 8001534:	4619      	mov	r1, r3
 8001536:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800153a:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800153e:	5c52      	ldrb	r2, [r2, r1]
 8001540:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8001544:	440b      	add	r3, r1
 8001546:	f803 2ce8 	strb.w	r2, [r3, #-232]
			for (k = 0; k <= 20; k++)
 800154a:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800154e:	3301      	adds	r3, #1
 8001550:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8001554:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001558:	2b14      	cmp	r3, #20
 800155a:	d9e6      	bls.n	800152a <print_oled_message+0x65a>
			sprintf(c_row3, m_row3);
 800155c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	4611      	mov	r1, r2
 8001566:	4618      	mov	r0, r3
 8001568:	f00a fa00 	bl	800b96c <siprintf>

			for (uint8_t i = message_size - 42; i <= 20; i++)
 800156c:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 8001570:	3b2a      	subs	r3, #42	; 0x2a
 8001572:	f887 310a 	strb.w	r3, [r7, #266]	; 0x10a
 8001576:	e00a      	b.n	800158e <print_oled_message+0x6be>
				c_row3[i] = ' ';
 8001578:	f897 310a 	ldrb.w	r3, [r7, #266]	; 0x10a
 800157c:	f107 020c 	add.w	r2, r7, #12
 8001580:	2120      	movs	r1, #32
 8001582:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = message_size - 42; i <= 20; i++)
 8001584:	f897 310a 	ldrb.w	r3, [r7, #266]	; 0x10a
 8001588:	3301      	adds	r3, #1
 800158a:	f887 310a 	strb.w	r3, [r7, #266]	; 0x10a
 800158e:	f897 310a 	ldrb.w	r3, [r7, #266]	; 0x10a
 8001592:	2b14      	cmp	r3, #20
 8001594:	d9f0      	bls.n	8001578 <print_oled_message+0x6a8>

			ssd1306_SetCursor(2, 22);
 8001596:	2116      	movs	r1, #22
 8001598:	2002      	movs	r0, #2
 800159a:	f000 fd1f 	bl	8001fdc <ssd1306_SetCursor>
			ssd1306_WriteString(c_row3,Font_6x8, White);
 800159e:	4a07      	ldr	r2, [pc, #28]	; (80015bc <print_oled_message+0x6ec>)
 80015a0:	f107 000c 	add.w	r0, r7, #12
 80015a4:	2301      	movs	r3, #1
 80015a6:	ca06      	ldmia	r2, {r1, r2}
 80015a8:	f000 fcf2 	bl	8001f90 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80015ac:	f000 fbe2 	bl	8001d74 <ssd1306_UpdateScreen>
 80015b0:	46ad      	mov	sp, r5
		}

}/*End of function print_oled_message*/
 80015b2:	bf00      	nop
 80015b4:	f507 7790 	add.w	r7, r7, #288	; 0x120
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bdb0      	pop	{r4, r5, r7, pc}
 80015bc:	20000000 	.word	0x20000000

080015c0 <esp_ok>:

/** @brief esp_ok, test so the esp is working
@author  Daniel Gripenstedt
@return uint8_t bool*/
bool esp_ok ()
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	; 0x30
 80015c4:	af00      	add	r7, sp, #0
	uint8_t RX_Recive [20];
	uint8_t AT_OK [] = "AT\r\r\n\r\nOK";
 80015c6:	4a27      	ldr	r2, [pc, #156]	; (8001664 <esp_ok+0xa4>)
 80015c8:	f107 030c 	add.w	r3, r7, #12
 80015cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80015ce:	c303      	stmia	r3!, {r0, r1}
 80015d0:	801a      	strh	r2, [r3, #0]
	uint8_t AT [] = "AT\r\n";
 80015d2:	4a25      	ldr	r2, [pc, #148]	; (8001668 <esp_ok+0xa8>)
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015da:	6018      	str	r0, [r3, #0]
 80015dc:	3304      	adds	r3, #4
 80015de:	7019      	strb	r1, [r3, #0]
	HAL_UART_Transmit(&huart4, (uint8_t*)AT, 4, 100);
 80015e0:	1d39      	adds	r1, r7, #4
 80015e2:	2364      	movs	r3, #100	; 0x64
 80015e4:	2204      	movs	r2, #4
 80015e6:	4821      	ldr	r0, [pc, #132]	; (800166c <esp_ok+0xac>)
 80015e8:	f006 fb92 	bl	8007d10 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart4, (uint8_t*)RX_Recive, 20, 1000);
 80015ec:	f107 0118 	add.w	r1, r7, #24
 80015f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f4:	2214      	movs	r2, #20
 80015f6:	481d      	ldr	r0, [pc, #116]	; (800166c <esp_ok+0xac>)
 80015f8:	f006 fc1d 	bl	8007e36 <HAL_UART_Receive>

	for (uint8_t i = 0; i < 9; i++)
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001602:	e023      	b.n	800164c <esp_ok+0x8c>
	{
		if (RX_Recive[i] != AT_OK[i])
 8001604:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001608:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800160c:	4413      	add	r3, r2
 800160e:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001612:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001616:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800161a:	440b      	add	r3, r1
 800161c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001620:	429a      	cmp	r2, r3
 8001622:	d118      	bne.n	8001656 <esp_ok+0x96>
		{
			break;
		}
		if ((RX_Recive[0] == 'A') && (RX_Recive[1] == 'T') && (RX_Recive[7] == 'O') && (RX_Recive[8] == 'K'))
 8001624:	7e3b      	ldrb	r3, [r7, #24]
 8001626:	2b41      	cmp	r3, #65	; 0x41
 8001628:	d10b      	bne.n	8001642 <esp_ok+0x82>
 800162a:	7e7b      	ldrb	r3, [r7, #25]
 800162c:	2b54      	cmp	r3, #84	; 0x54
 800162e:	d108      	bne.n	8001642 <esp_ok+0x82>
 8001630:	7ffb      	ldrb	r3, [r7, #31]
 8001632:	2b4f      	cmp	r3, #79	; 0x4f
 8001634:	d105      	bne.n	8001642 <esp_ok+0x82>
 8001636:	f897 3020 	ldrb.w	r3, [r7, #32]
 800163a:	2b4b      	cmp	r3, #75	; 0x4b
 800163c:	d101      	bne.n	8001642 <esp_ok+0x82>
		{
			return true;
 800163e:	2301      	movs	r3, #1
 8001640:	e00b      	b.n	800165a <esp_ok+0x9a>
	for (uint8_t i = 0; i < 9; i++)
 8001642:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001646:	3301      	adds	r3, #1
 8001648:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800164c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001650:	2b08      	cmp	r3, #8
 8001652:	d9d7      	bls.n	8001604 <esp_ok+0x44>
 8001654:	e000      	b.n	8001658 <esp_ok+0x98>
			break;
 8001656:	bf00      	nop
		}
	}
		return false;
 8001658:	2300      	movs	r3, #0
}/*End of function esp_ok*/
 800165a:	4618      	mov	r0, r3
 800165c:	3730      	adds	r7, #48	; 0x30
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	0800c0cc 	.word	0x0800c0cc
 8001668:	0800bfe4 	.word	0x0800bfe4
 800166c:	200007f0 	.word	0x200007f0

08001670 <message_timer>:
 * to request a message
 * @param uint8_t second, uint8_t prev_second
@author  Daniel Gripenstedt
@return bool*/
bool message_timer (uint8_t second, uint8_t prev_second)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	460a      	mov	r2, r1
 800167a:	71fb      	strb	r3, [r7, #7]
 800167c:	4613      	mov	r3, r2
 800167e:	71bb      	strb	r3, [r7, #6]

	if(second != prev_second)
 8001680:	79fa      	ldrb	r2, [r7, #7]
 8001682:	79bb      	ldrb	r3, [r7, #6]
 8001684:	429a      	cmp	r2, r3
 8001686:	d001      	beq.n	800168c <message_timer+0x1c>
	{
		return true;
 8001688:	2301      	movs	r3, #1
 800168a:	e000      	b.n	800168e <message_timer+0x1e>
	}

	else
	{
		return false;
 800168c:	2300      	movs	r3, #0
	}

}/*End of function message_timer*/
 800168e:	4618      	mov	r0, r3
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
	...

0800169c <esp_error_handler>:
/** @brief esp_error_handler, handle esp error
 * by writing ESP ERROR on the OLED and then reset the MCU
@author  Daniel Gripenstedt
@return void */
void esp_error_handler()
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 80016a0:	2000      	movs	r0, #0
 80016a2:	f000 fb45 	bl	8001d30 <ssd1306_Fill>
	ssd1306_SetCursor(2, 26);
 80016a6:	211a      	movs	r1, #26
 80016a8:	2002      	movs	r0, #2
 80016aa:	f000 fc97 	bl	8001fdc <ssd1306_SetCursor>
	ssd1306_WriteString("ESP ERROR", Font_11x18, White);
 80016ae:	4a08      	ldr	r2, [pc, #32]	; (80016d0 <esp_error_handler+0x34>)
 80016b0:	2301      	movs	r3, #1
 80016b2:	ca06      	ldmia	r2, {r1, r2}
 80016b4:	4807      	ldr	r0, [pc, #28]	; (80016d4 <esp_error_handler+0x38>)
 80016b6:	f000 fc6b 	bl	8001f90 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80016ba:	f000 fb5b 	bl	8001d74 <ssd1306_UpdateScreen>

	HAL_Delay(1000);
 80016be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016c2:	f000 ffe7 	bl	8002694 <HAL_Delay>
	HAL_NVIC_SystemReset();
 80016c6:	f001 f920 	bl	800290a <HAL_NVIC_SystemReset>
}/*End of function esp_error_handler*/
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000008 	.word	0x20000008
 80016d4:	0800c0d8 	.word	0x0800c0d8

080016d8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <MX_QUADSPI_Init+0x44>)
 80016de:	4a10      	ldr	r2, [pc, #64]	; (8001720 <MX_QUADSPI_Init+0x48>)
 80016e0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	; (800171c <MX_QUADSPI_Init+0x44>)
 80016e4:	22ff      	movs	r2, #255	; 0xff
 80016e6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <MX_QUADSPI_Init+0x44>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <MX_QUADSPI_Init+0x44>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <MX_QUADSPI_Init+0x44>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	; (800171c <MX_QUADSPI_Init+0x44>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <MX_QUADSPI_Init+0x44>)
 8001702:	2200      	movs	r2, #0
 8001704:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_QUADSPI_Init+0x44>)
 8001708:	f003 fce8 	bl	80050dc <HAL_QSPI_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001712:	f7ff fb01 	bl	8000d18 <Error_Handler>
  }

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200005d0 	.word	0x200005d0
 8001720:	a0001000 	.word	0xa0001000

08001724 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	; 0x28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a17      	ldr	r2, [pc, #92]	; (80017a0 <HAL_QSPI_MspInit+0x7c>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d128      	bne.n	8001798 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001746:	4b17      	ldr	r3, [pc, #92]	; (80017a4 <HAL_QSPI_MspInit+0x80>)
 8001748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800174a:	4a16      	ldr	r2, [pc, #88]	; (80017a4 <HAL_QSPI_MspInit+0x80>)
 800174c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001750:	6513      	str	r3, [r2, #80]	; 0x50
 8001752:	4b14      	ldr	r3, [pc, #80]	; (80017a4 <HAL_QSPI_MspInit+0x80>)
 8001754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800175e:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <HAL_QSPI_MspInit+0x80>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	4a10      	ldr	r2, [pc, #64]	; (80017a4 <HAL_QSPI_MspInit+0x80>)
 8001764:	f043 0310 	orr.w	r3, r3, #16
 8001768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800176a:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <HAL_QSPI_MspInit+0x80>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176e:	f003 0310 	and.w	r3, r3, #16
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8001776:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800177a:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001784:	2303      	movs	r3, #3
 8001786:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001788:	230a      	movs	r3, #10
 800178a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	4619      	mov	r1, r3
 8001792:	4805      	ldr	r0, [pc, #20]	; (80017a8 <HAL_QSPI_MspInit+0x84>)
 8001794:	f001 f8ca 	bl	800292c <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001798:	bf00      	nop
 800179a:	3728      	adds	r7, #40	; 0x28
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	a0001000 	.word	0xa0001000
 80017a4:	40021000 	.word	0x40021000
 80017a8:	48001000 	.word	0x48001000

080017ac <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80017c0:	2300      	movs	r3, #0
 80017c2:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80017c4:	4b25      	ldr	r3, [pc, #148]	; (800185c <MX_RTC_Init+0xb0>)
 80017c6:	4a26      	ldr	r2, [pc, #152]	; (8001860 <MX_RTC_Init+0xb4>)
 80017c8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80017ca:	4b24      	ldr	r3, [pc, #144]	; (800185c <MX_RTC_Init+0xb0>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80017d0:	4b22      	ldr	r3, [pc, #136]	; (800185c <MX_RTC_Init+0xb0>)
 80017d2:	227f      	movs	r2, #127	; 0x7f
 80017d4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80017d6:	4b21      	ldr	r3, [pc, #132]	; (800185c <MX_RTC_Init+0xb0>)
 80017d8:	22ff      	movs	r2, #255	; 0xff
 80017da:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80017dc:	4b1f      	ldr	r3, [pc, #124]	; (800185c <MX_RTC_Init+0xb0>)
 80017de:	2200      	movs	r2, #0
 80017e0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80017e2:	4b1e      	ldr	r3, [pc, #120]	; (800185c <MX_RTC_Init+0xb0>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80017e8:	4b1c      	ldr	r3, [pc, #112]	; (800185c <MX_RTC_Init+0xb0>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80017ee:	4b1b      	ldr	r3, [pc, #108]	; (800185c <MX_RTC_Init+0xb0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80017f4:	4819      	ldr	r0, [pc, #100]	; (800185c <MX_RTC_Init+0xb0>)
 80017f6:	f005 fcfd 	bl	80071f4 <HAL_RTC_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001800:	f7ff fa8a 	bl	8000d18 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8001804:	2300      	movs	r3, #0
 8001806:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001808:	2300      	movs	r3, #0
 800180a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800180c:	2300      	movs	r3, #0
 800180e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	2201      	movs	r2, #1
 800181c:	4619      	mov	r1, r3
 800181e:	480f      	ldr	r0, [pc, #60]	; (800185c <MX_RTC_Init+0xb0>)
 8001820:	f005 fd66 	bl	80072f0 <HAL_RTC_SetTime>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800182a:	f7ff fa75 	bl	8000d18 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800182e:	2301      	movs	r3, #1
 8001830:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001832:	2301      	movs	r3, #1
 8001834:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001836:	2301      	movs	r3, #1
 8001838:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800183a:	2300      	movs	r3, #0
 800183c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800183e:	463b      	mov	r3, r7
 8001840:	2201      	movs	r2, #1
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_RTC_Init+0xb0>)
 8001846:	f005 fe4c 	bl	80074e2 <HAL_RTC_SetDate>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001850:	f7ff fa62 	bl	8000d18 <Error_Handler>
  }

}
 8001854:	bf00      	nop
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000614 	.word	0x20000614
 8001860:	40002800 	.word	0x40002800

08001864 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a08      	ldr	r2, [pc, #32]	; (8001894 <HAL_RTC_MspInit+0x30>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d107      	bne.n	8001886 <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001876:	4b08      	ldr	r3, [pc, #32]	; (8001898 <HAL_RTC_MspInit+0x34>)
 8001878:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <HAL_RTC_MspInit+0x34>)
 800187e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001882:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40002800 	.word	0x40002800
 8001898:	40021000 	.word	0x40021000

0800189c <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 80018a0:	4b4d      	ldr	r3, [pc, #308]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018a2:	4a4e      	ldr	r2, [pc, #312]	; (80019dc <MX_SAI1_Init+0x140>)
 80018a4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80018a6:	4b4c      	ldr	r3, [pc, #304]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80018ac:	4b4a      	ldr	r3, [pc, #296]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80018b2:	4b49      	ldr	r3, [pc, #292]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018b4:	2240      	movs	r2, #64	; 0x40
 80018b6:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80018b8:	4b47      	ldr	r3, [pc, #284]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80018be:	4b46      	ldr	r3, [pc, #280]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80018c4:	4b44      	ldr	r3, [pc, #272]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80018ca:	4b43      	ldr	r3, [pc, #268]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80018d0:	4b41      	ldr	r3, [pc, #260]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80018d6:	4b40      	ldr	r3, [pc, #256]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80018dc:	4b3e      	ldr	r3, [pc, #248]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018de:	4a40      	ldr	r2, [pc, #256]	; (80019e0 <MX_SAI1_Init+0x144>)
 80018e0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80018e2:	4b3d      	ldr	r3, [pc, #244]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80018e8:	4b3b      	ldr	r3, [pc, #236]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80018ee:	4b3a      	ldr	r3, [pc, #232]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80018f4:	4b38      	ldr	r3, [pc, #224]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80018fa:	4b37      	ldr	r3, [pc, #220]	; (80019d8 <MX_SAI1_Init+0x13c>)
 80018fc:	2208      	movs	r2, #8
 80018fe:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001900:	4b35      	ldr	r3, [pc, #212]	; (80019d8 <MX_SAI1_Init+0x13c>)
 8001902:	2201      	movs	r2, #1
 8001904:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001906:	4b34      	ldr	r3, [pc, #208]	; (80019d8 <MX_SAI1_Init+0x13c>)
 8001908:	2200      	movs	r2, #0
 800190a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800190c:	4b32      	ldr	r3, [pc, #200]	; (80019d8 <MX_SAI1_Init+0x13c>)
 800190e:	2200      	movs	r2, #0
 8001910:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001912:	4b31      	ldr	r3, [pc, #196]	; (80019d8 <MX_SAI1_Init+0x13c>)
 8001914:	2200      	movs	r2, #0
 8001916:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001918:	4b2f      	ldr	r3, [pc, #188]	; (80019d8 <MX_SAI1_Init+0x13c>)
 800191a:	2200      	movs	r2, #0
 800191c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800191e:	4b2e      	ldr	r3, [pc, #184]	; (80019d8 <MX_SAI1_Init+0x13c>)
 8001920:	2200      	movs	r2, #0
 8001922:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001924:	4b2c      	ldr	r3, [pc, #176]	; (80019d8 <MX_SAI1_Init+0x13c>)
 8001926:	2201      	movs	r2, #1
 8001928:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 800192a:	4b2b      	ldr	r3, [pc, #172]	; (80019d8 <MX_SAI1_Init+0x13c>)
 800192c:	2200      	movs	r2, #0
 800192e:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001930:	4829      	ldr	r0, [pc, #164]	; (80019d8 <MX_SAI1_Init+0x13c>)
 8001932:	f005 ff7b 	bl	800782c <HAL_SAI_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 800193c:	f7ff f9ec 	bl	8000d18 <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8001940:	4b28      	ldr	r3, [pc, #160]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001942:	4a29      	ldr	r2, [pc, #164]	; (80019e8 <MX_SAI1_Init+0x14c>)
 8001944:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001946:	4b27      	ldr	r3, [pc, #156]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001948:	2200      	movs	r2, #0
 800194a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800194c:	4b25      	ldr	r3, [pc, #148]	; (80019e4 <MX_SAI1_Init+0x148>)
 800194e:	2203      	movs	r2, #3
 8001950:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001952:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001954:	2240      	movs	r2, #64	; 0x40
 8001956:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001958:	4b22      	ldr	r3, [pc, #136]	; (80019e4 <MX_SAI1_Init+0x148>)
 800195a:	2200      	movs	r2, #0
 800195c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800195e:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001960:	2200      	movs	r2, #0
 8001962:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001964:	4b1f      	ldr	r3, [pc, #124]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001966:	2201      	movs	r2, #1
 8001968:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800196a:	4b1e      	ldr	r3, [pc, #120]	; (80019e4 <MX_SAI1_Init+0x148>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001970:	4b1c      	ldr	r3, [pc, #112]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001976:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001978:	2200      	movs	r2, #0
 800197a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <MX_SAI1_Init+0x148>)
 800197e:	2200      	movs	r2, #0
 8001980:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001982:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001984:	2200      	movs	r2, #0
 8001986:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001988:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <MX_SAI1_Init+0x148>)
 800198a:	2200      	movs	r2, #0
 800198c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001990:	2208      	movs	r2, #8
 8001992:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001994:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <MX_SAI1_Init+0x148>)
 8001996:	2201      	movs	r2, #1
 8001998:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800199a:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <MX_SAI1_Init+0x148>)
 800199c:	2200      	movs	r2, #0
 800199e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80019a0:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <MX_SAI1_Init+0x148>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80019a6:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_SAI1_Init+0x148>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80019ac:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <MX_SAI1_Init+0x148>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_SAI1_Init+0x148>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <MX_SAI1_Init+0x148>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_SAI1_Init+0x148>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80019c4:	4807      	ldr	r0, [pc, #28]	; (80019e4 <MX_SAI1_Init+0x148>)
 80019c6:	f005 ff31 	bl	800782c <HAL_SAI_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 80019d0:	f7ff f9a2 	bl	8000d18 <Error_Handler>
  }

}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200006bc 	.word	0x200006bc
 80019dc:	40015404 	.word	0x40015404
 80019e0:	0002ee00 	.word	0x0002ee00
 80019e4:	20000638 	.word	0x20000638
 80019e8:	40015424 	.word	0x40015424

080019ec <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	; 0x28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a33      	ldr	r2, [pc, #204]	; (8001ac8 <HAL_SAI_MspInit+0xdc>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d135      	bne.n	8001a6a <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80019fe:	4b33      	ldr	r3, [pc, #204]	; (8001acc <HAL_SAI_MspInit+0xe0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10b      	bne.n	8001a1e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001a06:	4b32      	ldr	r3, [pc, #200]	; (8001ad0 <HAL_SAI_MspInit+0xe4>)
 8001a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a0a:	4a31      	ldr	r2, [pc, #196]	; (8001ad0 <HAL_SAI_MspInit+0xe4>)
 8001a0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a10:	6613      	str	r3, [r2, #96]	; 0x60
 8001a12:	4b2f      	ldr	r3, [pc, #188]	; (8001ad0 <HAL_SAI_MspInit+0xe4>)
 8001a14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8001a1e:	4b2b      	ldr	r3, [pc, #172]	; (8001acc <HAL_SAI_MspInit+0xe0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	3301      	adds	r3, #1
 8001a24:	4a29      	ldr	r2, [pc, #164]	; (8001acc <HAL_SAI_MspInit+0xe0>)
 8001a26:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 8001a28:	2374      	movs	r3, #116	; 0x74
 8001a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001a38:	230d      	movs	r3, #13
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	4824      	ldr	r0, [pc, #144]	; (8001ad4 <HAL_SAI_MspInit+0xe8>)
 8001a44:	f000 ff72 	bl	800292c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8001a48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a56:	2300      	movs	r3, #0
 8001a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001a5a:	230d      	movs	r3, #13
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	481b      	ldr	r0, [pc, #108]	; (8001ad4 <HAL_SAI_MspInit+0xe8>)
 8001a66:	f000 ff61 	bl	800292c <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a1a      	ldr	r2, [pc, #104]	; (8001ad8 <HAL_SAI_MspInit+0xec>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d124      	bne.n	8001abe <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8001a74:	4b15      	ldr	r3, [pc, #84]	; (8001acc <HAL_SAI_MspInit+0xe0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10b      	bne.n	8001a94 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001a7c:	4b14      	ldr	r3, [pc, #80]	; (8001ad0 <HAL_SAI_MspInit+0xe4>)
 8001a7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a80:	4a13      	ldr	r2, [pc, #76]	; (8001ad0 <HAL_SAI_MspInit+0xe4>)
 8001a82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a86:	6613      	str	r3, [r2, #96]	; 0x60
 8001a88:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <HAL_SAI_MspInit+0xe4>)
 8001a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001a94:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <HAL_SAI_MspInit+0xe0>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	4a0c      	ldr	r2, [pc, #48]	; (8001acc <HAL_SAI_MspInit+0xe0>)
 8001a9c:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8001a9e:	2380      	movs	r3, #128	; 0x80
 8001aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001aae:	230d      	movs	r3, #13
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4806      	ldr	r0, [pc, #24]	; (8001ad4 <HAL_SAI_MspInit+0xe8>)
 8001aba:	f000 ff37 	bl	800292c <HAL_GPIO_Init>

    }
}
 8001abe:	bf00      	nop
 8001ac0:	3728      	adds	r7, #40	; 0x28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40015404 	.word	0x40015404
 8001acc:	200000dc 	.word	0x200000dc
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	48001000 	.word	0x48001000
 8001ad8:	40015424 	.word	0x40015424

08001adc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001ae0:	4b1b      	ldr	r3, [pc, #108]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001ae2:	4a1c      	ldr	r2, [pc, #112]	; (8001b54 <MX_SPI2_Init+0x78>)
 8001ae4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001ae8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001aec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001aee:	4b18      	ldr	r3, [pc, #96]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001af4:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001af6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001afa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001afc:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b02:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b08:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b0e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b22:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001b28:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b2a:	2207      	movs	r2, #7
 8001b2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b2e:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b36:	2208      	movs	r2, #8
 8001b38:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b3a:	4805      	ldr	r0, [pc, #20]	; (8001b50 <MX_SPI2_Init+0x74>)
 8001b3c:	f006 f810 	bl	8007b60 <HAL_SPI_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001b46:	f7ff f8e7 	bl	8000d18 <Error_Handler>
  }

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000740 	.word	0x20000740
 8001b54:	40003800 	.word	0x40003800

08001b58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <HAL_SPI_MspInit+0x7c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d127      	bne.n	8001bca <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001b7a:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7e:	4a16      	ldr	r2, [pc, #88]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b84:	6593      	str	r3, [r2, #88]	; 0x58
 8001b86:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8e:	613b      	str	r3, [r7, #16]
 8001b90:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b92:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b96:	4a10      	ldr	r2, [pc, #64]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001b98:	f043 0308 	orr.w	r3, r3, #8
 8001b9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_SPI_MspInit+0x80>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba2:	f003 0308 	and.w	r3, r3, #8
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001baa:	231a      	movs	r3, #26
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bba:	2305      	movs	r3, #5
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4805      	ldr	r0, [pc, #20]	; (8001bdc <HAL_SPI_MspInit+0x84>)
 8001bc6:	f000 feb1 	bl	800292c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	; 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40003800 	.word	0x40003800
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	48000c00 	.word	0x48000c00

08001be0 <ssd1306_Reset>:
#include "ssd1306.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
	/* for I2C - do nothing */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
	...

08001bf0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af04      	add	r7, sp, #16
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfe:	9302      	str	r3, [sp, #8]
 8001c00:	2301      	movs	r3, #1
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	1dfb      	adds	r3, r7, #7
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2301      	movs	r3, #1
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2178      	movs	r1, #120	; 0x78
 8001c0e:	4803      	ldr	r0, [pc, #12]	; (8001c1c <ssd1306_WriteCommand+0x2c>)
 8001c10:	f002 fcfc 	bl	800460c <HAL_I2C_Mem_Write>
}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	200004fc 	.word	0x200004fc

08001c20 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af04      	add	r7, sp, #16
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8001c32:	9202      	str	r2, [sp, #8]
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	2240      	movs	r2, #64	; 0x40
 8001c3e:	2178      	movs	r1, #120	; 0x78
 8001c40:	4803      	ldr	r0, [pc, #12]	; (8001c50 <ssd1306_WriteData+0x30>)
 8001c42:	f002 fce3 	bl	800460c <HAL_I2C_Mem_Write>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200004fc 	.word	0x200004fc

08001c54 <ssd1306_Init>:

// Screen object
static SSD1306_t SSD1306;

// Initialize the oled screen
void ssd1306_Init(void) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
	// Reset OLED
	ssd1306_Reset();
 8001c58:	f7ff ffc2 	bl	8001be0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001c5c:	2064      	movs	r0, #100	; 0x64
 8001c5e:	f000 fd19 	bl	8002694 <HAL_Delay>

    // Init OLED
    ssd1306_WriteCommand(0xAE); //display off
 8001c62:	20ae      	movs	r0, #174	; 0xae
 8001c64:	f7ff ffc4 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001c68:	2020      	movs	r0, #32
 8001c6a:	f7ff ffc1 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f7ff ffbe 	bl	8001bf0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001c74:	20b0      	movs	r0, #176	; 0xb0
 8001c76:	f7ff ffbb 	bl	8001bf0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001c7a:	20c8      	movs	r0, #200	; 0xc8
 8001c7c:	f7ff ffb8 	bl	8001bf0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001c80:	2000      	movs	r0, #0
 8001c82:	f7ff ffb5 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001c86:	2010      	movs	r0, #16
 8001c88:	f7ff ffb2 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001c8c:	2040      	movs	r0, #64	; 0x40
 8001c8e:	f7ff ffaf 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 8001c92:	2081      	movs	r0, #129	; 0x81
 8001c94:	f7ff ffac 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 8001c98:	20ff      	movs	r0, #255	; 0xff
 8001c9a:	f7ff ffa9 	bl	8001bf0 <ssd1306_WriteCommand>


#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001c9e:	20a1      	movs	r0, #161	; 0xa1
 8001ca0:	f7ff ffa6 	bl	8001bf0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001ca4:	20a6      	movs	r0, #166	; 0xa6
 8001ca6:	f7ff ffa3 	bl	8001bf0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001caa:	20a8      	movs	r0, #168	; 0xa8
 8001cac:	f7ff ffa0 	bl	8001bf0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001cb0:	203f      	movs	r0, #63	; 0x3f
 8001cb2:	f7ff ff9d 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001cb6:	20a4      	movs	r0, #164	; 0xa4
 8001cb8:	f7ff ff9a 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001cbc:	20d3      	movs	r0, #211	; 0xd3
 8001cbe:	f7ff ff97 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f7ff ff94 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001cc8:	20d5      	movs	r0, #213	; 0xd5
 8001cca:	f7ff ff91 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001cce:	20f0      	movs	r0, #240	; 0xf0
 8001cd0:	f7ff ff8e 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001cd4:	20d9      	movs	r0, #217	; 0xd9
 8001cd6:	f7ff ff8b 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001cda:	2022      	movs	r0, #34	; 0x22
 8001cdc:	f7ff ff88 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001ce0:	20da      	movs	r0, #218	; 0xda
 8001ce2:	f7ff ff85 	bl	8001bf0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001ce6:	2012      	movs	r0, #18
 8001ce8:	f7ff ff82 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001cec:	20db      	movs	r0, #219	; 0xdb
 8001cee:	f7ff ff7f 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001cf2:	2020      	movs	r0, #32
 8001cf4:	f7ff ff7c 	bl	8001bf0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001cf8:	208d      	movs	r0, #141	; 0x8d
 8001cfa:	f7ff ff79 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001cfe:	2014      	movs	r0, #20
 8001d00:	f7ff ff76 	bl	8001bf0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8001d04:	20af      	movs	r0, #175	; 0xaf
 8001d06:	f7ff ff73 	bl	8001bf0 <ssd1306_WriteCommand>

    // Clear screen
    ssd1306_Fill(Black);
 8001d0a:	2000      	movs	r0, #0
 8001d0c:	f000 f810 	bl	8001d30 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001d10:	f000 f830 	bl	8001d74 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <ssd1306_Init+0xd8>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001d1a:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <ssd1306_Init+0xd8>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001d20:	4b02      	ldr	r3, [pc, #8]	; (8001d2c <ssd1306_Init+0xd8>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	715a      	strb	r2, [r3, #5]
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200004e0 	.word	0x200004e0

08001d30 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	e00d      	b.n	8001d5c <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <ssd1306_Fill+0x1a>
 8001d46:	2100      	movs	r1, #0
 8001d48:	e000      	b.n	8001d4c <ssd1306_Fill+0x1c>
 8001d4a:	21ff      	movs	r1, #255	; 0xff
 8001d4c:	4a08      	ldr	r2, [pc, #32]	; (8001d70 <ssd1306_Fill+0x40>)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4413      	add	r3, r2
 8001d52:	460a      	mov	r2, r1
 8001d54:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d62:	d3ed      	bcc.n	8001d40 <ssd1306_Fill+0x10>
    }
}
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	200000e0 	.word	0x200000e0

08001d74 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	e016      	b.n	8001dae <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	3b50      	subs	r3, #80	; 0x50
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ff32 	bl	8001bf0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f7ff ff2f 	bl	8001bf0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8001d92:	2010      	movs	r0, #16
 8001d94:	f7ff ff2c 	bl	8001bf0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	01db      	lsls	r3, r3, #7
 8001d9c:	4a07      	ldr	r2, [pc, #28]	; (8001dbc <ssd1306_UpdateScreen+0x48>)
 8001d9e:	4413      	add	r3, r2
 8001da0:	2180      	movs	r1, #128	; 0x80
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff ff3c 	bl	8001c20 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	3301      	adds	r3, #1
 8001dac:	71fb      	strb	r3, [r7, #7]
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	2b07      	cmp	r3, #7
 8001db2:	d9e5      	bls.n	8001d80 <ssd1306_UpdateScreen+0xc>
    }
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	200000e0 	.word	0x200000e0

08001dc0 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	71fb      	strb	r3, [r7, #7]
 8001dca:	460b      	mov	r3, r1
 8001dcc:	71bb      	strb	r3, [r7, #6]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	db48      	blt.n	8001e6c <ssd1306_DrawPixel+0xac>
 8001dda:	79bb      	ldrb	r3, [r7, #6]
 8001ddc:	2b3f      	cmp	r3, #63	; 0x3f
 8001dde:	d845      	bhi.n	8001e6c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8001de0:	4b25      	ldr	r3, [pc, #148]	; (8001e78 <ssd1306_DrawPixel+0xb8>)
 8001de2:	791b      	ldrb	r3, [r3, #4]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d006      	beq.n	8001df6 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8001de8:	797b      	ldrb	r3, [r7, #5]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	bf0c      	ite	eq
 8001dee:	2301      	moveq	r3, #1
 8001df0:	2300      	movne	r3, #0
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 8001df6:	797b      	ldrb	r3, [r7, #5]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d11a      	bne.n	8001e32 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001dfc:	79fa      	ldrb	r2, [r7, #7]
 8001dfe:	79bb      	ldrb	r3, [r7, #6]
 8001e00:	08db      	lsrs	r3, r3, #3
 8001e02:	b2d8      	uxtb	r0, r3
 8001e04:	4603      	mov	r3, r0
 8001e06:	01db      	lsls	r3, r3, #7
 8001e08:	4413      	add	r3, r2
 8001e0a:	4a1c      	ldr	r2, [pc, #112]	; (8001e7c <ssd1306_DrawPixel+0xbc>)
 8001e0c:	5cd3      	ldrb	r3, [r2, r3]
 8001e0e:	b25a      	sxtb	r2, r3
 8001e10:	79bb      	ldrb	r3, [r7, #6]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	2101      	movs	r1, #1
 8001e18:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1c:	b25b      	sxtb	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b259      	sxtb	r1, r3
 8001e22:	79fa      	ldrb	r2, [r7, #7]
 8001e24:	4603      	mov	r3, r0
 8001e26:	01db      	lsls	r3, r3, #7
 8001e28:	4413      	add	r3, r2
 8001e2a:	b2c9      	uxtb	r1, r1
 8001e2c:	4a13      	ldr	r2, [pc, #76]	; (8001e7c <ssd1306_DrawPixel+0xbc>)
 8001e2e:	54d1      	strb	r1, [r2, r3]
 8001e30:	e01d      	b.n	8001e6e <ssd1306_DrawPixel+0xae>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001e32:	79fa      	ldrb	r2, [r7, #7]
 8001e34:	79bb      	ldrb	r3, [r7, #6]
 8001e36:	08db      	lsrs	r3, r3, #3
 8001e38:	b2d8      	uxtb	r0, r3
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	01db      	lsls	r3, r3, #7
 8001e3e:	4413      	add	r3, r2
 8001e40:	4a0e      	ldr	r2, [pc, #56]	; (8001e7c <ssd1306_DrawPixel+0xbc>)
 8001e42:	5cd3      	ldrb	r3, [r2, r3]
 8001e44:	b25a      	sxtb	r2, r3
 8001e46:	79bb      	ldrb	r3, [r7, #6]
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e52:	b25b      	sxtb	r3, r3
 8001e54:	43db      	mvns	r3, r3
 8001e56:	b25b      	sxtb	r3, r3
 8001e58:	4013      	ands	r3, r2
 8001e5a:	b259      	sxtb	r1, r3
 8001e5c:	79fa      	ldrb	r2, [r7, #7]
 8001e5e:	4603      	mov	r3, r0
 8001e60:	01db      	lsls	r3, r3, #7
 8001e62:	4413      	add	r3, r2
 8001e64:	b2c9      	uxtb	r1, r1
 8001e66:	4a05      	ldr	r2, [pc, #20]	; (8001e7c <ssd1306_DrawPixel+0xbc>)
 8001e68:	54d1      	strb	r1, [r2, r3]
 8001e6a:	e000      	b.n	8001e6e <ssd1306_DrawPixel+0xae>
        return;
 8001e6c:	bf00      	nop
    }
}
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	200004e0 	.word	0x200004e0
 8001e7c:	200000e0 	.word	0x200000e0

08001e80 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001e80:	b590      	push	{r4, r7, lr}
 8001e82:	b089      	sub	sp, #36	; 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4604      	mov	r4, r0
 8001e88:	1d38      	adds	r0, r7, #4
 8001e8a:	e880 0006 	stmia.w	r0, {r1, r2}
 8001e8e:	461a      	mov	r2, r3
 8001e90:	4623      	mov	r3, r4
 8001e92:	73fb      	strb	r3, [r7, #15]
 8001e94:	4613      	mov	r3, r2
 8001e96:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
 8001e9a:	2b1f      	cmp	r3, #31
 8001e9c:	d902      	bls.n	8001ea4 <ssd1306_WriteChar+0x24>
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ea0:	2b7e      	cmp	r3, #126	; 0x7e
 8001ea2:	d901      	bls.n	8001ea8 <ssd1306_WriteChar+0x28>
        return 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	e06d      	b.n	8001f84 <ssd1306_WriteChar+0x104>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001ea8:	4b38      	ldr	r3, [pc, #224]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	461a      	mov	r2, r3
 8001eae:	793b      	ldrb	r3, [r7, #4]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	2b80      	cmp	r3, #128	; 0x80
 8001eb4:	dc06      	bgt.n	8001ec4 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001eb6:	4b35      	ldr	r3, [pc, #212]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001eb8:	885b      	ldrh	r3, [r3, #2]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	797b      	ldrb	r3, [r7, #5]
 8001ebe:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001ec0:	2b40      	cmp	r3, #64	; 0x40
 8001ec2:	dd01      	ble.n	8001ec8 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e05d      	b.n	8001f84 <ssd1306_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61fb      	str	r3, [r7, #28]
 8001ecc:	e04c      	b.n	8001f68 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
 8001ed2:	3b20      	subs	r3, #32
 8001ed4:	7979      	ldrb	r1, [r7, #5]
 8001ed6:	fb01 f303 	mul.w	r3, r1, r3
 8001eda:	4619      	mov	r1, r3
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	440b      	add	r3, r1
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	4413      	add	r3, r2
 8001ee4:	881b      	ldrh	r3, [r3, #0]
 8001ee6:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001ee8:	2300      	movs	r3, #0
 8001eea:	61bb      	str	r3, [r7, #24]
 8001eec:	e034      	b.n	8001f58 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d012      	beq.n	8001f24 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001efe:	4b23      	ldr	r3, [pc, #140]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	4413      	add	r3, r2
 8001f0a:	b2d8      	uxtb	r0, r3
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001f0e:	885b      	ldrh	r3, [r3, #2]
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	4413      	add	r3, r2
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	7bba      	ldrb	r2, [r7, #14]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f7ff ff4f 	bl	8001dc0 <ssd1306_DrawPixel>
 8001f22:	e016      	b.n	8001f52 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001f24:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001f26:	881b      	ldrh	r3, [r3, #0]
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	4413      	add	r3, r2
 8001f30:	b2d8      	uxtb	r0, r3
 8001f32:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001f34:	885b      	ldrh	r3, [r3, #2]
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	b2d9      	uxtb	r1, r3
 8001f40:	7bbb      	ldrb	r3, [r7, #14]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bf0c      	ite	eq
 8001f46:	2301      	moveq	r3, #1
 8001f48:	2300      	movne	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	f7ff ff37 	bl	8001dc0 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	3301      	adds	r3, #1
 8001f56:	61bb      	str	r3, [r7, #24]
 8001f58:	793b      	ldrb	r3, [r7, #4]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d3c5      	bcc.n	8001eee <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3301      	adds	r3, #1
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	797b      	ldrb	r3, [r7, #5]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d3ad      	bcc.n	8001ece <ssd1306_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001f74:	881a      	ldrh	r2, [r3, #0]
 8001f76:	793b      	ldrb	r3, [r7, #4]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <ssd1306_WriteChar+0x10c>)
 8001f80:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3724      	adds	r7, #36	; 0x24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd90      	pop	{r4, r7, pc}
 8001f8c:	200004e0 	.word	0x200004e0

08001f90 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	1d38      	adds	r0, r7, #4
 8001f9a:	e880 0006 	stmia.w	r0, {r1, r2}
 8001f9e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001fa0:	e012      	b.n	8001fc8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	7818      	ldrb	r0, [r3, #0]
 8001fa6:	78fb      	ldrb	r3, [r7, #3]
 8001fa8:	1d3a      	adds	r2, r7, #4
 8001faa:	ca06      	ldmia	r2, {r1, r2}
 8001fac:	f7ff ff68 	bl	8001e80 <ssd1306_WriteChar>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d002      	beq.n	8001fc2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	e008      	b.n	8001fd4 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e8      	bne.n	8001fa2 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	781b      	ldrb	r3, [r3, #0]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	460a      	mov	r2, r1
 8001fe6:	71fb      	strb	r3, [r7, #7]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001fec:	79fb      	ldrb	r3, [r7, #7]
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	4b05      	ldr	r3, [pc, #20]	; (8002008 <ssd1306_SetCursor+0x2c>)
 8001ff2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001ff4:	79bb      	ldrb	r3, [r7, #6]
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	4b03      	ldr	r3, [pc, #12]	; (8002008 <ssd1306_SetCursor+0x2c>)
 8001ffa:	805a      	strh	r2, [r3, #2]
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	200004e0 	.word	0x200004e0

0800200c <BSP_LED_Init>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Init(Led_TypeDef Led)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08a      	sub	sp, #40	; 0x28
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10c      	bne.n	8002036 <BSP_LED_Init+0x2a>
 800201c:	4b1f      	ldr	r3, [pc, #124]	; (800209c <BSP_LED_Init+0x90>)
 800201e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002020:	4a1e      	ldr	r2, [pc, #120]	; (800209c <BSP_LED_Init+0x90>)
 8002022:	f043 0302 	orr.w	r3, r3, #2
 8002026:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002028:	4b1c      	ldr	r3, [pc, #112]	; (800209c <BSP_LED_Init+0x90>)
 800202a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	e00e      	b.n	8002054 <BSP_LED_Init+0x48>
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d10b      	bne.n	8002054 <BSP_LED_Init+0x48>
 800203c:	4b17      	ldr	r3, [pc, #92]	; (800209c <BSP_LED_Init+0x90>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002040:	4a16      	ldr	r2, [pc, #88]	; (800209c <BSP_LED_Init+0x90>)
 8002042:	f043 0310 	orr.w	r3, r3, #16
 8002046:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002048:	4b14      	ldr	r3, [pc, #80]	; (800209c <BSP_LED_Init+0x90>)
 800204a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204c:	f003 0310 	and.w	r3, r3, #16
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.Pin = LED_PIN[Led];
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <BSP_LED_Init+0x94>)
 8002058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800205c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800205e:	2301      	movs	r3, #1
 8002060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStructure);
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	4a0d      	ldr	r2, [pc, #52]	; (80020a4 <BSP_LED_Init+0x98>)
 800206e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002072:	f107 0214 	add.w	r2, r7, #20
 8002076:	4611      	mov	r1, r2
 8002078:	4618      	mov	r0, r3
 800207a:	f000 fc57 	bl	800292c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], GPIO_InitStructure.Pin, GPIO_PIN_RESET);
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	4a08      	ldr	r2, [pc, #32]	; (80020a4 <BSP_LED_Init+0x98>)
 8002082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002086:	697a      	ldr	r2, [r7, #20]
 8002088:	b291      	uxth	r1, r2
 800208a:	2200      	movs	r2, #0
 800208c:	4618      	mov	r0, r3
 800208e:	f000 fdf5 	bl	8002c7c <HAL_GPIO_WritePin>
}
 8002092:	bf00      	nop
 8002094:	3728      	adds	r7, #40	; 0x28
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000
 80020a0:	0800d45c 	.word	0x0800d45c
 80020a4:	20000010 	.word	0x20000010

080020a8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80020ac:	4b19      	ldr	r3, [pc, #100]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020ae:	4a1a      	ldr	r2, [pc, #104]	; (8002118 <BSP_LCD_GLASS_Init+0x70>)
 80020b0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80020b2:	4b18      	ldr	r3, [pc, #96]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80020b8:	4b16      	ldr	r3, [pc, #88]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020ba:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80020be:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80020c0:	4b14      	ldr	r3, [pc, #80]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020c2:	220c      	movs	r2, #12
 80020c4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80020c6:	4b13      	ldr	r3, [pc, #76]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020c8:	2240      	movs	r2, #64	; 0x40
 80020ca:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80020cc:	4b11      	ldr	r3, [pc, #68]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80020d2:	4b10      	ldr	r3, [pc, #64]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020d4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80020d8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80020da:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020dc:	2200      	movs	r2, #0
 80020de:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80020e0:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020e2:	2240      	movs	r2, #64	; 0x40
 80020e4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80020e6:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80020ec:	4b09      	ldr	r3, [pc, #36]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80020f2:	4b08      	ldr	r3, [pc, #32]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020f4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020f8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002100:	4804      	ldr	r0, [pc, #16]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 8002102:	f000 f815 	bl	8002130 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002106:	4803      	ldr	r0, [pc, #12]	; (8002114 <BSP_LCD_GLASS_Init+0x6c>)
 8002108:	f002 fdf4 	bl	8004cf4 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800210c:	f000 f806 	bl	800211c <BSP_LCD_GLASS_Clear>
}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200007b4 	.word	0x200007b4
 8002118:	40002400 	.word	0x40002400

0800211c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002120:	4802      	ldr	r0, [pc, #8]	; (800212c <BSP_LCD_GLASS_Clear+0x10>)
 8002122:	f002 fea7 	bl	8004e74 <HAL_LCD_Clear>
}
 8002126:	bf00      	nop
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	200007b4 	.word	0x200007b4

08002130 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b0c0      	sub	sp, #256	; 0x100
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002138:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002148:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800214c:	2244      	movs	r2, #68	; 0x44
 800214e:	2100      	movs	r1, #0
 8002150:	4618      	mov	r0, r3
 8002152:	f009 fb4b 	bl	800b7ec <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8002156:	f107 0320 	add.w	r3, r7, #32
 800215a:	2288      	movs	r2, #136	; 0x88
 800215c:	2100      	movs	r1, #0
 800215e:	4618      	mov	r0, r3
 8002160:	f009 fb44 	bl	800b7ec <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002164:	4b51      	ldr	r3, [pc, #324]	; (80022ac <LCD_MspInit+0x17c>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002168:	4a50      	ldr	r2, [pc, #320]	; (80022ac <LCD_MspInit+0x17c>)
 800216a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800216e:	6593      	str	r3, [r2, #88]	; 0x58
 8002170:	4b4e      	ldr	r3, [pc, #312]	; (80022ac <LCD_MspInit+0x17c>)
 8002172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002178:	61fb      	str	r3, [r7, #28]
 800217a:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 800217c:	2304      	movs	r3, #4
 800217e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8002182:	2300      	movs	r3, #0
 8002184:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002188:	2301      	movs	r3, #1
 800218a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800218e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002192:	4618      	mov	r0, r3
 8002194:	f003 f86a 	bl	800526c <HAL_RCC_OscConfig>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d000      	beq.n	80021a0 <LCD_MspInit+0x70>
  {
    while (1);
 800219e:	e7fe      	b.n	800219e <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80021a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021a4:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80021a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80021ae:	f107 0320 	add.w	r3, r7, #32
 80021b2:	4618      	mov	r0, r3
 80021b4:	f003 fe0e 	bl	8005dd4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b8:	4b3c      	ldr	r3, [pc, #240]	; (80022ac <LCD_MspInit+0x17c>)
 80021ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021bc:	4a3b      	ldr	r2, [pc, #236]	; (80022ac <LCD_MspInit+0x17c>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021c4:	4b39      	ldr	r3, [pc, #228]	; (80022ac <LCD_MspInit+0x17c>)
 80021c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	61bb      	str	r3, [r7, #24]
 80021ce:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d0:	4b36      	ldr	r3, [pc, #216]	; (80022ac <LCD_MspInit+0x17c>)
 80021d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d4:	4a35      	ldr	r2, [pc, #212]	; (80022ac <LCD_MspInit+0x17c>)
 80021d6:	f043 0302 	orr.w	r3, r3, #2
 80021da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021dc:	4b33      	ldr	r3, [pc, #204]	; (80022ac <LCD_MspInit+0x17c>)
 80021de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e8:	4b30      	ldr	r3, [pc, #192]	; (80022ac <LCD_MspInit+0x17c>)
 80021ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ec:	4a2f      	ldr	r2, [pc, #188]	; (80022ac <LCD_MspInit+0x17c>)
 80021ee:	f043 0304 	orr.w	r3, r3, #4
 80021f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021f4:	4b2d      	ldr	r3, [pc, #180]	; (80022ac <LCD_MspInit+0x17c>)
 80021f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	613b      	str	r3, [r7, #16]
 80021fe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002200:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <LCD_MspInit+0x17c>)
 8002202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002204:	4a29      	ldr	r2, [pc, #164]	; (80022ac <LCD_MspInit+0x17c>)
 8002206:	f043 0308 	orr.w	r3, r3, #8
 800220a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800220c:	4b27      	ldr	r3, [pc, #156]	; (80022ac <LCD_MspInit+0x17c>)
 800220e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002210:	f003 0308 	and.w	r3, r3, #8
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002218:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800221c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002220:	2302      	movs	r3, #2
 8002222:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800222c:	2303      	movs	r3, #3
 800222e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002232:	230b      	movs	r3, #11
 8002234:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002238:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800223c:	4619      	mov	r1, r3
 800223e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002242:	f000 fb73 	bl	800292c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002246:	f24f 2333 	movw	r3, #62003	; 0xf233
 800224a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800224e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002252:	4619      	mov	r1, r3
 8002254:	4816      	ldr	r0, [pc, #88]	; (80022b0 <LCD_MspInit+0x180>)
 8002256:	f000 fb69 	bl	800292c <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800225a:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800225e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002262:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002266:	4619      	mov	r1, r3
 8002268:	4812      	ldr	r0, [pc, #72]	; (80022b4 <LCD_MspInit+0x184>)
 800226a:	f000 fb5f 	bl	800292c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 800226e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002272:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8002276:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800227a:	4619      	mov	r1, r3
 800227c:	480e      	ldr	r0, [pc, #56]	; (80022b8 <LCD_MspInit+0x188>)
 800227e:	f000 fb55 	bl	800292c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002282:	2002      	movs	r0, #2
 8002284:	f000 fa06 	bl	8002694 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <LCD_MspInit+0x17c>)
 800228a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228c:	4a07      	ldr	r2, [pc, #28]	; (80022ac <LCD_MspInit+0x17c>)
 800228e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002292:	6593      	str	r3, [r2, #88]	; 0x58
 8002294:	4b05      	ldr	r3, [pc, #20]	; (80022ac <LCD_MspInit+0x17c>)
 8002296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002298:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800229c:	60bb      	str	r3, [r7, #8]
 800229e:	68bb      	ldr	r3, [r7, #8]
}
 80022a0:	bf00      	nop
 80022a2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40021000 	.word	0x40021000
 80022b0:	48000400 	.word	0x48000400
 80022b4:	48000800 	.word	0x48000800
 80022b8:	48000c00 	.word	0x48000c00

080022bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c2:	4b0f      	ldr	r3, [pc, #60]	; (8002300 <HAL_MspInit+0x44>)
 80022c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c6:	4a0e      	ldr	r2, [pc, #56]	; (8002300 <HAL_MspInit+0x44>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6613      	str	r3, [r2, #96]	; 0x60
 80022ce:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <HAL_MspInit+0x44>)
 80022d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022da:	4b09      	ldr	r3, [pc, #36]	; (8002300 <HAL_MspInit+0x44>)
 80022dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022de:	4a08      	ldr	r2, [pc, #32]	; (8002300 <HAL_MspInit+0x44>)
 80022e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e4:	6593      	str	r3, [r2, #88]	; 0x58
 80022e6:	4b06      	ldr	r3, [pc, #24]	; (8002300 <HAL_MspInit+0x44>)
 80022e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ee:	603b      	str	r3, [r7, #0]
 80022f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000

08002304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	ssd1306_Fill(Black);
 8002318:	2000      	movs	r0, #0
 800231a:	f7ff fd09 	bl	8001d30 <ssd1306_Fill>
	ssd1306_SetCursor(2, 26);
 800231e:	211a      	movs	r1, #26
 8002320:	2002      	movs	r0, #2
 8002322:	f7ff fe5b 	bl	8001fdc <ssd1306_SetCursor>
	ssd1306_WriteString("HARDWARE ERROR", Font_11x18, White);
 8002326:	4a07      	ldr	r2, [pc, #28]	; (8002344 <HardFault_Handler+0x30>)
 8002328:	2301      	movs	r3, #1
 800232a:	ca06      	ldmia	r2, {r1, r2}
 800232c:	4806      	ldr	r0, [pc, #24]	; (8002348 <HardFault_Handler+0x34>)
 800232e:	f7ff fe2f 	bl	8001f90 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002332:	f7ff fd1f 	bl	8001d74 <ssd1306_UpdateScreen>

	HAL_Delay(1000);
 8002336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800233a:	f000 f9ab 	bl	8002694 <HAL_Delay>
	HAL_NVIC_SystemReset();
 800233e:	f000 fae4 	bl	800290a <HAL_NVIC_SystemReset>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002342:	e7fe      	b.n	8002342 <HardFault_Handler+0x2e>
 8002344:	20000008 	.word	0x20000008
 8002348:	0800c0fc 	.word	0x0800c0fc

0800234c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002350:	e7fe      	b.n	8002350 <MemManage_Handler+0x4>

08002352 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002356:	e7fe      	b.n	8002356 <BusFault_Handler+0x4>

08002358 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800235c:	e7fe      	b.n	800235c <UsageFault_Handler+0x4>

0800235e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800237a:	b480      	push	{r7}
 800237c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800238c:	f000 f964 	bl	8002658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}

08002394 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002398:	4802      	ldr	r0, [pc, #8]	; (80023a4 <OTG_FS_IRQHandler+0x10>)
 800239a:	f000 ff09 	bl	80031b0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000c40 	.word	0x20000c40

080023a8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <_sbrk+0x50>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d102      	bne.n	80023be <_sbrk+0x16>
		heap_end = &end;
 80023b8:	4b0f      	ldr	r3, [pc, #60]	; (80023f8 <_sbrk+0x50>)
 80023ba:	4a10      	ldr	r2, [pc, #64]	; (80023fc <_sbrk+0x54>)
 80023bc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80023be:	4b0e      	ldr	r3, [pc, #56]	; (80023f8 <_sbrk+0x50>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <_sbrk+0x50>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4413      	add	r3, r2
 80023cc:	466a      	mov	r2, sp
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d907      	bls.n	80023e2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80023d2:	f009 f9ad 	bl	800b730 <__errno>
 80023d6:	4602      	mov	r2, r0
 80023d8:	230c      	movs	r3, #12
 80023da:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80023dc:	f04f 33ff 	mov.w	r3, #4294967295
 80023e0:	e006      	b.n	80023f0 <_sbrk+0x48>
	}

	heap_end += incr;
 80023e2:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <_sbrk+0x50>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	4a03      	ldr	r2, [pc, #12]	; (80023f8 <_sbrk+0x50>)
 80023ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80023ee:	68fb      	ldr	r3, [r7, #12]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	200004e8 	.word	0x200004e8
 80023fc:	20000f08 	.word	0x20000f08

08002400 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002404:	4b17      	ldr	r3, [pc, #92]	; (8002464 <SystemInit+0x64>)
 8002406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240a:	4a16      	ldr	r2, [pc, #88]	; (8002464 <SystemInit+0x64>)
 800240c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002410:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002414:	4b14      	ldr	r3, [pc, #80]	; (8002468 <SystemInit+0x68>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a13      	ldr	r2, [pc, #76]	; (8002468 <SystemInit+0x68>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <SystemInit+0x68>)
 8002422:	2200      	movs	r2, #0
 8002424:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002426:	4b10      	ldr	r3, [pc, #64]	; (8002468 <SystemInit+0x68>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a0f      	ldr	r2, [pc, #60]	; (8002468 <SystemInit+0x68>)
 800242c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002430:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002434:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002436:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <SystemInit+0x68>)
 8002438:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800243c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800243e:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <SystemInit+0x68>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a09      	ldr	r2, [pc, #36]	; (8002468 <SystemInit+0x68>)
 8002444:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002448:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800244a:	4b07      	ldr	r3, [pc, #28]	; (8002468 <SystemInit+0x68>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002450:	4b04      	ldr	r3, [pc, #16]	; (8002464 <SystemInit+0x64>)
 8002452:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002456:	609a      	str	r2, [r3, #8]
#endif
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	e000ed00 	.word	0xe000ed00
 8002468:	40021000 	.word	0x40021000

0800246c <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8002470:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <MX_UART4_Init+0x58>)
 8002472:	4a15      	ldr	r2, [pc, #84]	; (80024c8 <MX_UART4_Init+0x5c>)
 8002474:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002476:	4b13      	ldr	r3, [pc, #76]	; (80024c4 <MX_UART4_Init+0x58>)
 8002478:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800247c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_UART4_Init+0x58>)
 8002480:	2200      	movs	r2, #0
 8002482:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <MX_UART4_Init+0x58>)
 8002486:	2200      	movs	r2, #0
 8002488:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <MX_UART4_Init+0x58>)
 800248c:	2200      	movs	r2, #0
 800248e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002490:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <MX_UART4_Init+0x58>)
 8002492:	220c      	movs	r2, #12
 8002494:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002496:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <MX_UART4_Init+0x58>)
 8002498:	2200      	movs	r2, #0
 800249a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800249c:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <MX_UART4_Init+0x58>)
 800249e:	2200      	movs	r2, #0
 80024a0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024a2:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <MX_UART4_Init+0x58>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <MX_UART4_Init+0x58>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80024ae:	4805      	ldr	r0, [pc, #20]	; (80024c4 <MX_UART4_Init+0x58>)
 80024b0:	f005 fbe0 	bl	8007c74 <HAL_UART_Init>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80024ba:	f7fe fc2d 	bl	8000d18 <Error_Handler>
  }

}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200007f0 	.word	0x200007f0
 80024c8:	40004c00 	.word	0x40004c00

080024cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	; 0x28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d4:	f107 0314 	add.w	r3, r7, #20
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a17      	ldr	r2, [pc, #92]	; (8002548 <HAL_UART_MspInit+0x7c>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d128      	bne.n	8002540 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80024ee:	4b17      	ldr	r3, [pc, #92]	; (800254c <HAL_UART_MspInit+0x80>)
 80024f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f2:	4a16      	ldr	r2, [pc, #88]	; (800254c <HAL_UART_MspInit+0x80>)
 80024f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80024f8:	6593      	str	r3, [r2, #88]	; 0x58
 80024fa:	4b14      	ldr	r3, [pc, #80]	; (800254c <HAL_UART_MspInit+0x80>)
 80024fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002506:	4b11      	ldr	r3, [pc, #68]	; (800254c <HAL_UART_MspInit+0x80>)
 8002508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250a:	4a10      	ldr	r2, [pc, #64]	; (800254c <HAL_UART_MspInit+0x80>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002512:	4b0e      	ldr	r3, [pc, #56]	; (800254c <HAL_UART_MspInit+0x80>)
 8002514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800251e:	2303      	movs	r3, #3
 8002520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002522:	2302      	movs	r3, #2
 8002524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002526:	2300      	movs	r3, #0
 8002528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800252a:	2303      	movs	r3, #3
 800252c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800252e:	2308      	movs	r3, #8
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002532:	f107 0314 	add.w	r3, r7, #20
 8002536:	4619      	mov	r1, r3
 8002538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800253c:	f000 f9f6 	bl	800292c <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8002540:	bf00      	nop
 8002542:	3728      	adds	r7, #40	; 0x28
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40004c00 	.word	0x40004c00
 800254c:	40021000 	.word	0x40021000

08002550 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002588 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002554:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002556:	e003      	b.n	8002560 <LoopCopyDataInit>

08002558 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002558:	4b0c      	ldr	r3, [pc, #48]	; (800258c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800255a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800255c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800255e:	3104      	adds	r1, #4

08002560 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002560:	480b      	ldr	r0, [pc, #44]	; (8002590 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002562:	4b0c      	ldr	r3, [pc, #48]	; (8002594 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002564:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002566:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002568:	d3f6      	bcc.n	8002558 <CopyDataInit>
	ldr	r2, =_sbss
 800256a:	4a0b      	ldr	r2, [pc, #44]	; (8002598 <LoopForever+0x12>)
	b	LoopFillZerobss
 800256c:	e002      	b.n	8002574 <LoopFillZerobss>

0800256e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800256e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002570:	f842 3b04 	str.w	r3, [r2], #4

08002574 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002574:	4b09      	ldr	r3, [pc, #36]	; (800259c <LoopForever+0x16>)
	cmp	r2, r3
 8002576:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002578:	d3f9      	bcc.n	800256e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800257a:	f7ff ff41 	bl	8002400 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800257e:	f009 f8dd 	bl	800b73c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002582:	f7fe faff 	bl	8000b84 <main>

08002586 <LoopForever>:

LoopForever:
    b LoopForever
 8002586:	e7fe      	b.n	8002586 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002588:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800258c:	0800d4ec 	.word	0x0800d4ec
	ldr	r0, =_sdata
 8002590:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002594:	200000a8 	.word	0x200000a8
	ldr	r2, =_sbss
 8002598:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 800259c:	20000f08 	.word	0x20000f08

080025a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025a0:	e7fe      	b.n	80025a0 <ADC1_2_IRQHandler>
	...

080025a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025ae:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <HAL_Init+0x3c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a0b      	ldr	r2, [pc, #44]	; (80025e0 <HAL_Init+0x3c>)
 80025b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025b8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025ba:	2003      	movs	r0, #3
 80025bc:	f000 f970 	bl	80028a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025c0:	2000      	movs	r0, #0
 80025c2:	f000 f80f 	bl	80025e4 <HAL_InitTick>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	71fb      	strb	r3, [r7, #7]
 80025d0:	e001      	b.n	80025d6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025d2:	f7ff fe73 	bl	80022bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025d6:	79fb      	ldrb	r3, [r7, #7]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40022000 	.word	0x40022000

080025e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80025f0:	4b16      	ldr	r3, [pc, #88]	; (800264c <HAL_InitTick+0x68>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d022      	beq.n	800263e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80025f8:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_InitTick+0x6c>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b13      	ldr	r3, [pc, #76]	; (800264c <HAL_InitTick+0x68>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002604:	fbb1 f3f3 	udiv	r3, r1, r3
 8002608:	fbb2 f3f3 	udiv	r3, r2, r3
 800260c:	4618      	mov	r0, r3
 800260e:	f000 f980 	bl	8002912 <HAL_SYSTICK_Config>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10f      	bne.n	8002638 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b0f      	cmp	r3, #15
 800261c:	d809      	bhi.n	8002632 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800261e:	2200      	movs	r2, #0
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	f04f 30ff 	mov.w	r0, #4294967295
 8002626:	f000 f946 	bl	80028b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800262a:	4a0a      	ldr	r2, [pc, #40]	; (8002654 <HAL_InitTick+0x70>)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6013      	str	r3, [r2, #0]
 8002630:	e007      	b.n	8002642 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	73fb      	strb	r3, [r7, #15]
 8002636:	e004      	b.n	8002642 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
 800263c:	e001      	b.n	8002642 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002642:	7bfb      	ldrb	r3, [r7, #15]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000020 	.word	0x20000020
 8002650:	20000018 	.word	0x20000018
 8002654:	2000001c 	.word	0x2000001c

08002658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800265c:	4b05      	ldr	r3, [pc, #20]	; (8002674 <HAL_IncTick+0x1c>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4b05      	ldr	r3, [pc, #20]	; (8002678 <HAL_IncTick+0x20>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4413      	add	r3, r2
 8002666:	4a03      	ldr	r2, [pc, #12]	; (8002674 <HAL_IncTick+0x1c>)
 8002668:	6013      	str	r3, [r2, #0]
}
 800266a:	bf00      	nop
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	20000870 	.word	0x20000870
 8002678:	20000020 	.word	0x20000020

0800267c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return uwTick;
 8002680:	4b03      	ldr	r3, [pc, #12]	; (8002690 <HAL_GetTick+0x14>)
 8002682:	681b      	ldr	r3, [r3, #0]
}
 8002684:	4618      	mov	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	20000870 	.word	0x20000870

08002694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800269c:	f7ff ffee 	bl	800267c <HAL_GetTick>
 80026a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ac:	d004      	beq.n	80026b8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ae:	4b09      	ldr	r3, [pc, #36]	; (80026d4 <HAL_Delay+0x40>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	4413      	add	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026b8:	bf00      	nop
 80026ba:	f7ff ffdf 	bl	800267c <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	68fa      	ldr	r2, [r7, #12]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d8f7      	bhi.n	80026ba <HAL_Delay+0x26>
  {
  }
}
 80026ca:	bf00      	nop
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20000020 	.word	0x20000020

080026d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e8:	4b0c      	ldr	r3, [pc, #48]	; (800271c <__NVIC_SetPriorityGrouping+0x44>)
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ee:	68ba      	ldr	r2, [r7, #8]
 80026f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026f4:	4013      	ands	r3, r2
 80026f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002700:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800270a:	4a04      	ldr	r2, [pc, #16]	; (800271c <__NVIC_SetPriorityGrouping+0x44>)
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	60d3      	str	r3, [r2, #12]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000ed00 	.word	0xe000ed00

08002720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002724:	4b04      	ldr	r3, [pc, #16]	; (8002738 <__NVIC_GetPriorityGrouping+0x18>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	0a1b      	lsrs	r3, r3, #8
 800272a:	f003 0307 	and.w	r3, r3, #7
}
 800272e:	4618      	mov	r0, r3
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000ed00 	.word	0xe000ed00

0800273c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	2b00      	cmp	r3, #0
 800274c:	db0b      	blt.n	8002766 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	f003 021f 	and.w	r2, r3, #31
 8002754:	4907      	ldr	r1, [pc, #28]	; (8002774 <__NVIC_EnableIRQ+0x38>)
 8002756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275a:	095b      	lsrs	r3, r3, #5
 800275c:	2001      	movs	r0, #1
 800275e:	fa00 f202 	lsl.w	r2, r0, r2
 8002762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000e100 	.word	0xe000e100

08002778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	6039      	str	r1, [r7, #0]
 8002782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002788:	2b00      	cmp	r3, #0
 800278a:	db0a      	blt.n	80027a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	b2da      	uxtb	r2, r3
 8002790:	490c      	ldr	r1, [pc, #48]	; (80027c4 <__NVIC_SetPriority+0x4c>)
 8002792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002796:	0112      	lsls	r2, r2, #4
 8002798:	b2d2      	uxtb	r2, r2
 800279a:	440b      	add	r3, r1
 800279c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027a0:	e00a      	b.n	80027b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	4908      	ldr	r1, [pc, #32]	; (80027c8 <__NVIC_SetPriority+0x50>)
 80027a8:	79fb      	ldrb	r3, [r7, #7]
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	3b04      	subs	r3, #4
 80027b0:	0112      	lsls	r2, r2, #4
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	440b      	add	r3, r1
 80027b6:	761a      	strb	r2, [r3, #24]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	e000e100 	.word	0xe000e100
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b089      	sub	sp, #36	; 0x24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	f1c3 0307 	rsb	r3, r3, #7
 80027e6:	2b04      	cmp	r3, #4
 80027e8:	bf28      	it	cs
 80027ea:	2304      	movcs	r3, #4
 80027ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	3304      	adds	r3, #4
 80027f2:	2b06      	cmp	r3, #6
 80027f4:	d902      	bls.n	80027fc <NVIC_EncodePriority+0x30>
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	3b03      	subs	r3, #3
 80027fa:	e000      	b.n	80027fe <NVIC_EncodePriority+0x32>
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002800:	f04f 32ff 	mov.w	r2, #4294967295
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	43da      	mvns	r2, r3
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	401a      	ands	r2, r3
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002814:	f04f 31ff 	mov.w	r1, #4294967295
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	fa01 f303 	lsl.w	r3, r1, r3
 800281e:	43d9      	mvns	r1, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002824:	4313      	orrs	r3, r2
         );
}
 8002826:	4618      	mov	r0, r3
 8002828:	3724      	adds	r7, #36	; 0x24
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
	...

08002834 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002838:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <__NVIC_SystemReset+0x20>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002844:	4903      	ldr	r1, [pc, #12]	; (8002854 <__NVIC_SystemReset+0x20>)
 8002846:	4b04      	ldr	r3, [pc, #16]	; (8002858 <__NVIC_SystemReset+0x24>)
 8002848:	4313      	orrs	r3, r2
 800284a:	60cb      	str	r3, [r1, #12]
 800284c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002850:	bf00      	nop
 8002852:	e7fd      	b.n	8002850 <__NVIC_SystemReset+0x1c>
 8002854:	e000ed00 	.word	0xe000ed00
 8002858:	05fa0004 	.word	0x05fa0004

0800285c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3b01      	subs	r3, #1
 8002868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800286c:	d301      	bcc.n	8002872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800286e:	2301      	movs	r3, #1
 8002870:	e00f      	b.n	8002892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002872:	4a0a      	ldr	r2, [pc, #40]	; (800289c <SysTick_Config+0x40>)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800287a:	210f      	movs	r1, #15
 800287c:	f04f 30ff 	mov.w	r0, #4294967295
 8002880:	f7ff ff7a 	bl	8002778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002884:	4b05      	ldr	r3, [pc, #20]	; (800289c <SysTick_Config+0x40>)
 8002886:	2200      	movs	r2, #0
 8002888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288a:	4b04      	ldr	r3, [pc, #16]	; (800289c <SysTick_Config+0x40>)
 800288c:	2207      	movs	r2, #7
 800288e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	e000e010 	.word	0xe000e010

080028a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff ff15 	bl	80026d8 <__NVIC_SetPriorityGrouping>
}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b086      	sub	sp, #24
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	4603      	mov	r3, r0
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	607a      	str	r2, [r7, #4]
 80028c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028c8:	f7ff ff2a 	bl	8002720 <__NVIC_GetPriorityGrouping>
 80028cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	68b9      	ldr	r1, [r7, #8]
 80028d2:	6978      	ldr	r0, [r7, #20]
 80028d4:	f7ff ff7a 	bl	80027cc <NVIC_EncodePriority>
 80028d8:	4602      	mov	r2, r0
 80028da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028de:	4611      	mov	r1, r2
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ff49 	bl	8002778 <__NVIC_SetPriority>
}
 80028e6:	bf00      	nop
 80028e8:	3718      	adds	r7, #24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b082      	sub	sp, #8
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	4603      	mov	r3, r0
 80028f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff ff1d 	bl	800273c <__NVIC_EnableIRQ>
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800290e:	f7ff ff91 	bl	8002834 <__NVIC_SystemReset>

08002912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7ff ff9e 	bl	800285c <SysTick_Config>
 8002920:	4603      	mov	r3, r0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800292c:	b480      	push	{r7}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002936:	2300      	movs	r3, #0
 8002938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800293a:	e17f      	b.n	8002c3c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	2101      	movs	r1, #1
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	fa01 f303 	lsl.w	r3, r1, r3
 8002948:	4013      	ands	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2b00      	cmp	r3, #0
 8002950:	f000 8171 	beq.w	8002c36 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d003      	beq.n	8002964 <HAL_GPIO_Init+0x38>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b12      	cmp	r3, #18
 8002962:	d123      	bne.n	80029ac <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	08da      	lsrs	r2, r3, #3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3208      	adds	r2, #8
 800296c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002970:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	220f      	movs	r2, #15
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4013      	ands	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	691a      	ldr	r2, [r3, #16]
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	4313      	orrs	r3, r2
 800299c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	08da      	lsrs	r2, r3, #3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	3208      	adds	r2, #8
 80029a6:	6939      	ldr	r1, [r7, #16]
 80029a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	2203      	movs	r2, #3
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	4013      	ands	r3, r2
 80029c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 0203 	and.w	r2, r3, #3
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	fa02 f303 	lsl.w	r3, r2, r3
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d00b      	beq.n	8002a00 <HAL_GPIO_Init+0xd4>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d007      	beq.n	8002a00 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029f4:	2b11      	cmp	r3, #17
 80029f6:	d003      	beq.n	8002a00 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	2b12      	cmp	r3, #18
 80029fe:	d130      	bne.n	8002a62 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	2203      	movs	r2, #3
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	4013      	ands	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	68da      	ldr	r2, [r3, #12]
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a36:	2201      	movs	r2, #1
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	4013      	ands	r3, r2
 8002a44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	091b      	lsrs	r3, r3, #4
 8002a4c:	f003 0201 	and.w	r2, r3, #1
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	fa02 f303 	lsl.w	r3, r2, r3
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	d118      	bne.n	8002aa0 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a74:	2201      	movs	r2, #1
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4013      	ands	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	08db      	lsrs	r3, r3, #3
 8002a8a:	f003 0201 	and.w	r2, r3, #1
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	2203      	movs	r2, #3
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80ac 	beq.w	8002c36 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ade:	4b5e      	ldr	r3, [pc, #376]	; (8002c58 <HAL_GPIO_Init+0x32c>)
 8002ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ae2:	4a5d      	ldr	r2, [pc, #372]	; (8002c58 <HAL_GPIO_Init+0x32c>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	6613      	str	r3, [r2, #96]	; 0x60
 8002aea:	4b5b      	ldr	r3, [pc, #364]	; (8002c58 <HAL_GPIO_Init+0x32c>)
 8002aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	60bb      	str	r3, [r7, #8]
 8002af4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002af6:	4a59      	ldr	r2, [pc, #356]	; (8002c5c <HAL_GPIO_Init+0x330>)
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	089b      	lsrs	r3, r3, #2
 8002afc:	3302      	adds	r3, #2
 8002afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	220f      	movs	r2, #15
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43db      	mvns	r3, r3
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	4013      	ands	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b20:	d025      	beq.n	8002b6e <HAL_GPIO_Init+0x242>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a4e      	ldr	r2, [pc, #312]	; (8002c60 <HAL_GPIO_Init+0x334>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d01f      	beq.n	8002b6a <HAL_GPIO_Init+0x23e>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a4d      	ldr	r2, [pc, #308]	; (8002c64 <HAL_GPIO_Init+0x338>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d019      	beq.n	8002b66 <HAL_GPIO_Init+0x23a>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a4c      	ldr	r2, [pc, #304]	; (8002c68 <HAL_GPIO_Init+0x33c>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d013      	beq.n	8002b62 <HAL_GPIO_Init+0x236>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a4b      	ldr	r2, [pc, #300]	; (8002c6c <HAL_GPIO_Init+0x340>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00d      	beq.n	8002b5e <HAL_GPIO_Init+0x232>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a4a      	ldr	r2, [pc, #296]	; (8002c70 <HAL_GPIO_Init+0x344>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d007      	beq.n	8002b5a <HAL_GPIO_Init+0x22e>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a49      	ldr	r2, [pc, #292]	; (8002c74 <HAL_GPIO_Init+0x348>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d101      	bne.n	8002b56 <HAL_GPIO_Init+0x22a>
 8002b52:	2306      	movs	r3, #6
 8002b54:	e00c      	b.n	8002b70 <HAL_GPIO_Init+0x244>
 8002b56:	2307      	movs	r3, #7
 8002b58:	e00a      	b.n	8002b70 <HAL_GPIO_Init+0x244>
 8002b5a:	2305      	movs	r3, #5
 8002b5c:	e008      	b.n	8002b70 <HAL_GPIO_Init+0x244>
 8002b5e:	2304      	movs	r3, #4
 8002b60:	e006      	b.n	8002b70 <HAL_GPIO_Init+0x244>
 8002b62:	2303      	movs	r3, #3
 8002b64:	e004      	b.n	8002b70 <HAL_GPIO_Init+0x244>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e002      	b.n	8002b70 <HAL_GPIO_Init+0x244>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <HAL_GPIO_Init+0x244>
 8002b6e:	2300      	movs	r3, #0
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	f002 0203 	and.w	r2, r2, #3
 8002b76:	0092      	lsls	r2, r2, #2
 8002b78:	4093      	lsls	r3, r2
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b80:	4936      	ldr	r1, [pc, #216]	; (8002c5c <HAL_GPIO_Init+0x330>)
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	089b      	lsrs	r3, r3, #2
 8002b86:	3302      	adds	r3, #2
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b8e:	4b3a      	ldr	r3, [pc, #232]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	43db      	mvns	r3, r3
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bb2:	4a31      	ldr	r2, [pc, #196]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002bb8:	4b2f      	ldr	r3, [pc, #188]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002bdc:	4a26      	ldr	r2, [pc, #152]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002be2:	4b25      	ldr	r3, [pc, #148]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	43db      	mvns	r3, r3
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c06:	4a1c      	ldr	r2, [pc, #112]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c0c:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c30:	4a11      	ldr	r2, [pc, #68]	; (8002c78 <HAL_GPIO_Init+0x34c>)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	fa22 f303 	lsr.w	r3, r2, r3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f47f ae78 	bne.w	800293c <HAL_GPIO_Init+0x10>
  }
}
 8002c4c:	bf00      	nop
 8002c4e:	371c      	adds	r7, #28
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40010000 	.word	0x40010000
 8002c60:	48000400 	.word	0x48000400
 8002c64:	48000800 	.word	0x48000800
 8002c68:	48000c00 	.word	0x48000c00
 8002c6c:	48001000 	.word	0x48001000
 8002c70:	48001400 	.word	0x48001400
 8002c74:	48001800 	.word	0x48001800
 8002c78:	40010400 	.word	0x40010400

08002c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	807b      	strh	r3, [r7, #2]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c8c:	787b      	ldrb	r3, [r7, #1]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c92:	887a      	ldrh	r2, [r7, #2]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c98:	e002      	b.n	8002ca0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c9a:	887a      	ldrh	r2, [r7, #2]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cae:	b08f      	sub	sp, #60	; 0x3c
 8002cb0:	af0a      	add	r7, sp, #40	; 0x28
 8002cb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e054      	b.n	8002d68 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d106      	bne.n	8002cde <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f008 fa7b 	bl	800b1d4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d102      	bne.n	8002cf8 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f005 fe41 	bl	8008984 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	603b      	str	r3, [r7, #0]
 8002d08:	687e      	ldr	r6, [r7, #4]
 8002d0a:	466d      	mov	r5, sp
 8002d0c:	f106 0410 	add.w	r4, r6, #16
 8002d10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d18:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d1c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d20:	1d33      	adds	r3, r6, #4
 8002d22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d24:	6838      	ldr	r0, [r7, #0]
 8002d26:	f005 fdca 	bl	80088be <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4618      	mov	r0, r3
 8002d32:	f005 fe38 	bl	80089a6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	603b      	str	r3, [r7, #0]
 8002d3c:	687e      	ldr	r6, [r7, #4]
 8002d3e:	466d      	mov	r5, sp
 8002d40:	f106 0410 	add.w	r4, r6, #16
 8002d44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d4c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d50:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d54:	1d33      	adds	r3, r6, #4
 8002d56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d58:	6838      	ldr	r0, [r7, #0]
 8002d5a:	f005 ff47 	bl	8008bec <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d70 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002d70:	b590      	push	{r4, r7, lr}
 8002d72:	b089      	sub	sp, #36	; 0x24
 8002d74:	af04      	add	r7, sp, #16
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	4608      	mov	r0, r1
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4603      	mov	r3, r0
 8002d80:	70fb      	strb	r3, [r7, #3]
 8002d82:	460b      	mov	r3, r1
 8002d84:	70bb      	strb	r3, [r7, #2]
 8002d86:	4613      	mov	r3, r2
 8002d88:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d101      	bne.n	8002d98 <HAL_HCD_HC_Init+0x28>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e07f      	b.n	8002e98 <HAL_HCD_HC_Init+0x128>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002da0:	78fa      	ldrb	r2, [r7, #3]
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	4613      	mov	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	440b      	add	r3, r1
 8002dae:	333d      	adds	r3, #61	; 0x3d
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002db4:	78fa      	ldrb	r2, [r7, #3]
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	440b      	add	r3, r1
 8002dc2:	3338      	adds	r3, #56	; 0x38
 8002dc4:	787a      	ldrb	r2, [r7, #1]
 8002dc6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	440b      	add	r3, r1
 8002dd6:	3340      	adds	r3, #64	; 0x40
 8002dd8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002dda:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	440b      	add	r3, r1
 8002dea:	3339      	adds	r3, #57	; 0x39
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002df0:	78fa      	ldrb	r2, [r7, #3]
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	4413      	add	r3, r2
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	440b      	add	r3, r1
 8002dfe:	333f      	adds	r3, #63	; 0x3f
 8002e00:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002e04:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002e06:	78fa      	ldrb	r2, [r7, #3]
 8002e08:	78bb      	ldrb	r3, [r7, #2]
 8002e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e0e:	b2d8      	uxtb	r0, r3
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	440b      	add	r3, r1
 8002e1c:	333a      	adds	r3, #58	; 0x3a
 8002e1e:	4602      	mov	r2, r0
 8002e20:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002e22:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	da0a      	bge.n	8002e40 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002e2a:	78fa      	ldrb	r2, [r7, #3]
 8002e2c:	6879      	ldr	r1, [r7, #4]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	440b      	add	r3, r1
 8002e38:	333b      	adds	r3, #59	; 0x3b
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	701a      	strb	r2, [r3, #0]
 8002e3e:	e009      	b.n	8002e54 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002e40:	78fa      	ldrb	r2, [r7, #3]
 8002e42:	6879      	ldr	r1, [r7, #4]
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	440b      	add	r3, r1
 8002e4e:	333b      	adds	r3, #59	; 0x3b
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002e54:	78fa      	ldrb	r2, [r7, #3]
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	440b      	add	r3, r1
 8002e62:	333c      	adds	r3, #60	; 0x3c
 8002e64:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e68:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6818      	ldr	r0, [r3, #0]
 8002e6e:	787c      	ldrb	r4, [r7, #1]
 8002e70:	78ba      	ldrb	r2, [r7, #2]
 8002e72:	78f9      	ldrb	r1, [r7, #3]
 8002e74:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002e76:	9302      	str	r3, [sp, #8]
 8002e78:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	4623      	mov	r3, r4
 8002e86:	f005 fff5 	bl	8008e74 <USB_HC_Init>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd90      	pop	{r4, r7, pc}

08002ea0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002eac:	2300      	movs	r3, #0
 8002eae:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d101      	bne.n	8002ebe <HAL_HCD_HC_Halt+0x1e>
 8002eba:	2302      	movs	r3, #2
 8002ebc:	e00f      	b.n	8002ede <HAL_HCD_HC_Halt+0x3e>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f006 f9d3 	bl	800927a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	4608      	mov	r0, r1
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	70fb      	strb	r3, [r7, #3]
 8002efa:	460b      	mov	r3, r1
 8002efc:	70bb      	strb	r3, [r7, #2]
 8002efe:	4613      	mov	r3, r2
 8002f00:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8002f02:	78fa      	ldrb	r2, [r7, #3]
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	4413      	add	r3, r2
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	440b      	add	r3, r1
 8002f10:	333b      	adds	r3, #59	; 0x3b
 8002f12:	78ba      	ldrb	r2, [r7, #2]
 8002f14:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002f16:	78fa      	ldrb	r2, [r7, #3]
 8002f18:	6879      	ldr	r1, [r7, #4]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	4413      	add	r3, r2
 8002f20:	00db      	lsls	r3, r3, #3
 8002f22:	440b      	add	r3, r1
 8002f24:	333f      	adds	r3, #63	; 0x3f
 8002f26:	787a      	ldrb	r2, [r7, #1]
 8002f28:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002f2a:	7c3b      	ldrb	r3, [r7, #16]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10a      	bne.n	8002f46 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	4413      	add	r3, r2
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	440b      	add	r3, r1
 8002f3e:	3342      	adds	r3, #66	; 0x42
 8002f40:	2203      	movs	r2, #3
 8002f42:	701a      	strb	r2, [r3, #0]
 8002f44:	e009      	b.n	8002f5a <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	4413      	add	r3, r2
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	440b      	add	r3, r1
 8002f54:	3342      	adds	r3, #66	; 0x42
 8002f56:	2202      	movs	r2, #2
 8002f58:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002f5a:	787b      	ldrb	r3, [r7, #1]
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	f200 80d6 	bhi.w	800310e <HAL_HCD_HC_SubmitRequest+0x226>
 8002f62:	a201      	add	r2, pc, #4	; (adr r2, 8002f68 <HAL_HCD_HC_SubmitRequest+0x80>)
 8002f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f68:	08002f79 	.word	0x08002f79
 8002f6c:	080030f9 	.word	0x080030f9
 8002f70:	08002fe5 	.word	0x08002fe5
 8002f74:	0800306f 	.word	0x0800306f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002f78:	7c3b      	ldrb	r3, [r7, #16]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	f040 80c9 	bne.w	8003112 <HAL_HCD_HC_SubmitRequest+0x22a>
 8002f80:	78bb      	ldrb	r3, [r7, #2]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f040 80c5 	bne.w	8003112 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8002f88:	8b3b      	ldrh	r3, [r7, #24]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d109      	bne.n	8002fa2 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002f8e:	78fa      	ldrb	r2, [r7, #3]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4413      	add	r3, r2
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	440b      	add	r3, r1
 8002f9c:	3351      	adds	r3, #81	; 0x51
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002fa2:	78fa      	ldrb	r2, [r7, #3]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	440b      	add	r3, r1
 8002fb0:	3351      	adds	r3, #81	; 0x51
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10a      	bne.n	8002fce <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fb8:	78fa      	ldrb	r2, [r7, #3]
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	440b      	add	r3, r1
 8002fc6:	3342      	adds	r3, #66	; 0x42
 8002fc8:	2200      	movs	r2, #0
 8002fca:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002fcc:	e0a1      	b.n	8003112 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fce:	78fa      	ldrb	r2, [r7, #3]
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	4413      	add	r3, r2
 8002fd8:	00db      	lsls	r3, r3, #3
 8002fda:	440b      	add	r3, r1
 8002fdc:	3342      	adds	r3, #66	; 0x42
 8002fde:	2202      	movs	r2, #2
 8002fe0:	701a      	strb	r2, [r3, #0]
      break;
 8002fe2:	e096      	b.n	8003112 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002fe4:	78bb      	ldrb	r3, [r7, #2]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d120      	bne.n	800302c <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002fea:	78fa      	ldrb	r2, [r7, #3]
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4413      	add	r3, r2
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	440b      	add	r3, r1
 8002ff8:	3351      	adds	r3, #81	; 0x51
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10a      	bne.n	8003016 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003000:	78fa      	ldrb	r2, [r7, #3]
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	440b      	add	r3, r1
 800300e:	3342      	adds	r3, #66	; 0x42
 8003010:	2200      	movs	r2, #0
 8003012:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003014:	e07e      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003016:	78fa      	ldrb	r2, [r7, #3]
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	440b      	add	r3, r1
 8003024:	3342      	adds	r3, #66	; 0x42
 8003026:	2202      	movs	r2, #2
 8003028:	701a      	strb	r2, [r3, #0]
      break;
 800302a:	e073      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800302c:	78fa      	ldrb	r2, [r7, #3]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	440b      	add	r3, r1
 800303a:	3350      	adds	r3, #80	; 0x50
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d10a      	bne.n	8003058 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003042:	78fa      	ldrb	r2, [r7, #3]
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	4613      	mov	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	4413      	add	r3, r2
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	440b      	add	r3, r1
 8003050:	3342      	adds	r3, #66	; 0x42
 8003052:	2200      	movs	r2, #0
 8003054:	701a      	strb	r2, [r3, #0]
      break;
 8003056:	e05d      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	440b      	add	r3, r1
 8003066:	3342      	adds	r3, #66	; 0x42
 8003068:	2202      	movs	r2, #2
 800306a:	701a      	strb	r2, [r3, #0]
      break;
 800306c:	e052      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800306e:	78bb      	ldrb	r3, [r7, #2]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d120      	bne.n	80030b6 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003074:	78fa      	ldrb	r2, [r7, #3]
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	4613      	mov	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	440b      	add	r3, r1
 8003082:	3351      	adds	r3, #81	; 0x51
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10a      	bne.n	80030a0 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4413      	add	r3, r2
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	440b      	add	r3, r1
 8003098:	3342      	adds	r3, #66	; 0x42
 800309a:	2200      	movs	r2, #0
 800309c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800309e:	e039      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030a0:	78fa      	ldrb	r2, [r7, #3]
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	4613      	mov	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	440b      	add	r3, r1
 80030ae:	3342      	adds	r3, #66	; 0x42
 80030b0:	2202      	movs	r2, #2
 80030b2:	701a      	strb	r2, [r3, #0]
      break;
 80030b4:	e02e      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	440b      	add	r3, r1
 80030c4:	3350      	adds	r3, #80	; 0x50
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d10a      	bne.n	80030e2 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	440b      	add	r3, r1
 80030da:	3342      	adds	r3, #66	; 0x42
 80030dc:	2200      	movs	r2, #0
 80030de:	701a      	strb	r2, [r3, #0]
      break;
 80030e0:	e018      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	440b      	add	r3, r1
 80030f0:	3342      	adds	r3, #66	; 0x42
 80030f2:	2202      	movs	r2, #2
 80030f4:	701a      	strb	r2, [r3, #0]
      break;
 80030f6:	e00d      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030f8:	78fa      	ldrb	r2, [r7, #3]
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	00db      	lsls	r3, r3, #3
 8003104:	440b      	add	r3, r1
 8003106:	3342      	adds	r3, #66	; 0x42
 8003108:	2200      	movs	r2, #0
 800310a:	701a      	strb	r2, [r3, #0]
      break;
 800310c:	e002      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 800310e:	bf00      	nop
 8003110:	e000      	b.n	8003114 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8003112:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	440b      	add	r3, r1
 8003122:	3344      	adds	r3, #68	; 0x44
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	8b39      	ldrh	r1, [r7, #24]
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	00db      	lsls	r3, r3, #3
 8003136:	4403      	add	r3, r0
 8003138:	3348      	adds	r3, #72	; 0x48
 800313a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800313c:	78fa      	ldrb	r2, [r7, #3]
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	440b      	add	r3, r1
 800314a:	335c      	adds	r3, #92	; 0x5c
 800314c:	2200      	movs	r2, #0
 800314e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003150:	78fa      	ldrb	r2, [r7, #3]
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	4613      	mov	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4413      	add	r3, r2
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	440b      	add	r3, r1
 800315e:	334c      	adds	r3, #76	; 0x4c
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003164:	78fa      	ldrb	r2, [r7, #3]
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	4613      	mov	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	4413      	add	r3, r2
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	440b      	add	r3, r1
 8003172:	3339      	adds	r3, #57	; 0x39
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003178:	78fa      	ldrb	r2, [r7, #3]
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	440b      	add	r3, r1
 8003186:	335d      	adds	r3, #93	; 0x5d
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	78fa      	ldrb	r2, [r7, #3]
 8003192:	4613      	mov	r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	4413      	add	r3, r2
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	3338      	adds	r3, #56	; 0x38
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	4413      	add	r3, r2
 80031a0:	4619      	mov	r1, r3
 80031a2:	f005 ff59 	bl	8009058 <USB_HC_StartXfer>
 80031a6:	4603      	mov	r3, r0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f005 fccd 	bl	8008b66 <USB_GetMode>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	f040 80f1 	bne.w	80033b6 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4618      	mov	r0, r3
 80031da:	f005 fcb1 	bl	8008b40 <USB_ReadInterrupts>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f000 80e7 	beq.w	80033b4 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f005 fca8 	bl	8008b40 <USB_ReadInterrupts>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031fa:	d104      	bne.n	8003206 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003204:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f005 fc98 	bl	8008b40 <USB_ReadInterrupts>
 8003210:	4603      	mov	r3, r0
 8003212:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003216:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800321a:	d104      	bne.n	8003226 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003224:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4618      	mov	r0, r3
 800322c:	f005 fc88 	bl	8008b40 <USB_ReadInterrupts>
 8003230:	4603      	mov	r3, r0
 8003232:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003236:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800323a:	d104      	bne.n	8003246 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003244:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f005 fc78 	bl	8008b40 <USB_ReadInterrupts>
 8003250:	4603      	mov	r3, r0
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b02      	cmp	r3, #2
 8003258:	d103      	bne.n	8003262 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2202      	movs	r2, #2
 8003260:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f005 fc6a 	bl	8008b40 <USB_ReadInterrupts>
 800326c:	4603      	mov	r3, r0
 800326e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003272:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003276:	d117      	bne.n	80032a8 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8003286:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800328a:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f008 f823 	bl	800b2d8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2101      	movs	r1, #1
 8003298:	4618      	mov	r0, r3
 800329a:	f005 fd25 	bl	8008ce8 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80032a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f005 fc47 	bl	8008b40 <USB_ReadInterrupts>
 80032b2:	4603      	mov	r3, r0
 80032b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032bc:	d102      	bne.n	80032c4 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f001 f884 	bl	80043cc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f005 fc39 	bl	8008b40 <USB_ReadInterrupts>
 80032ce:	4603      	mov	r3, r0
 80032d0:	f003 0308 	and.w	r3, r3, #8
 80032d4:	2b08      	cmp	r3, #8
 80032d6:	d106      	bne.n	80032e6 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f007 ffe1 	bl	800b2a0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2208      	movs	r2, #8
 80032e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f005 fc28 	bl	8008b40 <USB_ReadInterrupts>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032fa:	d138      	bne.n	800336e <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f005 ffa9 	bl	8009258 <USB_HC_ReadInterrupt>
 8003306:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	e025      	b.n	800335a <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f003 030f 	and.w	r3, r3, #15
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	fa22 f303 	lsr.w	r3, r2, r3
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d018      	beq.n	8003354 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	015a      	lsls	r2, r3, #5
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4413      	add	r3, r2
 800332a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003334:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003338:	d106      	bne.n	8003348 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	4619      	mov	r1, r3
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f000 f8cf 	bl	80034e4 <HCD_HC_IN_IRQHandler>
 8003346:	e005      	b.n	8003354 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	b2db      	uxtb	r3, r3
 800334c:	4619      	mov	r1, r3
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 fc3b 	bl	8003bca <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	3301      	adds	r3, #1
 8003358:	617b      	str	r3, [r7, #20]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	429a      	cmp	r2, r3
 8003362:	d3d4      	bcc.n	800330e <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800336c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f005 fbe4 	bl	8008b40 <USB_ReadInterrupts>
 8003378:	4603      	mov	r3, r0
 800337a:	f003 0310 	and.w	r3, r3, #16
 800337e:	2b10      	cmp	r3, #16
 8003380:	d101      	bne.n	8003386 <HAL_HCD_IRQHandler+0x1d6>
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <HAL_HCD_IRQHandler+0x1d8>
 8003386:	2300      	movs	r3, #0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d014      	beq.n	80033b6 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	699a      	ldr	r2, [r3, #24]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0210 	bic.w	r2, r2, #16
 800339a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 ff69 	bl	8004274 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	699a      	ldr	r2, [r3, #24]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f042 0210 	orr.w	r2, r2, #16
 80033b0:	619a      	str	r2, [r3, #24]
 80033b2:	e000      	b.n	80033b6 <HAL_HCD_IRQHandler+0x206>
      return;
 80033b4:	bf00      	nop
    }
  }
}
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d101      	bne.n	80033d2 <HAL_HCD_Start+0x16>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e013      	b.n	80033fa <HAL_HCD_Start+0x3e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f005 fabf 	bl	8008962 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2101      	movs	r1, #1
 80033ea:	4618      	mov	r0, r3
 80033ec:	f005 fce0 	bl	8008db0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b082      	sub	sp, #8
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003410:	2b01      	cmp	r3, #1
 8003412:	d101      	bne.n	8003418 <HAL_HCD_Stop+0x16>
 8003414:	2302      	movs	r3, #2
 8003416:	e00d      	b.n	8003434 <HAL_HCD_Stop+0x32>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f006 f827 	bl	8009478 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f005 fc87 	bl	8008d5c <USB_ResetPort>
 800344e:	4603      	mov	r3, r0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	440b      	add	r3, r1
 8003472:	335c      	adds	r3, #92	; 0x5c
 8003474:	781b      	ldrb	r3, [r3, #0]
}
 8003476:	4618      	mov	r0, r3
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
 800348a:	460b      	mov	r3, r1
 800348c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	440b      	add	r3, r1
 800349c:	334c      	adds	r3, #76	; 0x4c
 800349e:	681b      	ldr	r3, [r3, #0]
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f005 fcc9 	bl	8008e50 <USB_GetCurrentFrame>
 80034be:	4603      	mov	r3, r0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3708      	adds	r7, #8
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f005 fca4 	bl	8008e22 <USB_GetHostSpeed>
 80034da:	4603      	mov	r3, r0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3708      	adds	r7, #8
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80034fa:	78fb      	ldrb	r3, [r7, #3]
 80034fc:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	015a      	lsls	r2, r3, #5
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4413      	add	r3, r2
 8003506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b04      	cmp	r3, #4
 8003512:	d119      	bne.n	8003548 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	015a      	lsls	r2, r3, #5
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	4413      	add	r3, r2
 800351c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003520:	461a      	mov	r2, r3
 8003522:	2304      	movs	r3, #4
 8003524:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	015a      	lsls	r2, r3, #5
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4413      	add	r3, r2
 800352e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	0151      	lsls	r1, r2, #5
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	440a      	add	r2, r1
 800353c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003540:	f043 0302 	orr.w	r3, r3, #2
 8003544:	60d3      	str	r3, [r2, #12]
 8003546:	e095      	b.n	8003674 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	015a      	lsls	r2, r3, #5
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	4413      	add	r3, r2
 8003550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 0320 	and.w	r3, r3, #32
 800355a:	2b20      	cmp	r3, #32
 800355c:	d109      	bne.n	8003572 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4413      	add	r3, r2
 8003566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356a:	461a      	mov	r2, r3
 800356c:	2320      	movs	r3, #32
 800356e:	6093      	str	r3, [r2, #8]
 8003570:	e080      	b.n	8003674 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	015a      	lsls	r2, r3, #5
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	4413      	add	r3, r2
 800357a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 0308 	and.w	r3, r3, #8
 8003584:	2b08      	cmp	r3, #8
 8003586:	d134      	bne.n	80035f2 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	015a      	lsls	r2, r3, #5
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	4413      	add	r3, r2
 8003590:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	0151      	lsls	r1, r2, #5
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	440a      	add	r2, r1
 800359e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035a2:	f043 0302 	orr.w	r3, r3, #2
 80035a6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4613      	mov	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	440b      	add	r3, r1
 80035b6:	335d      	adds	r3, #93	; 0x5d
 80035b8:	2205      	movs	r2, #5
 80035ba:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	015a      	lsls	r2, r3, #5
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	4413      	add	r3, r2
 80035c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035c8:	461a      	mov	r2, r3
 80035ca:	2310      	movs	r3, #16
 80035cc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	015a      	lsls	r2, r3, #5
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4413      	add	r3, r2
 80035d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035da:	461a      	mov	r2, r3
 80035dc:	2308      	movs	r3, #8
 80035de:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	4611      	mov	r1, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f005 fe45 	bl	800927a <USB_HC_Halt>
 80035f0:	e040      	b.n	8003674 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	015a      	lsls	r2, r3, #5
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	4413      	add	r3, r2
 80035fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003608:	d134      	bne.n	8003674 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	015a      	lsls	r2, r3, #5
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	4413      	add	r3, r2
 8003612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	0151      	lsls	r1, r2, #5
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	440a      	add	r2, r1
 8003620:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003624:	f043 0302 	orr.w	r3, r3, #2
 8003628:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	b2d2      	uxtb	r2, r2
 8003632:	4611      	mov	r1, r2
 8003634:	4618      	mov	r0, r3
 8003636:	f005 fe20 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	015a      	lsls	r2, r3, #5
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	4413      	add	r3, r2
 8003642:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003646:	461a      	mov	r2, r3
 8003648:	2310      	movs	r3, #16
 800364a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	440b      	add	r3, r1
 800365a:	335d      	adds	r3, #93	; 0x5d
 800365c:	2208      	movs	r2, #8
 800365e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	015a      	lsls	r2, r3, #5
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	4413      	add	r3, r2
 8003668:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800366c:	461a      	mov	r2, r3
 800366e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003672:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	015a      	lsls	r2, r3, #5
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	4413      	add	r3, r2
 800367c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003686:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800368a:	d122      	bne.n	80036d2 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	015a      	lsls	r2, r3, #5
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4413      	add	r3, r2
 8003694:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	0151      	lsls	r1, r2, #5
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	440a      	add	r2, r1
 80036a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036a6:	f043 0302 	orr.w	r3, r3, #2
 80036aa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	b2d2      	uxtb	r2, r2
 80036b4:	4611      	mov	r1, r2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f005 fddf 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	015a      	lsls	r2, r3, #5
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	4413      	add	r3, r2
 80036c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036c8:	461a      	mov	r2, r3
 80036ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036ce:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80036d0:	e277      	b.n	8003bc2 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	015a      	lsls	r2, r3, #5
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	4413      	add	r3, r2
 80036da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	f040 80a1 	bne.w	800382c <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	4613      	mov	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	440b      	add	r3, r1
 80036f8:	335d      	adds	r3, #93	; 0x5d
 80036fa:	2201      	movs	r2, #1
 80036fc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	4613      	mov	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	4413      	add	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	440b      	add	r3, r1
 800370c:	3358      	adds	r3, #88	; 0x58
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	015a      	lsls	r2, r3, #5
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	4413      	add	r3, r2
 800371a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800371e:	461a      	mov	r2, r3
 8003720:	2301      	movs	r3, #1
 8003722:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4613      	mov	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	4413      	add	r3, r2
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	440b      	add	r3, r1
 8003732:	333f      	adds	r3, #63	; 0x3f
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00a      	beq.n	8003750 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800373a:	6879      	ldr	r1, [r7, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4613      	mov	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	00db      	lsls	r3, r3, #3
 8003746:	440b      	add	r3, r1
 8003748:	333f      	adds	r3, #63	; 0x3f
 800374a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800374c:	2b02      	cmp	r3, #2
 800374e:	d121      	bne.n	8003794 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	015a      	lsls	r2, r3, #5
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	4413      	add	r3, r2
 8003758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	0151      	lsls	r1, r2, #5
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	440a      	add	r2, r1
 8003766:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800376a:	f043 0302 	orr.w	r3, r3, #2
 800376e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	b2d2      	uxtb	r2, r2
 8003778:	4611      	mov	r1, r2
 800377a:	4618      	mov	r0, r3
 800377c:	f005 fd7d 	bl	800927a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	015a      	lsls	r2, r3, #5
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	4413      	add	r3, r2
 8003788:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800378c:	461a      	mov	r2, r3
 800378e:	2310      	movs	r3, #16
 8003790:	6093      	str	r3, [r2, #8]
 8003792:	e034      	b.n	80037fe <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	4613      	mov	r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	4413      	add	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	440b      	add	r3, r1
 80037a2:	333f      	adds	r3, #63	; 0x3f
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d129      	bne.n	80037fe <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	015a      	lsls	r2, r3, #5
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	4413      	add	r3, r2
 80037b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	0151      	lsls	r1, r2, #5
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	440a      	add	r2, r1
 80037c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80037c8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	4613      	mov	r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	4413      	add	r3, r2
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	440b      	add	r3, r1
 80037d8:	335c      	adds	r3, #92	; 0x5c
 80037da:	2201      	movs	r2, #1
 80037dc:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	b2d8      	uxtb	r0, r3
 80037e2:	6879      	ldr	r1, [r7, #4]
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	4613      	mov	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	440b      	add	r3, r1
 80037f0:	335c      	adds	r3, #92	; 0x5c
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	461a      	mov	r2, r3
 80037f6:	4601      	mov	r1, r0
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f007 fd7b 	bl	800b2f4 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4613      	mov	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4413      	add	r3, r2
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	440b      	add	r3, r1
 800380c:	3350      	adds	r3, #80	; 0x50
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	f083 0301 	eor.w	r3, r3, #1
 8003814:	b2d8      	uxtb	r0, r3
 8003816:	6879      	ldr	r1, [r7, #4]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	4613      	mov	r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	4413      	add	r3, r2
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	440b      	add	r3, r1
 8003824:	3350      	adds	r3, #80	; 0x50
 8003826:	4602      	mov	r2, r0
 8003828:	701a      	strb	r2, [r3, #0]
}
 800382a:	e1ca      	b.n	8003bc2 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	015a      	lsls	r2, r3, #5
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	4413      	add	r3, r2
 8003834:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b02      	cmp	r3, #2
 8003840:	f040 80f1 	bne.w	8003a26 <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	015a      	lsls	r2, r3, #5
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	4413      	add	r3, r2
 800384c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	0151      	lsls	r1, r2, #5
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	440a      	add	r2, r1
 800385a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800385e:	f023 0302 	bic.w	r3, r3, #2
 8003862:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003864:	6879      	ldr	r1, [r7, #4]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	4613      	mov	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	440b      	add	r3, r1
 8003872:	335d      	adds	r3, #93	; 0x5d
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d10a      	bne.n	8003890 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800387a:	6879      	ldr	r1, [r7, #4]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	4613      	mov	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	4413      	add	r3, r2
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	440b      	add	r3, r1
 8003888:	335c      	adds	r3, #92	; 0x5c
 800388a:	2201      	movs	r2, #1
 800388c:	701a      	strb	r2, [r3, #0]
 800388e:	e0b0      	b.n	80039f2 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	4613      	mov	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4413      	add	r3, r2
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	440b      	add	r3, r1
 800389e:	335d      	adds	r3, #93	; 0x5d
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	d10a      	bne.n	80038bc <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	4613      	mov	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	440b      	add	r3, r1
 80038b4:	335c      	adds	r3, #92	; 0x5c
 80038b6:	2205      	movs	r2, #5
 80038b8:	701a      	strb	r2, [r3, #0]
 80038ba:	e09a      	b.n	80039f2 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80038bc:	6879      	ldr	r1, [r7, #4]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4613      	mov	r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4413      	add	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	440b      	add	r3, r1
 80038ca:	335d      	adds	r3, #93	; 0x5d
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	2b06      	cmp	r3, #6
 80038d0:	d00a      	beq.n	80038e8 <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	4613      	mov	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	4413      	add	r3, r2
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	440b      	add	r3, r1
 80038e0:	335d      	adds	r3, #93	; 0x5d
 80038e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80038e4:	2b08      	cmp	r3, #8
 80038e6:	d156      	bne.n	8003996 <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 80038e8:	6879      	ldr	r1, [r7, #4]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	440b      	add	r3, r1
 80038f6:	3358      	adds	r3, #88	; 0x58
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	1c59      	adds	r1, r3, #1
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	4403      	add	r3, r0
 800390a:	3358      	adds	r3, #88	; 0x58
 800390c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	4613      	mov	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4413      	add	r3, r2
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	440b      	add	r3, r1
 800391c:	3358      	adds	r3, #88	; 0x58
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2b03      	cmp	r3, #3
 8003922:	d914      	bls.n	800394e <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	4613      	mov	r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	4413      	add	r3, r2
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	440b      	add	r3, r1
 8003932:	3358      	adds	r3, #88	; 0x58
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	4613      	mov	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4413      	add	r3, r2
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	440b      	add	r3, r1
 8003946:	335c      	adds	r3, #92	; 0x5c
 8003948:	2204      	movs	r2, #4
 800394a:	701a      	strb	r2, [r3, #0]
 800394c:	e009      	b.n	8003962 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4613      	mov	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	4413      	add	r3, r2
 8003958:	00db      	lsls	r3, r3, #3
 800395a:	440b      	add	r3, r1
 800395c:	335c      	adds	r3, #92	; 0x5c
 800395e:	2202      	movs	r2, #2
 8003960:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	015a      	lsls	r2, r3, #5
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	4413      	add	r3, r2
 800396a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003978:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003980:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	015a      	lsls	r2, r3, #5
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	4413      	add	r3, r2
 800398a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800398e:	461a      	mov	r2, r3
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	6013      	str	r3, [r2, #0]
 8003994:	e02d      	b.n	80039f2 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	440b      	add	r3, r1
 80039a4:	335d      	adds	r3, #93	; 0x5d
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d122      	bne.n	80039f2 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80039ac:	6879      	ldr	r1, [r7, #4]
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	4613      	mov	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	440b      	add	r3, r1
 80039ba:	335c      	adds	r3, #92	; 0x5c
 80039bc:	2202      	movs	r2, #2
 80039be:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	015a      	lsls	r2, r3, #5
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	4413      	add	r3, r2
 80039c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80039d6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80039de:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	015a      	lsls	r2, r3, #5
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	4413      	add	r3, r2
 80039e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ec:	461a      	mov	r2, r3
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	015a      	lsls	r2, r3, #5
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4413      	add	r3, r2
 80039fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039fe:	461a      	mov	r2, r3
 8003a00:	2302      	movs	r3, #2
 8003a02:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	b2d8      	uxtb	r0, r3
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	440b      	add	r3, r1
 8003a16:	335c      	adds	r3, #92	; 0x5c
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	4601      	mov	r1, r0
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f007 fc68 	bl	800b2f4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003a24:	e0cd      	b.n	8003bc2 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	015a      	lsls	r2, r3, #5
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a38:	2b80      	cmp	r3, #128	; 0x80
 8003a3a:	d13e      	bne.n	8003aba <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	015a      	lsls	r2, r3, #5
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	4413      	add	r3, r2
 8003a44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	0151      	lsls	r1, r2, #5
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	440a      	add	r2, r1
 8003a52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a56:	f043 0302 	orr.w	r3, r3, #2
 8003a5a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	4613      	mov	r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4413      	add	r3, r2
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	440b      	add	r3, r1
 8003a6a:	3358      	adds	r3, #88	; 0x58
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	1c59      	adds	r1, r3, #1
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	68fa      	ldr	r2, [r7, #12]
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	4403      	add	r3, r0
 8003a7e:	3358      	adds	r3, #88	; 0x58
 8003a80:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4613      	mov	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	440b      	add	r3, r1
 8003a90:	335d      	adds	r3, #93	; 0x5d
 8003a92:	2206      	movs	r2, #6
 8003a94:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f005 fbea 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	015a      	lsls	r2, r3, #5
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	4413      	add	r3, r2
 8003aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	2380      	movs	r3, #128	; 0x80
 8003ab6:	6093      	str	r3, [r2, #8]
}
 8003ab8:	e083      	b.n	8003bc2 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	015a      	lsls	r2, r3, #5
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	2b10      	cmp	r3, #16
 8003ace:	d178      	bne.n	8003bc2 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	440b      	add	r3, r1
 8003ade:	333f      	adds	r3, #63	; 0x3f
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	d122      	bne.n	8003b2c <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	4613      	mov	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	440b      	add	r3, r1
 8003af4:	3358      	adds	r3, #88	; 0x58
 8003af6:	2200      	movs	r2, #0
 8003af8:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	015a      	lsls	r2, r3, #5
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	4413      	add	r3, r2
 8003b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	0151      	lsls	r1, r2, #5
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	440a      	add	r2, r1
 8003b10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b14:	f043 0302 	orr.w	r3, r3, #2
 8003b18:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	4611      	mov	r1, r2
 8003b24:	4618      	mov	r0, r3
 8003b26:	f005 fba8 	bl	800927a <USB_HC_Halt>
 8003b2a:	e041      	b.n	8003bb0 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	440b      	add	r3, r1
 8003b3a:	333f      	adds	r3, #63	; 0x3f
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	4613      	mov	r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	4413      	add	r3, r2
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	440b      	add	r3, r1
 8003b50:	333f      	adds	r3, #63	; 0x3f
 8003b52:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d12b      	bne.n	8003bb0 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4413      	add	r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	440b      	add	r3, r1
 8003b66:	3358      	adds	r3, #88	; 0x58
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 8003b6c:	6879      	ldr	r1, [r7, #4]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	4613      	mov	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	4413      	add	r3, r2
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	440b      	add	r3, r1
 8003b7a:	335d      	adds	r3, #93	; 0x5d
 8003b7c:	2203      	movs	r2, #3
 8003b7e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	015a      	lsls	r2, r3, #5
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4413      	add	r3, r2
 8003b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	0151      	lsls	r1, r2, #5
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	440a      	add	r2, r1
 8003b96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b9a:	f043 0302 	orr.w	r3, r3, #2
 8003b9e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	4611      	mov	r1, r2
 8003baa:	4618      	mov	r0, r3
 8003bac:	f005 fb65 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	015a      	lsls	r2, r3, #5
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	2310      	movs	r3, #16
 8003bc0:	6093      	str	r3, [r2, #8]
}
 8003bc2:	bf00      	nop
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b086      	sub	sp, #24
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003be0:	78fb      	ldrb	r3, [r7, #3]
 8003be2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	015a      	lsls	r2, r3, #5
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	4413      	add	r3, r2
 8003bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d119      	bne.n	8003c2e <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	015a      	lsls	r2, r3, #5
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4413      	add	r3, r2
 8003c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c06:	461a      	mov	r2, r3
 8003c08:	2304      	movs	r3, #4
 8003c0a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	015a      	lsls	r2, r3, #5
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	4413      	add	r3, r2
 8003c14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	0151      	lsls	r1, r2, #5
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	440a      	add	r2, r1
 8003c22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c26:	f043 0302 	orr.w	r3, r3, #2
 8003c2a:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003c2c:	e31e      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	015a      	lsls	r2, r3, #5
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	4413      	add	r3, r2
 8003c36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 0320 	and.w	r3, r3, #32
 8003c40:	2b20      	cmp	r3, #32
 8003c42:	d141      	bne.n	8003cc8 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c50:	461a      	mov	r2, r3
 8003c52:	2320      	movs	r3, #32
 8003c54:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4413      	add	r3, r2
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	440b      	add	r3, r1
 8003c64:	333d      	adds	r3, #61	; 0x3d
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	f040 82ff 	bne.w	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	440b      	add	r3, r1
 8003c7c:	333d      	adds	r3, #61	; 0x3d
 8003c7e:	2200      	movs	r2, #0
 8003c80:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	4613      	mov	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	00db      	lsls	r3, r3, #3
 8003c8e:	440b      	add	r3, r1
 8003c90:	335c      	adds	r3, #92	; 0x5c
 8003c92:	2202      	movs	r2, #2
 8003c94:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	015a      	lsls	r2, r3, #5
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	0151      	lsls	r1, r2, #5
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	440a      	add	r2, r1
 8003cac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003cb0:	f043 0302 	orr.w	r3, r3, #2
 8003cb4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	4611      	mov	r1, r2
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f005 fada 	bl	800927a <USB_HC_Halt>
}
 8003cc6:	e2d1      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	015a      	lsls	r2, r3, #5
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	4413      	add	r3, r2
 8003cd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cda:	2b40      	cmp	r3, #64	; 0x40
 8003cdc:	d13f      	bne.n	8003d5e <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003cde:	6879      	ldr	r1, [r7, #4]
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4413      	add	r3, r2
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	440b      	add	r3, r1
 8003cec:	335d      	adds	r3, #93	; 0x5d
 8003cee:	2204      	movs	r2, #4
 8003cf0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003cf2:	6879      	ldr	r1, [r7, #4]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	4413      	add	r3, r2
 8003cfc:	00db      	lsls	r3, r3, #3
 8003cfe:	440b      	add	r3, r1
 8003d00:	333d      	adds	r3, #61	; 0x3d
 8003d02:	2201      	movs	r2, #1
 8003d04:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4413      	add	r3, r2
 8003d10:	00db      	lsls	r3, r3, #3
 8003d12:	440b      	add	r3, r1
 8003d14:	3358      	adds	r3, #88	; 0x58
 8003d16:	2200      	movs	r2, #0
 8003d18:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	015a      	lsls	r2, r3, #5
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4413      	add	r3, r2
 8003d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	0151      	lsls	r1, r2, #5
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	440a      	add	r2, r1
 8003d30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d34:	f043 0302 	orr.w	r3, r3, #2
 8003d38:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	b2d2      	uxtb	r2, r2
 8003d42:	4611      	mov	r1, r2
 8003d44:	4618      	mov	r0, r3
 8003d46:	f005 fa98 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	015a      	lsls	r2, r3, #5
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	4413      	add	r3, r2
 8003d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d56:	461a      	mov	r2, r3
 8003d58:	2340      	movs	r3, #64	; 0x40
 8003d5a:	6093      	str	r3, [r2, #8]
}
 8003d5c:	e286      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	015a      	lsls	r2, r3, #5
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	4413      	add	r3, r2
 8003d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d74:	d122      	bne.n	8003dbc <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	015a      	lsls	r2, r3, #5
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	0151      	lsls	r1, r2, #5
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	440a      	add	r2, r1
 8003d8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d90:	f043 0302 	orr.w	r3, r3, #2
 8003d94:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	4611      	mov	r1, r2
 8003da0:	4618      	mov	r0, r3
 8003da2:	f005 fa6a 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	015a      	lsls	r2, r3, #5
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	4413      	add	r3, r2
 8003dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003db2:	461a      	mov	r2, r3
 8003db4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003db8:	6093      	str	r3, [r2, #8]
}
 8003dba:	e257      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	015a      	lsls	r2, r3, #5
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d135      	bne.n	8003e3e <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	440b      	add	r3, r1
 8003de0:	3358      	adds	r3, #88	; 0x58
 8003de2:	2200      	movs	r2, #0
 8003de4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	015a      	lsls	r2, r3, #5
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	4413      	add	r3, r2
 8003dee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	0151      	lsls	r1, r2, #5
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	440a      	add	r2, r1
 8003dfc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e00:	f043 0302 	orr.w	r3, r3, #2
 8003e04:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	4611      	mov	r1, r2
 8003e10:	4618      	mov	r0, r3
 8003e12:	f005 fa32 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	015a      	lsls	r2, r3, #5
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e22:	461a      	mov	r2, r3
 8003e24:	2301      	movs	r3, #1
 8003e26:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4413      	add	r3, r2
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	440b      	add	r3, r1
 8003e36:	335d      	adds	r3, #93	; 0x5d
 8003e38:	2201      	movs	r2, #1
 8003e3a:	701a      	strb	r2, [r3, #0]
}
 8003e3c:	e216      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	015a      	lsls	r2, r3, #5
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	4413      	add	r3, r2
 8003e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 0308 	and.w	r3, r3, #8
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d12b      	bne.n	8003eac <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	015a      	lsls	r2, r3, #5
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e60:	461a      	mov	r2, r3
 8003e62:	2308      	movs	r3, #8
 8003e64:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	015a      	lsls	r2, r3, #5
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	0151      	lsls	r1, r2, #5
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	440a      	add	r2, r1
 8003e7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e80:	f043 0302 	orr.w	r3, r3, #2
 8003e84:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	b2d2      	uxtb	r2, r2
 8003e8e:	4611      	mov	r1, r2
 8003e90:	4618      	mov	r0, r3
 8003e92:	f005 f9f2 	bl	800927a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	4413      	add	r3, r2
 8003ea0:	00db      	lsls	r3, r3, #3
 8003ea2:	440b      	add	r3, r1
 8003ea4:	335d      	adds	r3, #93	; 0x5d
 8003ea6:	2205      	movs	r2, #5
 8003ea8:	701a      	strb	r2, [r3, #0]
}
 8003eaa:	e1df      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	015a      	lsls	r2, r3, #5
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f003 0310 	and.w	r3, r3, #16
 8003ebe:	2b10      	cmp	r3, #16
 8003ec0:	d135      	bne.n	8003f2e <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	4413      	add	r3, r2
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	440b      	add	r3, r1
 8003ed0:	3358      	adds	r3, #88	; 0x58
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	4613      	mov	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4413      	add	r3, r2
 8003ee0:	00db      	lsls	r3, r3, #3
 8003ee2:	440b      	add	r3, r1
 8003ee4:	335d      	adds	r3, #93	; 0x5d
 8003ee6:	2203      	movs	r2, #3
 8003ee8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	015a      	lsls	r2, r3, #5
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	68fa      	ldr	r2, [r7, #12]
 8003efa:	0151      	lsls	r1, r2, #5
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	440a      	add	r2, r1
 8003f00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f04:	f043 0302 	orr.w	r3, r3, #2
 8003f08:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	4611      	mov	r1, r2
 8003f14:	4618      	mov	r0, r3
 8003f16:	f005 f9b0 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	015a      	lsls	r2, r3, #5
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	4413      	add	r3, r2
 8003f22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f26:	461a      	mov	r2, r3
 8003f28:	2310      	movs	r3, #16
 8003f2a:	6093      	str	r3, [r2, #8]
}
 8003f2c:	e19e      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	015a      	lsls	r2, r3, #5
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	4413      	add	r3, r2
 8003f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f40:	2b80      	cmp	r3, #128	; 0x80
 8003f42:	d12b      	bne.n	8003f9c <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	015a      	lsls	r2, r3, #5
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	0151      	lsls	r1, r2, #5
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	440a      	add	r2, r1
 8003f5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f5e:	f043 0302 	orr.w	r3, r3, #2
 8003f62:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	4611      	mov	r1, r2
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f005 f983 	bl	800927a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	4413      	add	r3, r2
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	440b      	add	r3, r1
 8003f82:	335d      	adds	r3, #93	; 0x5d
 8003f84:	2206      	movs	r2, #6
 8003f86:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	015a      	lsls	r2, r3, #5
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f94:	461a      	mov	r2, r3
 8003f96:	2380      	movs	r3, #128	; 0x80
 8003f98:	6093      	str	r3, [r2, #8]
}
 8003f9a:	e167      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	015a      	lsls	r2, r3, #5
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb2:	d135      	bne.n	8004020 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4413      	add	r3, r2
 8003fbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	0151      	lsls	r1, r2, #5
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	440a      	add	r2, r1
 8003fca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fce:	f043 0302 	orr.w	r3, r3, #2
 8003fd2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	4611      	mov	r1, r2
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f005 f94b 	bl	800927a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	015a      	lsls	r2, r3, #5
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	4413      	add	r3, r2
 8003fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	2310      	movs	r3, #16
 8003ff4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	015a      	lsls	r2, r3, #5
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004002:	461a      	mov	r2, r3
 8004004:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004008:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	4613      	mov	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4413      	add	r3, r2
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	440b      	add	r3, r1
 8004018:	335d      	adds	r3, #93	; 0x5d
 800401a:	2208      	movs	r2, #8
 800401c:	701a      	strb	r2, [r3, #0]
}
 800401e:	e125      	b.n	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	015a      	lsls	r2, r3, #5
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	4413      	add	r3, r2
 8004028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b02      	cmp	r3, #2
 8004034:	f040 811a 	bne.w	800426c <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	4413      	add	r3, r2
 8004040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	0151      	lsls	r1, r2, #5
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	440a      	add	r2, r1
 800404e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004052:	f023 0302 	bic.w	r3, r3, #2
 8004056:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	68fa      	ldr	r2, [r7, #12]
 800405c:	4613      	mov	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	440b      	add	r3, r1
 8004066:	335d      	adds	r3, #93	; 0x5d
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d137      	bne.n	80040de <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800406e:	6879      	ldr	r1, [r7, #4]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	4613      	mov	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	4413      	add	r3, r2
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	440b      	add	r3, r1
 800407c:	335c      	adds	r3, #92	; 0x5c
 800407e:	2201      	movs	r2, #1
 8004080:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4613      	mov	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	440b      	add	r3, r1
 8004090:	333f      	adds	r3, #63	; 0x3f
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	2b02      	cmp	r3, #2
 8004096:	d00b      	beq.n	80040b0 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4613      	mov	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4413      	add	r3, r2
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	440b      	add	r3, r1
 80040a6:	333f      	adds	r3, #63	; 0x3f
 80040a8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	f040 80c5 	bne.w	800423a <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	4613      	mov	r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	440b      	add	r3, r1
 80040be:	3351      	adds	r3, #81	; 0x51
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	f083 0301 	eor.w	r3, r3, #1
 80040c6:	b2d8      	uxtb	r0, r3
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	440b      	add	r3, r1
 80040d6:	3351      	adds	r3, #81	; 0x51
 80040d8:	4602      	mov	r2, r0
 80040da:	701a      	strb	r2, [r3, #0]
 80040dc:	e0ad      	b.n	800423a <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	4613      	mov	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	440b      	add	r3, r1
 80040ec:	335d      	adds	r3, #93	; 0x5d
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b03      	cmp	r3, #3
 80040f2:	d10a      	bne.n	800410a <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80040f4:	6879      	ldr	r1, [r7, #4]
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	4613      	mov	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4413      	add	r3, r2
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	440b      	add	r3, r1
 8004102:	335c      	adds	r3, #92	; 0x5c
 8004104:	2202      	movs	r2, #2
 8004106:	701a      	strb	r2, [r3, #0]
 8004108:	e097      	b.n	800423a <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	4613      	mov	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	4413      	add	r3, r2
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	440b      	add	r3, r1
 8004118:	335d      	adds	r3, #93	; 0x5d
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b04      	cmp	r3, #4
 800411e:	d10a      	bne.n	8004136 <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4613      	mov	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	4413      	add	r3, r2
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	440b      	add	r3, r1
 800412e:	335c      	adds	r3, #92	; 0x5c
 8004130:	2202      	movs	r2, #2
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	e081      	b.n	800423a <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	68fa      	ldr	r2, [r7, #12]
 800413a:	4613      	mov	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	4413      	add	r3, r2
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	440b      	add	r3, r1
 8004144:	335d      	adds	r3, #93	; 0x5d
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	2b05      	cmp	r3, #5
 800414a:	d10a      	bne.n	8004162 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	4613      	mov	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	440b      	add	r3, r1
 800415a:	335c      	adds	r3, #92	; 0x5c
 800415c:	2205      	movs	r2, #5
 800415e:	701a      	strb	r2, [r3, #0]
 8004160:	e06b      	b.n	800423a <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004162:	6879      	ldr	r1, [r7, #4]
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	4613      	mov	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	4413      	add	r3, r2
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	440b      	add	r3, r1
 8004170:	335d      	adds	r3, #93	; 0x5d
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	2b06      	cmp	r3, #6
 8004176:	d00a      	beq.n	800418e <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004178:	6879      	ldr	r1, [r7, #4]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	4613      	mov	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	440b      	add	r3, r1
 8004186:	335d      	adds	r3, #93	; 0x5d
 8004188:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800418a:	2b08      	cmp	r3, #8
 800418c:	d155      	bne.n	800423a <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	68fa      	ldr	r2, [r7, #12]
 8004192:	4613      	mov	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4413      	add	r3, r2
 8004198:	00db      	lsls	r3, r3, #3
 800419a:	440b      	add	r3, r1
 800419c:	3358      	adds	r3, #88	; 0x58
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	1c59      	adds	r1, r3, #1
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	4613      	mov	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	4413      	add	r3, r2
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	4403      	add	r3, r0
 80041b0:	3358      	adds	r3, #88	; 0x58
 80041b2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80041b4:	6879      	ldr	r1, [r7, #4]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	440b      	add	r3, r1
 80041c2:	3358      	adds	r3, #88	; 0x58
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b03      	cmp	r3, #3
 80041c8:	d914      	bls.n	80041f4 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4613      	mov	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	440b      	add	r3, r1
 80041d8:	3358      	adds	r3, #88	; 0x58
 80041da:	2200      	movs	r2, #0
 80041dc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80041de:	6879      	ldr	r1, [r7, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	4613      	mov	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	440b      	add	r3, r1
 80041ec:	335c      	adds	r3, #92	; 0x5c
 80041ee:	2204      	movs	r2, #4
 80041f0:	701a      	strb	r2, [r3, #0]
 80041f2:	e009      	b.n	8004208 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80041f4:	6879      	ldr	r1, [r7, #4]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4613      	mov	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	440b      	add	r3, r1
 8004202:	335c      	adds	r3, #92	; 0x5c
 8004204:	2202      	movs	r2, #2
 8004206:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	015a      	lsls	r2, r3, #5
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	4413      	add	r3, r2
 8004210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800421e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004226:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	015a      	lsls	r2, r3, #5
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	4413      	add	r3, r2
 8004230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004234:	461a      	mov	r2, r3
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	015a      	lsls	r2, r3, #5
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	4413      	add	r3, r2
 8004242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004246:	461a      	mov	r2, r3
 8004248:	2302      	movs	r3, #2
 800424a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	b2d8      	uxtb	r0, r3
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	4613      	mov	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4413      	add	r3, r2
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	440b      	add	r3, r1
 800425e:	335c      	adds	r3, #92	; 0x5c
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	4601      	mov	r1, r0
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f007 f844 	bl	800b2f4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800426c:	bf00      	nop
 800426e:	3718      	adds	r7, #24
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b08a      	sub	sp, #40	; 0x28
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	0c5b      	lsrs	r3, r3, #17
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	091b      	lsrs	r3, r3, #4
 80042a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042a8:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d003      	beq.n	80042b8 <HCD_RXQLVL_IRQHandler+0x44>
 80042b0:	2b05      	cmp	r3, #5
 80042b2:	f000 8082 	beq.w	80043ba <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80042b6:	e083      	b.n	80043c0 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d07f      	beq.n	80043be <HCD_RXQLVL_IRQHandler+0x14a>
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	4613      	mov	r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	4413      	add	r3, r2
 80042c8:	00db      	lsls	r3, r3, #3
 80042ca:	440b      	add	r3, r1
 80042cc:	3344      	adds	r3, #68	; 0x44
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d074      	beq.n	80043be <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6818      	ldr	r0, [r3, #0]
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	4613      	mov	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4413      	add	r3, r2
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	440b      	add	r3, r1
 80042e6:	3344      	adds	r3, #68	; 0x44
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	b292      	uxth	r2, r2
 80042ee:	4619      	mov	r1, r3
 80042f0:	f004 fbfd 	bl	8008aee <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	440b      	add	r3, r1
 8004302:	3344      	adds	r3, #68	; 0x44
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	18d1      	adds	r1, r2, r3
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4403      	add	r3, r0
 8004318:	3344      	adds	r3, #68	; 0x44
 800431a:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 800431c:	6879      	ldr	r1, [r7, #4]
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4613      	mov	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	440b      	add	r3, r1
 800432a:	334c      	adds	r3, #76	; 0x4c
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	18d1      	adds	r1, r2, r3
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	4613      	mov	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	4403      	add	r3, r0
 8004340:	334c      	adds	r3, #76	; 0x4c
 8004342:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	015a      	lsls	r2, r3, #5
 8004348:	6a3b      	ldr	r3, [r7, #32]
 800434a:	4413      	add	r3, r2
 800434c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004350:	691a      	ldr	r2, [r3, #16]
 8004352:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <HCD_RXQLVL_IRQHandler+0x154>)
 8004354:	4013      	ands	r3, r2
 8004356:	2b00      	cmp	r3, #0
 8004358:	d031      	beq.n	80043be <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	015a      	lsls	r2, r3, #5
 800435e:	6a3b      	ldr	r3, [r7, #32]
 8004360:	4413      	add	r3, r2
 8004362:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004370:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004378:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	015a      	lsls	r2, r3, #5
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	4413      	add	r3, r2
 8004382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004386:	461a      	mov	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4613      	mov	r3, r2
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	4413      	add	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	440b      	add	r3, r1
 800439a:	3350      	adds	r3, #80	; 0x50
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	f083 0301 	eor.w	r3, r3, #1
 80043a2:	b2d8      	uxtb	r0, r3
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	4613      	mov	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	440b      	add	r3, r1
 80043b2:	3350      	adds	r3, #80	; 0x50
 80043b4:	4602      	mov	r2, r0
 80043b6:	701a      	strb	r2, [r3, #0]
      break;
 80043b8:	e001      	b.n	80043be <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80043ba:	bf00      	nop
 80043bc:	e000      	b.n	80043c0 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80043be:	bf00      	nop
  }
}
 80043c0:	bf00      	nop
 80043c2:	3728      	adds	r7, #40	; 0x28
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	1ff80000 	.word	0x1ff80000

080043cc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80043f8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b02      	cmp	r3, #2
 8004402:	d113      	bne.n	800442c <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b01      	cmp	r3, #1
 800440c:	d10a      	bne.n	8004424 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699a      	ldr	r2, [r3, #24]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800441c:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f006 ff4c 	bl	800b2bc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f043 0302 	orr.w	r3, r3, #2
 800442a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b08      	cmp	r3, #8
 8004434:	d147      	bne.n	80044c6 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	f043 0308 	orr.w	r3, r3, #8
 800443c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f003 0304 	and.w	r3, r3, #4
 8004444:	2b04      	cmp	r3, #4
 8004446:	d129      	bne.n	800449c <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	2b02      	cmp	r3, #2
 800444e:	d113      	bne.n	8004478 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004456:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800445a:	d106      	bne.n	800446a <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2102      	movs	r1, #2
 8004462:	4618      	mov	r0, r3
 8004464:	f004 fc40 	bl	8008ce8 <USB_InitFSLSPClkSel>
 8004468:	e011      	b.n	800448e <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2101      	movs	r1, #1
 8004470:	4618      	mov	r0, r3
 8004472:	f004 fc39 	bl	8008ce8 <USB_InitFSLSPClkSel>
 8004476:	e00a      	b.n	800448e <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d106      	bne.n	800448e <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004486:	461a      	mov	r2, r3
 8004488:	f64e 2360 	movw	r3, #60000	; 0xea60
 800448c:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f006 ff3e 	bl	800b310 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f006 ff11 	bl	800b2bc <HAL_HCD_Connect_Callback>
 800449a:	e014      	b.n	80044c6 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f006 ff45 	bl	800b32c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80044b0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80044b4:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699a      	ldr	r2, [r3, #24]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80044c4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0320 	and.w	r3, r3, #32
 80044cc:	2b20      	cmp	r3, #32
 80044ce:	d103      	bne.n	80044d8 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f043 0320 	orr.w	r3, r3, #32
 80044d6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80044de:	461a      	mov	r2, r3
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	6013      	str	r3, [r2, #0]
}
 80044e4:	bf00      	nop
 80044e6:	3718      	adds	r7, #24
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e081      	b.n	8004602 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d106      	bne.n	8004518 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fc f9e8 	bl	80008e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2224      	movs	r2, #36	; 0x24
 800451c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800453c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800454c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d107      	bne.n	8004566 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689a      	ldr	r2, [r3, #8]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004562:	609a      	str	r2, [r3, #8]
 8004564:	e006      	b.n	8004574 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004572:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	2b02      	cmp	r3, #2
 800457a:	d104      	bne.n	8004586 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004584:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	6812      	ldr	r2, [r2, #0]
 8004590:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004594:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004598:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68da      	ldr	r2, [r3, #12]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	691a      	ldr	r2, [r3, #16]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	ea42 0103 	orr.w	r1, r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	021a      	lsls	r2, r3, #8
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69d9      	ldr	r1, [r3, #28]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a1a      	ldr	r2, [r3, #32]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	430a      	orrs	r2, r1
 80045d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af02      	add	r7, sp, #8
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	4608      	mov	r0, r1
 8004616:	4611      	mov	r1, r2
 8004618:	461a      	mov	r2, r3
 800461a:	4603      	mov	r3, r0
 800461c:	817b      	strh	r3, [r7, #10]
 800461e:	460b      	mov	r3, r1
 8004620:	813b      	strh	r3, [r7, #8]
 8004622:	4613      	mov	r3, r2
 8004624:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b20      	cmp	r3, #32
 8004630:	f040 80f9 	bne.w	8004826 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d002      	beq.n	8004640 <HAL_I2C_Mem_Write+0x34>
 800463a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800463c:	2b00      	cmp	r3, #0
 800463e:	d105      	bne.n	800464c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004646:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e0ed      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_I2C_Mem_Write+0x4e>
 8004656:	2302      	movs	r3, #2
 8004658:	e0e6      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004662:	f7fe f80b 	bl	800267c <HAL_GetTick>
 8004666:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	9300      	str	r3, [sp, #0]
 800466c:	2319      	movs	r3, #25
 800466e:	2201      	movs	r2, #1
 8004670:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004674:	68f8      	ldr	r0, [r7, #12]
 8004676:	f000 f955 	bl	8004924 <I2C_WaitOnFlagUntilTimeout>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d001      	beq.n	8004684 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e0d1      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2221      	movs	r2, #33	; 0x21
 8004688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2240      	movs	r2, #64	; 0x40
 8004690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a3a      	ldr	r2, [r7, #32]
 800469e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80046a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046ac:	88f8      	ldrh	r0, [r7, #6]
 80046ae:	893a      	ldrh	r2, [r7, #8]
 80046b0:	8979      	ldrh	r1, [r7, #10]
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	9301      	str	r3, [sp, #4]
 80046b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b8:	9300      	str	r3, [sp, #0]
 80046ba:	4603      	mov	r3, r0
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f000 f8b9 	bl	8004834 <I2C_RequestMemoryWrite>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e0a9      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d8:	b29b      	uxth	r3, r3
 80046da:	2bff      	cmp	r3, #255	; 0xff
 80046dc:	d90e      	bls.n	80046fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	22ff      	movs	r2, #255	; 0xff
 80046e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	8979      	ldrh	r1, [r7, #10]
 80046ec:	2300      	movs	r3, #0
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f000 fa37 	bl	8004b68 <I2C_TransferConfig>
 80046fa:	e00f      	b.n	800471c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800470a:	b2da      	uxtb	r2, r3
 800470c:	8979      	ldrh	r1, [r7, #10]
 800470e:	2300      	movs	r3, #0
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f000 fa26 	bl	8004b68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f000 f93f 	bl	80049a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e07b      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004734:	781a      	ldrb	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	1c5a      	adds	r2, r3, #1
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800474a:	b29b      	uxth	r3, r3
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004764:	b29b      	uxth	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d034      	beq.n	80047d4 <HAL_I2C_Mem_Write+0x1c8>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800476e:	2b00      	cmp	r3, #0
 8004770:	d130      	bne.n	80047d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004778:	2200      	movs	r2, #0
 800477a:	2180      	movs	r1, #128	; 0x80
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f000 f8d1 	bl	8004924 <I2C_WaitOnFlagUntilTimeout>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e04d      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004790:	b29b      	uxth	r3, r3
 8004792:	2bff      	cmp	r3, #255	; 0xff
 8004794:	d90e      	bls.n	80047b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	22ff      	movs	r2, #255	; 0xff
 800479a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	8979      	ldrh	r1, [r7, #10]
 80047a4:	2300      	movs	r3, #0
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 f9db 	bl	8004b68 <I2C_TransferConfig>
 80047b2:	e00f      	b.n	80047d4 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b8:	b29a      	uxth	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	8979      	ldrh	r1, [r7, #10]
 80047c6:	2300      	movs	r3, #0
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 f9ca 	bl	8004b68 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d19e      	bne.n	800471c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 f91e 	bl	8004a24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e01a      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2220      	movs	r2, #32
 80047f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	6859      	ldr	r1, [r3, #4]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	4b0a      	ldr	r3, [pc, #40]	; (8004830 <HAL_I2C_Mem_Write+0x224>)
 8004806:	400b      	ands	r3, r1
 8004808:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2220      	movs	r2, #32
 800480e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	e000      	b.n	8004828 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004826:	2302      	movs	r3, #2
  }
}
 8004828:	4618      	mov	r0, r3
 800482a:	3718      	adds	r7, #24
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	fe00e800 	.word	0xfe00e800

08004834 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af02      	add	r7, sp, #8
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	4608      	mov	r0, r1
 800483e:	4611      	mov	r1, r2
 8004840:	461a      	mov	r2, r3
 8004842:	4603      	mov	r3, r0
 8004844:	817b      	strh	r3, [r7, #10]
 8004846:	460b      	mov	r3, r1
 8004848:	813b      	strh	r3, [r7, #8]
 800484a:	4613      	mov	r3, r2
 800484c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800484e:	88fb      	ldrh	r3, [r7, #6]
 8004850:	b2da      	uxtb	r2, r3
 8004852:	8979      	ldrh	r1, [r7, #10]
 8004854:	4b20      	ldr	r3, [pc, #128]	; (80048d8 <I2C_RequestMemoryWrite+0xa4>)
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f000 f983 	bl	8004b68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004862:	69fa      	ldr	r2, [r7, #28]
 8004864:	69b9      	ldr	r1, [r7, #24]
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 f89c 	bl	80049a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e02c      	b.n	80048d0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004876:	88fb      	ldrh	r3, [r7, #6]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d105      	bne.n	8004888 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800487c:	893b      	ldrh	r3, [r7, #8]
 800487e:	b2da      	uxtb	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	629a      	str	r2, [r3, #40]	; 0x28
 8004886:	e015      	b.n	80048b4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004888:	893b      	ldrh	r3, [r7, #8]
 800488a:	0a1b      	lsrs	r3, r3, #8
 800488c:	b29b      	uxth	r3, r3
 800488e:	b2da      	uxtb	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004896:	69fa      	ldr	r2, [r7, #28]
 8004898:	69b9      	ldr	r1, [r7, #24]
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f882 	bl	80049a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e012      	b.n	80048d0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048aa:	893b      	ldrh	r3, [r7, #8]
 80048ac:	b2da      	uxtb	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	9300      	str	r3, [sp, #0]
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	2200      	movs	r2, #0
 80048bc:	2180      	movs	r1, #128	; 0x80
 80048be:	68f8      	ldr	r0, [r7, #12]
 80048c0:	f000 f830 	bl	8004924 <I2C_WaitOnFlagUntilTimeout>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d001      	beq.n	80048ce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e000      	b.n	80048d0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3710      	adds	r7, #16
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	80002000 	.word	0x80002000

080048dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	699b      	ldr	r3, [r3, #24]
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d103      	bne.n	80048fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2200      	movs	r2, #0
 80048f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b01      	cmp	r3, #1
 8004906:	d007      	beq.n	8004918 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	699a      	ldr	r2, [r3, #24]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f042 0201 	orr.w	r2, r2, #1
 8004916:	619a      	str	r2, [r3, #24]
  }
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	603b      	str	r3, [r7, #0]
 8004930:	4613      	mov	r3, r2
 8004932:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004934:	e022      	b.n	800497c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493c:	d01e      	beq.n	800497c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493e:	f7fd fe9d 	bl	800267c <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	429a      	cmp	r2, r3
 800494c:	d302      	bcc.n	8004954 <I2C_WaitOnFlagUntilTimeout+0x30>
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d113      	bne.n	800497c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004958:	f043 0220 	orr.w	r2, r3, #32
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2220      	movs	r2, #32
 8004964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e00f      	b.n	800499c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699a      	ldr	r2, [r3, #24]
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	4013      	ands	r3, r2
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	429a      	cmp	r2, r3
 800498a:	bf0c      	ite	eq
 800498c:	2301      	moveq	r3, #1
 800498e:	2300      	movne	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	461a      	mov	r2, r3
 8004994:	79fb      	ldrb	r3, [r7, #7]
 8004996:	429a      	cmp	r2, r3
 8004998:	d0cd      	beq.n	8004936 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800499a:	2300      	movs	r3, #0
}
 800499c:	4618      	mov	r0, r3
 800499e:	3710      	adds	r7, #16
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049b0:	e02c      	b.n	8004a0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	68b9      	ldr	r1, [r7, #8]
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 f870 	bl	8004a9c <I2C_IsAcknowledgeFailed>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e02a      	b.n	8004a1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049cc:	d01e      	beq.n	8004a0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ce:	f7fd fe55 	bl	800267c <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d302      	bcc.n	80049e4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d113      	bne.n	8004a0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e8:	f043 0220 	orr.w	r2, r3, #32
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2220      	movs	r2, #32
 80049f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e007      	b.n	8004a1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d1cb      	bne.n	80049b2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a30:	e028      	b.n	8004a84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	68b9      	ldr	r1, [r7, #8]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 f830 	bl	8004a9c <I2C_IsAcknowledgeFailed>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e026      	b.n	8004a94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a46:	f7fd fe19 	bl	800267c <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	68ba      	ldr	r2, [r7, #8]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d302      	bcc.n	8004a5c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d113      	bne.n	8004a84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a60:	f043 0220 	orr.w	r2, r3, #32
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e007      	b.n	8004a94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b20      	cmp	r3, #32
 8004a90:	d1cf      	bne.n	8004a32 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	f003 0310 	and.w	r3, r3, #16
 8004ab2:	2b10      	cmp	r3, #16
 8004ab4:	d151      	bne.n	8004b5a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ab6:	e022      	b.n	8004afe <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abe:	d01e      	beq.n	8004afe <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ac0:	f7fd fddc 	bl	800267c <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d302      	bcc.n	8004ad6 <I2C_IsAcknowledgeFailed+0x3a>
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d113      	bne.n	8004afe <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ada:	f043 0220 	orr.w	r2, r3, #32
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2220      	movs	r2, #32
 8004ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e02e      	b.n	8004b5c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	f003 0320 	and.w	r3, r3, #32
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	d1d5      	bne.n	8004ab8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2210      	movs	r2, #16
 8004b12:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f7ff fedd 	bl	80048dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6859      	ldr	r1, [r3, #4]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	4b0d      	ldr	r3, [pc, #52]	; (8004b64 <I2C_IsAcknowledgeFailed+0xc8>)
 8004b2e:	400b      	ands	r3, r1
 8004b30:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b36:	f043 0204 	orr.w	r2, r3, #4
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2220      	movs	r2, #32
 8004b42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e000      	b.n	8004b5c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	fe00e800 	.word	0xfe00e800

08004b68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	607b      	str	r3, [r7, #4]
 8004b72:	460b      	mov	r3, r1
 8004b74:	817b      	strh	r3, [r7, #10]
 8004b76:	4613      	mov	r3, r2
 8004b78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	0d5b      	lsrs	r3, r3, #21
 8004b84:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004b88:	4b0d      	ldr	r3, [pc, #52]	; (8004bc0 <I2C_TransferConfig+0x58>)
 8004b8a:	430b      	orrs	r3, r1
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	ea02 0103 	and.w	r1, r2, r3
 8004b92:	897b      	ldrh	r3, [r7, #10]
 8004b94:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004b98:	7a7b      	ldrb	r3, [r7, #9]
 8004b9a:	041b      	lsls	r3, r3, #16
 8004b9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	431a      	orrs	r2, r3
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	431a      	orrs	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004bb2:	bf00      	nop
 8004bb4:	3714      	adds	r7, #20
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	03ff63ff 	.word	0x03ff63ff

08004bc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b20      	cmp	r3, #32
 8004bd8:	d138      	bne.n	8004c4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e032      	b.n	8004c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2224      	movs	r2, #36	; 0x24
 8004bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0201 	bic.w	r2, r2, #1
 8004c06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	6819      	ldr	r1, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	e000      	b.n	8004c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c4c:	2302      	movs	r3, #2
  }
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b085      	sub	sp, #20
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
 8004c62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b20      	cmp	r3, #32
 8004c6e:	d139      	bne.n	8004ce4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e033      	b.n	8004ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2224      	movs	r2, #36	; 0x24
 8004c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0201 	bic.w	r2, r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004cac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	021b      	lsls	r3, r3, #8
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0201 	orr.w	r2, r2, #1
 8004cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	e000      	b.n	8004ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ce4:	2302      	movs	r3, #2
  }
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3714      	adds	r7, #20
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b086      	sub	sp, #24
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e0af      	b.n	8004e66 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fb fe90 	bl	8000a40 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0201 	bic.w	r2, r2, #1
 8004d36:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004d38:	2300      	movs	r3, #0
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	e00a      	b.n	8004d54 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	3304      	adds	r3, #4
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4413      	add	r3, r2
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	3301      	adds	r3, #1
 8004d52:	617b      	str	r3, [r7, #20]
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	2b0f      	cmp	r3, #15
 8004d58:	d9f1      	bls.n	8004d3e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f042 0204 	orr.w	r2, r2, #4
 8004d68:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	4b3f      	ldr	r3, [pc, #252]	; (8004e70 <HAL_LCD_Init+0x17c>)
 8004d72:	4013      	ands	r3, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6851      	ldr	r1, [r2, #4]
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	6892      	ldr	r2, [r2, #8]
 8004d7c:	4311      	orrs	r1, r2
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004d82:	4311      	orrs	r1, r2
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004d88:	4311      	orrs	r1, r2
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	69d2      	ldr	r2, [r2, #28]
 8004d8e:	4311      	orrs	r1, r2
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	6a12      	ldr	r2, [r2, #32]
 8004d94:	4311      	orrs	r1, r2
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	6992      	ldr	r2, [r2, #24]
 8004d9a:	4311      	orrs	r1, r2
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004da0:	4311      	orrs	r1, r2
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	6812      	ldr	r2, [r2, #0]
 8004da6:	430b      	orrs	r3, r1
 8004da8:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 f8f1 	bl	8004f92 <LCD_WaitForSynchro>
 8004db0:	4603      	mov	r3, r0
 8004db2:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8004db4:	7cfb      	ldrb	r3, [r7, #19]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_LCD_Init+0xca>
  {
    return status;
 8004dba:	7cfb      	ldrb	r3, [r7, #19]
 8004dbc:	e053      	b.n	8004e66 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	430a      	orrs	r2, r1
 8004de4:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0201 	orr.w	r2, r2, #1
 8004df4:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004df6:	f7fd fc41 	bl	800267c <HAL_GetTick>
 8004dfa:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8004dfc:	e00c      	b.n	8004e18 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004dfe:	f7fd fc3d 	bl	800267c <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e0c:	d904      	bls.n	8004e18 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2208      	movs	r2, #8
 8004e12:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e026      	b.n	8004e66 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 0301 	and.w	r3, r3, #1
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d1eb      	bne.n	8004dfe <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004e26:	f7fd fc29 	bl	800267c <HAL_GetTick>
 8004e2a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004e2c:	e00c      	b.n	8004e48 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004e2e:	f7fd fc25 	bl	800267c <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e3c:	d904      	bls.n	8004e48 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2210      	movs	r2, #16
 8004e42:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e00e      	b.n	8004e66 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f003 0310 	and.w	r3, r3, #16
 8004e52:	2b10      	cmp	r3, #16
 8004e54:	d1eb      	bne.n	8004e2e <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8004e64:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3718      	adds	r7, #24
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	fc00000e 	.word	0xfc00000e

08004e74 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e86:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8004e88:	7cbb      	ldrb	r3, [r7, #18]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d002      	beq.n	8004e94 <HAL_LCD_Clear+0x20>
 8004e8e:	7cbb      	ldrb	r3, [r7, #18]
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d140      	bne.n	8004f16 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d101      	bne.n	8004ea2 <HAL_LCD_Clear+0x2e>
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	e03a      	b.n	8004f18 <HAL_LCD_Clear+0xa4>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2202      	movs	r2, #2
 8004eae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8004eb2:	f7fd fbe3 	bl	800267c <HAL_GetTick>
 8004eb6:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8004eb8:	e010      	b.n	8004edc <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004eba:	f7fd fbdf 	bl	800267c <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ec8:	d908      	bls.n	8004edc <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2202      	movs	r2, #2
 8004ece:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e01d      	b.n	8004f18 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f003 0304 	and.w	r3, r3, #4
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	d0e7      	beq.n	8004eba <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004eea:	2300      	movs	r3, #0
 8004eec:	617b      	str	r3, [r7, #20]
 8004eee:	e00a      	b.n	8004f06 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	4413      	add	r3, r2
 8004efc:	2200      	movs	r2, #0
 8004efe:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	3301      	adds	r3, #1
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b0f      	cmp	r3, #15
 8004f0a:	d9f1      	bls.n	8004ef0 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f000 f807 	bl	8004f20 <HAL_LCD_UpdateDisplayRequest>
 8004f12:	4603      	mov	r3, r0
 8004f14:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8004f16:	7cfb      	ldrb	r3, [r7, #19]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2208      	movs	r2, #8
 8004f2e:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689a      	ldr	r2, [r3, #8]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f042 0204 	orr.w	r2, r2, #4
 8004f3e:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004f40:	f7fd fb9c 	bl	800267c <HAL_GetTick>
 8004f44:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8004f46:	e010      	b.n	8004f6a <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004f48:	f7fd fb98 	bl	800267c <HAL_GetTick>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f56:	d908      	bls.n	8004f6a <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2204      	movs	r2, #4
 8004f5c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e00f      	b.n	8004f8a <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 0308 	and.w	r3, r3, #8
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	d1e7      	bne.n	8004f48 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b084      	sub	sp, #16
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004f9a:	f7fd fb6f 	bl	800267c <HAL_GetTick>
 8004f9e:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8004fa0:	e00c      	b.n	8004fbc <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004fa2:	f7fd fb6b 	bl	800267c <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fb0:	d904      	bls.n	8004fbc <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e007      	b.n	8004fcc <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 0320 	and.w	r3, r3, #32
 8004fc6:	2b20      	cmp	r3, #32
 8004fc8:	d1eb      	bne.n	8004fa2 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fd8:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a04      	ldr	r2, [pc, #16]	; (8004ff0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fe2:	6013      	str	r3, [r2, #0]
}
 8004fe4:	bf00      	nop
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40007000 	.word	0x40007000

08004ff4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004ff8:	4b04      	ldr	r3, [pc, #16]	; (800500c <HAL_PWREx_GetVoltageRange+0x18>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005000:	4618      	mov	r0, r3
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	40007000 	.word	0x40007000

08005010 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800501e:	d130      	bne.n	8005082 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005020:	4b23      	ldr	r3, [pc, #140]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005028:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800502c:	d038      	beq.n	80050a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800502e:	4b20      	ldr	r3, [pc, #128]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005036:	4a1e      	ldr	r2, [pc, #120]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005038:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800503c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800503e:	4b1d      	ldr	r3, [pc, #116]	; (80050b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2232      	movs	r2, #50	; 0x32
 8005044:	fb02 f303 	mul.w	r3, r2, r3
 8005048:	4a1b      	ldr	r2, [pc, #108]	; (80050b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800504a:	fba2 2303 	umull	r2, r3, r2, r3
 800504e:	0c9b      	lsrs	r3, r3, #18
 8005050:	3301      	adds	r3, #1
 8005052:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005054:	e002      	b.n	800505c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3b01      	subs	r3, #1
 800505a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800505c:	4b14      	ldr	r3, [pc, #80]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005064:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005068:	d102      	bne.n	8005070 <HAL_PWREx_ControlVoltageScaling+0x60>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1f2      	bne.n	8005056 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005070:	4b0f      	ldr	r3, [pc, #60]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800507c:	d110      	bne.n	80050a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e00f      	b.n	80050a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005082:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800508a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800508e:	d007      	beq.n	80050a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005090:	4b07      	ldr	r3, [pc, #28]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005098:	4a05      	ldr	r2, [pc, #20]	; (80050b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800509a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800509e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40007000 	.word	0x40007000
 80050b4:	20000018 	.word	0x20000018
 80050b8:	431bde83 	.word	0x431bde83

080050bc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80050c0:	4b05      	ldr	r3, [pc, #20]	; (80050d8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	4a04      	ldr	r2, [pc, #16]	; (80050d8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80050c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050ca:	6053      	str	r3, [r2, #4]
}
 80050cc:	bf00      	nop
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	40007000 	.word	0x40007000

080050dc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af02      	add	r7, sp, #8
 80050e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80050e4:	f7fd faca 	bl	800267c <HAL_GetTick>
 80050e8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e06f      	b.n	80051d4 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_QSPI_Init+0x28>
 8005100:	2302      	movs	r3, #2
 8005102:	e067      	b.n	80051d4 <HAL_QSPI_Init+0xf8>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005112:	b2db      	uxtb	r3, r3
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10b      	bne.n	8005130 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f7fc faff 	bl	8001724 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005126:	f241 3188 	movw	r1, #5000	; 0x1388
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f858 	bl	80051e0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	3b01      	subs	r3, #1
 8005140:	021a      	lsls	r2, r3, #8
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	2120      	movs	r1, #32
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f850 	bl	80051fc <QSPI_WaitFlagStateUntilTimeout>
 800515c:	4603      	mov	r3, r0
 800515e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005160:	7afb      	ldrb	r3, [r7, #11]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d131      	bne.n	80051ca <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005170:	f023 0310 	bic.w	r3, r3, #16
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6852      	ldr	r2, [r2, #4]
 8005178:	0611      	lsls	r1, r2, #24
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	68d2      	ldr	r2, [r2, #12]
 800517e:	4311      	orrs	r1, r2
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	6812      	ldr	r2, [r2, #0]
 8005184:	430b      	orrs	r3, r1
 8005186:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	4b13      	ldr	r3, [pc, #76]	; (80051dc <HAL_QSPI_Init+0x100>)
 8005190:	4013      	ands	r3, r2
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6912      	ldr	r2, [r2, #16]
 8005196:	0411      	lsls	r1, r2, #16
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6952      	ldr	r2, [r2, #20]
 800519c:	4311      	orrs	r1, r2
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	6992      	ldr	r2, [r2, #24]
 80051a2:	4311      	orrs	r1, r2
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	6812      	ldr	r2, [r2, #0]
 80051a8:	430b      	orrs	r3, r1
 80051aa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80051d2:	7afb      	ldrb	r3, [r7, #11]
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	ffe0f8fe 	.word	0xffe0f8fe

080051e0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	683a      	ldr	r2, [r7, #0]
 80051ee:	641a      	str	r2, [r3, #64]	; 0x40
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	603b      	str	r3, [r7, #0]
 8005208:	4613      	mov	r3, r2
 800520a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800520c:	e01a      	b.n	8005244 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005214:	d016      	beq.n	8005244 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005216:	f7fd fa31 	bl	800267c <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	429a      	cmp	r2, r3
 8005224:	d302      	bcc.n	800522c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2204      	movs	r2, #4
 8005230:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005238:	f043 0201 	orr.w	r2, r3, #1
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e00e      	b.n	8005262 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689a      	ldr	r2, [r3, #8]
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	4013      	ands	r3, r2
 800524e:	2b00      	cmp	r3, #0
 8005250:	bf14      	ite	ne
 8005252:	2301      	movne	r3, #1
 8005254:	2300      	moveq	r3, #0
 8005256:	b2db      	uxtb	r3, r3
 8005258:	461a      	mov	r2, r3
 800525a:	79fb      	ldrb	r3, [r7, #7]
 800525c:	429a      	cmp	r2, r3
 800525e:	d1d6      	bne.n	800520e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
	...

0800526c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b088      	sub	sp, #32
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e39d      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800527e:	4ba4      	ldr	r3, [pc, #656]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 030c 	and.w	r3, r3, #12
 8005286:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005288:	4ba1      	ldr	r3, [pc, #644]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f003 0303 	and.w	r3, r3, #3
 8005290:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0310 	and.w	r3, r3, #16
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 80e1 	beq.w	8005462 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d007      	beq.n	80052b6 <HAL_RCC_OscConfig+0x4a>
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	2b0c      	cmp	r3, #12
 80052aa:	f040 8088 	bne.w	80053be <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	f040 8084 	bne.w	80053be <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80052b6:	4b96      	ldr	r3, [pc, #600]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d005      	beq.n	80052ce <HAL_RCC_OscConfig+0x62>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e375      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1a      	ldr	r2, [r3, #32]
 80052d2:	4b8f      	ldr	r3, [pc, #572]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0308 	and.w	r3, r3, #8
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d004      	beq.n	80052e8 <HAL_RCC_OscConfig+0x7c>
 80052de:	4b8c      	ldr	r3, [pc, #560]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052e6:	e005      	b.n	80052f4 <HAL_RCC_OscConfig+0x88>
 80052e8:	4b89      	ldr	r3, [pc, #548]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80052ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052ee:	091b      	lsrs	r3, r3, #4
 80052f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d223      	bcs.n	8005340 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a1b      	ldr	r3, [r3, #32]
 80052fc:	4618      	mov	r0, r3
 80052fe:	f000 fd09 	bl	8005d14 <RCC_SetFlashLatencyFromMSIRange>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e356      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800530c:	4b80      	ldr	r3, [pc, #512]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a7f      	ldr	r2, [pc, #508]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005312:	f043 0308 	orr.w	r3, r3, #8
 8005316:	6013      	str	r3, [r2, #0]
 8005318:	4b7d      	ldr	r3, [pc, #500]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	497a      	ldr	r1, [pc, #488]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005326:	4313      	orrs	r3, r2
 8005328:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800532a:	4b79      	ldr	r3, [pc, #484]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	4975      	ldr	r1, [pc, #468]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800533a:	4313      	orrs	r3, r2
 800533c:	604b      	str	r3, [r1, #4]
 800533e:	e022      	b.n	8005386 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005340:	4b73      	ldr	r3, [pc, #460]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a72      	ldr	r2, [pc, #456]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005346:	f043 0308 	orr.w	r3, r3, #8
 800534a:	6013      	str	r3, [r2, #0]
 800534c:	4b70      	ldr	r3, [pc, #448]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	496d      	ldr	r1, [pc, #436]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800535a:	4313      	orrs	r3, r2
 800535c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800535e:	4b6c      	ldr	r3, [pc, #432]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	69db      	ldr	r3, [r3, #28]
 800536a:	021b      	lsls	r3, r3, #8
 800536c:	4968      	ldr	r1, [pc, #416]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800536e:	4313      	orrs	r3, r2
 8005370:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	4618      	mov	r0, r3
 8005378:	f000 fccc 	bl	8005d14 <RCC_SetFlashLatencyFromMSIRange>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d001      	beq.n	8005386 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e319      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005386:	f000 fc03 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 800538a:	4601      	mov	r1, r0
 800538c:	4b60      	ldr	r3, [pc, #384]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	091b      	lsrs	r3, r3, #4
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	4a5f      	ldr	r2, [pc, #380]	; (8005514 <HAL_RCC_OscConfig+0x2a8>)
 8005398:	5cd3      	ldrb	r3, [r2, r3]
 800539a:	f003 031f 	and.w	r3, r3, #31
 800539e:	fa21 f303 	lsr.w	r3, r1, r3
 80053a2:	4a5d      	ldr	r2, [pc, #372]	; (8005518 <HAL_RCC_OscConfig+0x2ac>)
 80053a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80053a6:	4b5d      	ldr	r3, [pc, #372]	; (800551c <HAL_RCC_OscConfig+0x2b0>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fd f91a 	bl	80025e4 <HAL_InitTick>
 80053b0:	4603      	mov	r3, r0
 80053b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80053b4:	7bfb      	ldrb	r3, [r7, #15]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d052      	beq.n	8005460 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80053ba:	7bfb      	ldrb	r3, [r7, #15]
 80053bc:	e2fd      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d032      	beq.n	800542c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80053c6:	4b52      	ldr	r3, [pc, #328]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a51      	ldr	r2, [pc, #324]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80053cc:	f043 0301 	orr.w	r3, r3, #1
 80053d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80053d2:	f7fd f953 	bl	800267c <HAL_GetTick>
 80053d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053d8:	e008      	b.n	80053ec <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053da:	f7fd f94f 	bl	800267c <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d901      	bls.n	80053ec <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e2e6      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053ec:	4b48      	ldr	r3, [pc, #288]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0302 	and.w	r3, r3, #2
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0f0      	beq.n	80053da <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053f8:	4b45      	ldr	r3, [pc, #276]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a44      	ldr	r2, [pc, #272]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80053fe:	f043 0308 	orr.w	r3, r3, #8
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	4b42      	ldr	r3, [pc, #264]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	493f      	ldr	r1, [pc, #252]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005412:	4313      	orrs	r3, r2
 8005414:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005416:	4b3e      	ldr	r3, [pc, #248]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	021b      	lsls	r3, r3, #8
 8005424:	493a      	ldr	r1, [pc, #232]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005426:	4313      	orrs	r3, r2
 8005428:	604b      	str	r3, [r1, #4]
 800542a:	e01a      	b.n	8005462 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800542c:	4b38      	ldr	r3, [pc, #224]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a37      	ldr	r2, [pc, #220]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005432:	f023 0301 	bic.w	r3, r3, #1
 8005436:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005438:	f7fd f920 	bl	800267c <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005440:	f7fd f91c 	bl	800267c <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e2b3      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005452:	4b2f      	ldr	r3, [pc, #188]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1f0      	bne.n	8005440 <HAL_RCC_OscConfig+0x1d4>
 800545e:	e000      	b.n	8005462 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005460:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d074      	beq.n	8005558 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d005      	beq.n	8005480 <HAL_RCC_OscConfig+0x214>
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	2b0c      	cmp	r3, #12
 8005478:	d10e      	bne.n	8005498 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	2b03      	cmp	r3, #3
 800547e:	d10b      	bne.n	8005498 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005480:	4b23      	ldr	r3, [pc, #140]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d064      	beq.n	8005556 <HAL_RCC_OscConfig+0x2ea>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d160      	bne.n	8005556 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e290      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054a0:	d106      	bne.n	80054b0 <HAL_RCC_OscConfig+0x244>
 80054a2:	4b1b      	ldr	r3, [pc, #108]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a1a      	ldr	r2, [pc, #104]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ac:	6013      	str	r3, [r2, #0]
 80054ae:	e01d      	b.n	80054ec <HAL_RCC_OscConfig+0x280>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054b8:	d10c      	bne.n	80054d4 <HAL_RCC_OscConfig+0x268>
 80054ba:	4b15      	ldr	r3, [pc, #84]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a14      	ldr	r2, [pc, #80]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	4b12      	ldr	r3, [pc, #72]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a11      	ldr	r2, [pc, #68]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054d0:	6013      	str	r3, [r2, #0]
 80054d2:	e00b      	b.n	80054ec <HAL_RCC_OscConfig+0x280>
 80054d4:	4b0e      	ldr	r3, [pc, #56]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a0d      	ldr	r2, [pc, #52]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054de:	6013      	str	r3, [r2, #0]
 80054e0:	4b0b      	ldr	r3, [pc, #44]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a0a      	ldr	r2, [pc, #40]	; (8005510 <HAL_RCC_OscConfig+0x2a4>)
 80054e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01c      	beq.n	800552e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f4:	f7fd f8c2 	bl	800267c <HAL_GetTick>
 80054f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054fa:	e011      	b.n	8005520 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054fc:	f7fd f8be 	bl	800267c <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b64      	cmp	r3, #100	; 0x64
 8005508:	d90a      	bls.n	8005520 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e255      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000
 8005514:	0800d460 	.word	0x0800d460
 8005518:	20000018 	.word	0x20000018
 800551c:	2000001c 	.word	0x2000001c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005520:	4bae      	ldr	r3, [pc, #696]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d0e7      	beq.n	80054fc <HAL_RCC_OscConfig+0x290>
 800552c:	e014      	b.n	8005558 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800552e:	f7fd f8a5 	bl	800267c <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005536:	f7fd f8a1 	bl	800267c <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b64      	cmp	r3, #100	; 0x64
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e238      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005548:	4ba4      	ldr	r3, [pc, #656]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1f0      	bne.n	8005536 <HAL_RCC_OscConfig+0x2ca>
 8005554:	e000      	b.n	8005558 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005556:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d060      	beq.n	8005626 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	2b04      	cmp	r3, #4
 8005568:	d005      	beq.n	8005576 <HAL_RCC_OscConfig+0x30a>
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	2b0c      	cmp	r3, #12
 800556e:	d119      	bne.n	80055a4 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	2b02      	cmp	r3, #2
 8005574:	d116      	bne.n	80055a4 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005576:	4b99      	ldr	r3, [pc, #612]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800557e:	2b00      	cmp	r3, #0
 8005580:	d005      	beq.n	800558e <HAL_RCC_OscConfig+0x322>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e215      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800558e:	4b93      	ldr	r3, [pc, #588]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	061b      	lsls	r3, r3, #24
 800559c:	498f      	ldr	r1, [pc, #572]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055a2:	e040      	b.n	8005626 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d023      	beq.n	80055f4 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055ac:	4b8b      	ldr	r3, [pc, #556]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a8a      	ldr	r2, [pc, #552]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80055b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b8:	f7fd f860 	bl	800267c <HAL_GetTick>
 80055bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055be:	e008      	b.n	80055d2 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055c0:	f7fd f85c 	bl	800267c <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d901      	bls.n	80055d2 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e1f3      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055d2:	4b82      	ldr	r3, [pc, #520]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d0f0      	beq.n	80055c0 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055de:	4b7f      	ldr	r3, [pc, #508]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	061b      	lsls	r3, r3, #24
 80055ec:	497b      	ldr	r1, [pc, #492]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	604b      	str	r3, [r1, #4]
 80055f2:	e018      	b.n	8005626 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055f4:	4b79      	ldr	r3, [pc, #484]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a78      	ldr	r2, [pc, #480]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80055fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005600:	f7fd f83c 	bl	800267c <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005608:	f7fd f838 	bl	800267c <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e1cf      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800561a:	4b70      	ldr	r3, [pc, #448]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1f0      	bne.n	8005608 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0308 	and.w	r3, r3, #8
 800562e:	2b00      	cmp	r3, #0
 8005630:	d03c      	beq.n	80056ac <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d01c      	beq.n	8005674 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800563a:	4b68      	ldr	r3, [pc, #416]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800563c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005640:	4a66      	ldr	r2, [pc, #408]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005642:	f043 0301 	orr.w	r3, r3, #1
 8005646:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800564a:	f7fd f817 	bl	800267c <HAL_GetTick>
 800564e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005650:	e008      	b.n	8005664 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005652:	f7fd f813 	bl	800267c <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d901      	bls.n	8005664 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e1aa      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005664:	4b5d      	ldr	r3, [pc, #372]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005666:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800566a:	f003 0302 	and.w	r3, r3, #2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d0ef      	beq.n	8005652 <HAL_RCC_OscConfig+0x3e6>
 8005672:	e01b      	b.n	80056ac <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005674:	4b59      	ldr	r3, [pc, #356]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005676:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800567a:	4a58      	ldr	r2, [pc, #352]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800567c:	f023 0301 	bic.w	r3, r3, #1
 8005680:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005684:	f7fc fffa 	bl	800267c <HAL_GetTick>
 8005688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800568a:	e008      	b.n	800569e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800568c:	f7fc fff6 	bl	800267c <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d901      	bls.n	800569e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e18d      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800569e:	4b4f      	ldr	r3, [pc, #316]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80056a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056a4:	f003 0302 	and.w	r3, r3, #2
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1ef      	bne.n	800568c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0304 	and.w	r3, r3, #4
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 80a5 	beq.w	8005804 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ba:	2300      	movs	r3, #0
 80056bc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80056be:	4b47      	ldr	r3, [pc, #284]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80056c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10d      	bne.n	80056e6 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056ca:	4b44      	ldr	r3, [pc, #272]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80056cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ce:	4a43      	ldr	r2, [pc, #268]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80056d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056d4:	6593      	str	r3, [r2, #88]	; 0x58
 80056d6:	4b41      	ldr	r3, [pc, #260]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80056d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056de:	60bb      	str	r3, [r7, #8]
 80056e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056e2:	2301      	movs	r3, #1
 80056e4:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056e6:	4b3e      	ldr	r3, [pc, #248]	; (80057e0 <HAL_RCC_OscConfig+0x574>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d118      	bne.n	8005724 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056f2:	4b3b      	ldr	r3, [pc, #236]	; (80057e0 <HAL_RCC_OscConfig+0x574>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a3a      	ldr	r2, [pc, #232]	; (80057e0 <HAL_RCC_OscConfig+0x574>)
 80056f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056fe:	f7fc ffbd 	bl	800267c <HAL_GetTick>
 8005702:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005704:	e008      	b.n	8005718 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005706:	f7fc ffb9 	bl	800267c <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d901      	bls.n	8005718 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e150      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005718:	4b31      	ldr	r3, [pc, #196]	; (80057e0 <HAL_RCC_OscConfig+0x574>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0f0      	beq.n	8005706 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d108      	bne.n	800573e <HAL_RCC_OscConfig+0x4d2>
 800572c:	4b2b      	ldr	r3, [pc, #172]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800572e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005732:	4a2a      	ldr	r2, [pc, #168]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005734:	f043 0301 	orr.w	r3, r3, #1
 8005738:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800573c:	e024      	b.n	8005788 <HAL_RCC_OscConfig+0x51c>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	2b05      	cmp	r3, #5
 8005744:	d110      	bne.n	8005768 <HAL_RCC_OscConfig+0x4fc>
 8005746:	4b25      	ldr	r3, [pc, #148]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800574c:	4a23      	ldr	r2, [pc, #140]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800574e:	f043 0304 	orr.w	r3, r3, #4
 8005752:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005756:	4b21      	ldr	r3, [pc, #132]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800575c:	4a1f      	ldr	r2, [pc, #124]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800575e:	f043 0301 	orr.w	r3, r3, #1
 8005762:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005766:	e00f      	b.n	8005788 <HAL_RCC_OscConfig+0x51c>
 8005768:	4b1c      	ldr	r3, [pc, #112]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800576a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800576e:	4a1b      	ldr	r2, [pc, #108]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005770:	f023 0301 	bic.w	r3, r3, #1
 8005774:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005778:	4b18      	ldr	r3, [pc, #96]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 800577a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800577e:	4a17      	ldr	r2, [pc, #92]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 8005780:	f023 0304 	bic.w	r3, r3, #4
 8005784:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d016      	beq.n	80057be <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005790:	f7fc ff74 	bl	800267c <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005796:	e00a      	b.n	80057ae <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005798:	f7fc ff70 	bl	800267c <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e105      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057ae:	4b0b      	ldr	r3, [pc, #44]	; (80057dc <HAL_RCC_OscConfig+0x570>)
 80057b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b4:	f003 0302 	and.w	r3, r3, #2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d0ed      	beq.n	8005798 <HAL_RCC_OscConfig+0x52c>
 80057bc:	e019      	b.n	80057f2 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057be:	f7fc ff5d 	bl	800267c <HAL_GetTick>
 80057c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057c4:	e00e      	b.n	80057e4 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057c6:	f7fc ff59 	bl	800267c <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d905      	bls.n	80057e4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e0ee      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
 80057dc:	40021000 	.word	0x40021000
 80057e0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057e4:	4b77      	ldr	r3, [pc, #476]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80057e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1e9      	bne.n	80057c6 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057f2:	7ffb      	ldrb	r3, [r7, #31]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d105      	bne.n	8005804 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057f8:	4b72      	ldr	r3, [pc, #456]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80057fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057fc:	4a71      	ldr	r2, [pc, #452]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80057fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005802:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 80d5 	beq.w	80059b8 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	2b0c      	cmp	r3, #12
 8005812:	f000 808e 	beq.w	8005932 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800581a:	2b02      	cmp	r3, #2
 800581c:	d15b      	bne.n	80058d6 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800581e:	4b69      	ldr	r3, [pc, #420]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a68      	ldr	r2, [pc, #416]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005824:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800582a:	f7fc ff27 	bl	800267c <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005832:	f7fc ff23 	bl	800267c <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e0ba      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005844:	4b5f      	ldr	r3, [pc, #380]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1f0      	bne.n	8005832 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005850:	4b5c      	ldr	r3, [pc, #368]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005852:	68da      	ldr	r2, [r3, #12]
 8005854:	4b5c      	ldr	r3, [pc, #368]	; (80059c8 <HAL_RCC_OscConfig+0x75c>)
 8005856:	4013      	ands	r3, r2
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005860:	3a01      	subs	r2, #1
 8005862:	0112      	lsls	r2, r2, #4
 8005864:	4311      	orrs	r1, r2
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800586a:	0212      	lsls	r2, r2, #8
 800586c:	4311      	orrs	r1, r2
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005872:	0852      	lsrs	r2, r2, #1
 8005874:	3a01      	subs	r2, #1
 8005876:	0552      	lsls	r2, r2, #21
 8005878:	4311      	orrs	r1, r2
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800587e:	0852      	lsrs	r2, r2, #1
 8005880:	3a01      	subs	r2, #1
 8005882:	0652      	lsls	r2, r2, #25
 8005884:	4311      	orrs	r1, r2
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800588a:	0912      	lsrs	r2, r2, #4
 800588c:	0452      	lsls	r2, r2, #17
 800588e:	430a      	orrs	r2, r1
 8005890:	494c      	ldr	r1, [pc, #304]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005892:	4313      	orrs	r3, r2
 8005894:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005896:	4b4b      	ldr	r3, [pc, #300]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a4a      	ldr	r2, [pc, #296]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 800589c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058a0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058a2:	4b48      	ldr	r3, [pc, #288]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	4a47      	ldr	r2, [pc, #284]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058ac:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ae:	f7fc fee5 	bl	800267c <HAL_GetTick>
 80058b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058b4:	e008      	b.n	80058c8 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058b6:	f7fc fee1 	bl	800267c <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	2b02      	cmp	r3, #2
 80058c2:	d901      	bls.n	80058c8 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e078      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058c8:	4b3e      	ldr	r3, [pc, #248]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d0f0      	beq.n	80058b6 <HAL_RCC_OscConfig+0x64a>
 80058d4:	e070      	b.n	80059b8 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058d6:	4b3b      	ldr	r3, [pc, #236]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a3a      	ldr	r2, [pc, #232]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058e0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80058e2:	4b38      	ldr	r3, [pc, #224]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d105      	bne.n	80058fa <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80058ee:	4b35      	ldr	r3, [pc, #212]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	4a34      	ldr	r2, [pc, #208]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058f4:	f023 0303 	bic.w	r3, r3, #3
 80058f8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80058fa:	4b32      	ldr	r3, [pc, #200]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	4a31      	ldr	r2, [pc, #196]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005900:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005904:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005908:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800590a:	f7fc feb7 	bl	800267c <HAL_GetTick>
 800590e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005910:	e008      	b.n	8005924 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005912:	f7fc feb3 	bl	800267c <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	2b02      	cmp	r3, #2
 800591e:	d901      	bls.n	8005924 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e04a      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005924:	4b27      	ldr	r3, [pc, #156]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1f0      	bne.n	8005912 <HAL_RCC_OscConfig+0x6a6>
 8005930:	e042      	b.n	80059b8 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005936:	2b01      	cmp	r3, #1
 8005938:	d101      	bne.n	800593e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e03d      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800593e:	4b21      	ldr	r3, [pc, #132]	; (80059c4 <HAL_RCC_OscConfig+0x758>)
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f003 0203 	and.w	r2, r3, #3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594e:	429a      	cmp	r2, r3
 8005950:	d130      	bne.n	80059b4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595c:	3b01      	subs	r3, #1
 800595e:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005960:	429a      	cmp	r2, r3
 8005962:	d127      	bne.n	80059b4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800596e:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005970:	429a      	cmp	r2, r3
 8005972:	d11f      	bne.n	80059b4 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800597e:	2a07      	cmp	r2, #7
 8005980:	bf14      	ite	ne
 8005982:	2201      	movne	r2, #1
 8005984:	2200      	moveq	r2, #0
 8005986:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005988:	4293      	cmp	r3, r2
 800598a:	d113      	bne.n	80059b4 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005996:	085b      	lsrs	r3, r3, #1
 8005998:	3b01      	subs	r3, #1
 800599a:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800599c:	429a      	cmp	r2, r3
 800599e:	d109      	bne.n	80059b4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059aa:	085b      	lsrs	r3, r3, #1
 80059ac:	3b01      	subs	r3, #1
 80059ae:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d001      	beq.n	80059b8 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e000      	b.n	80059ba <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3720      	adds	r7, #32
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	40021000 	.word	0x40021000
 80059c8:	f99d808c 	.word	0xf99d808c

080059cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d101      	bne.n	80059e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e0c8      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059e0:	4b66      	ldr	r3, [pc, #408]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0307 	and.w	r3, r3, #7
 80059e8:	683a      	ldr	r2, [r7, #0]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d910      	bls.n	8005a10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ee:	4b63      	ldr	r3, [pc, #396]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f023 0207 	bic.w	r2, r3, #7
 80059f6:	4961      	ldr	r1, [pc, #388]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059fe:	4b5f      	ldr	r3, [pc, #380]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0307 	and.w	r3, r3, #7
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d001      	beq.n	8005a10 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e0b0      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d04c      	beq.n	8005ab6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	2b03      	cmp	r3, #3
 8005a22:	d107      	bne.n	8005a34 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a24:	4b56      	ldr	r3, [pc, #344]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d121      	bne.n	8005a74 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e09e      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d107      	bne.n	8005a4c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a3c:	4b50      	ldr	r3, [pc, #320]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d115      	bne.n	8005a74 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e092      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d107      	bne.n	8005a64 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a54:	4b4a      	ldr	r3, [pc, #296]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d109      	bne.n	8005a74 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e086      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a64:	4b46      	ldr	r3, [pc, #280]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e07e      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a74:	4b42      	ldr	r3, [pc, #264]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f023 0203 	bic.w	r2, r3, #3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	493f      	ldr	r1, [pc, #252]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a86:	f7fc fdf9 	bl	800267c <HAL_GetTick>
 8005a8a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a8c:	e00a      	b.n	8005aa4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a8e:	f7fc fdf5 	bl	800267c <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d901      	bls.n	8005aa4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e066      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aa4:	4b36      	ldr	r3, [pc, #216]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f003 020c 	and.w	r2, r3, #12
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d1eb      	bne.n	8005a8e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0302 	and.w	r3, r3, #2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d008      	beq.n	8005ad4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ac2:	4b2f      	ldr	r3, [pc, #188]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	492c      	ldr	r1, [pc, #176]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ad4:	4b29      	ldr	r3, [pc, #164]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0307 	and.w	r3, r3, #7
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d210      	bcs.n	8005b04 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ae2:	4b26      	ldr	r3, [pc, #152]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f023 0207 	bic.w	r2, r3, #7
 8005aea:	4924      	ldr	r1, [pc, #144]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005af2:	4b22      	ldr	r3, [pc, #136]	; (8005b7c <HAL_RCC_ClockConfig+0x1b0>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d001      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e036      	b.n	8005b72 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d008      	beq.n	8005b22 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b10:	4b1b      	ldr	r3, [pc, #108]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	4918      	ldr	r1, [pc, #96]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0308 	and.w	r3, r3, #8
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d009      	beq.n	8005b42 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b2e:	4b14      	ldr	r3, [pc, #80]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	4910      	ldr	r1, [pc, #64]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b42:	f000 f825 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8005b46:	4601      	mov	r1, r0
 8005b48:	4b0d      	ldr	r3, [pc, #52]	; (8005b80 <HAL_RCC_ClockConfig+0x1b4>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	091b      	lsrs	r3, r3, #4
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	4a0c      	ldr	r2, [pc, #48]	; (8005b84 <HAL_RCC_ClockConfig+0x1b8>)
 8005b54:	5cd3      	ldrb	r3, [r2, r3]
 8005b56:	f003 031f 	and.w	r3, r3, #31
 8005b5a:	fa21 f303 	lsr.w	r3, r1, r3
 8005b5e:	4a0a      	ldr	r2, [pc, #40]	; (8005b88 <HAL_RCC_ClockConfig+0x1bc>)
 8005b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005b62:	4b0a      	ldr	r3, [pc, #40]	; (8005b8c <HAL_RCC_ClockConfig+0x1c0>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7fc fd3c 	bl	80025e4 <HAL_InitTick>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	72fb      	strb	r3, [r7, #11]

  return status;
 8005b70:	7afb      	ldrb	r3, [r7, #11]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	40022000 	.word	0x40022000
 8005b80:	40021000 	.word	0x40021000
 8005b84:	0800d460 	.word	0x0800d460
 8005b88:	20000018 	.word	0x20000018
 8005b8c:	2000001c 	.word	0x2000001c

08005b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b089      	sub	sp, #36	; 0x24
 8005b94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	61fb      	str	r3, [r7, #28]
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b9e:	4b3d      	ldr	r3, [pc, #244]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f003 030c 	and.w	r3, r3, #12
 8005ba6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ba8:	4b3a      	ldr	r3, [pc, #232]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	f003 0303 	and.w	r3, r3, #3
 8005bb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d005      	beq.n	8005bc4 <HAL_RCC_GetSysClockFreq+0x34>
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	2b0c      	cmp	r3, #12
 8005bbc:	d121      	bne.n	8005c02 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d11e      	bne.n	8005c02 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005bc4:	4b33      	ldr	r3, [pc, #204]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0308 	and.w	r3, r3, #8
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d107      	bne.n	8005be0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005bd0:	4b30      	ldr	r3, [pc, #192]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bd6:	0a1b      	lsrs	r3, r3, #8
 8005bd8:	f003 030f 	and.w	r3, r3, #15
 8005bdc:	61fb      	str	r3, [r7, #28]
 8005bde:	e005      	b.n	8005bec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005be0:	4b2c      	ldr	r3, [pc, #176]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	091b      	lsrs	r3, r3, #4
 8005be6:	f003 030f 	and.w	r3, r3, #15
 8005bea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005bec:	4a2a      	ldr	r2, [pc, #168]	; (8005c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bf4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d10d      	bne.n	8005c18 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c00:	e00a      	b.n	8005c18 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d102      	bne.n	8005c0e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c08:	4b24      	ldr	r3, [pc, #144]	; (8005c9c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c0a:	61bb      	str	r3, [r7, #24]
 8005c0c:	e004      	b.n	8005c18 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d101      	bne.n	8005c18 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c14:	4b22      	ldr	r3, [pc, #136]	; (8005ca0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c16:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	2b0c      	cmp	r3, #12
 8005c1c:	d133      	bne.n	8005c86 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c1e:	4b1d      	ldr	r3, [pc, #116]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	f003 0303 	and.w	r3, r3, #3
 8005c26:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d002      	beq.n	8005c34 <HAL_RCC_GetSysClockFreq+0xa4>
 8005c2e:	2b03      	cmp	r3, #3
 8005c30:	d003      	beq.n	8005c3a <HAL_RCC_GetSysClockFreq+0xaa>
 8005c32:	e005      	b.n	8005c40 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005c34:	4b19      	ldr	r3, [pc, #100]	; (8005c9c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c36:	617b      	str	r3, [r7, #20]
      break;
 8005c38:	e005      	b.n	8005c46 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005c3a:	4b19      	ldr	r3, [pc, #100]	; (8005ca0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c3c:	617b      	str	r3, [r7, #20]
      break;
 8005c3e:	e002      	b.n	8005c46 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	617b      	str	r3, [r7, #20]
      break;
 8005c44:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c46:	4b13      	ldr	r3, [pc, #76]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	091b      	lsrs	r3, r3, #4
 8005c4c:	f003 0307 	and.w	r3, r3, #7
 8005c50:	3301      	adds	r3, #1
 8005c52:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005c54:	4b0f      	ldr	r3, [pc, #60]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	0a1b      	lsrs	r3, r3, #8
 8005c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	fb02 f203 	mul.w	r2, r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c6a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c6c:	4b09      	ldr	r3, [pc, #36]	; (8005c94 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	0e5b      	lsrs	r3, r3, #25
 8005c72:	f003 0303 	and.w	r3, r3, #3
 8005c76:	3301      	adds	r3, #1
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c84:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005c86:	69bb      	ldr	r3, [r7, #24]
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3724      	adds	r7, #36	; 0x24
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	40021000 	.word	0x40021000
 8005c98:	0800d478 	.word	0x0800d478
 8005c9c:	00f42400 	.word	0x00f42400
 8005ca0:	007a1200 	.word	0x007a1200

08005ca4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ca8:	4b03      	ldr	r3, [pc, #12]	; (8005cb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005caa:	681b      	ldr	r3, [r3, #0]
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	20000018 	.word	0x20000018

08005cbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005cc0:	f7ff fff0 	bl	8005ca4 <HAL_RCC_GetHCLKFreq>
 8005cc4:	4601      	mov	r1, r0
 8005cc6:	4b06      	ldr	r3, [pc, #24]	; (8005ce0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	0a1b      	lsrs	r3, r3, #8
 8005ccc:	f003 0307 	and.w	r3, r3, #7
 8005cd0:	4a04      	ldr	r2, [pc, #16]	; (8005ce4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005cd2:	5cd3      	ldrb	r3, [r2, r3]
 8005cd4:	f003 031f 	and.w	r3, r3, #31
 8005cd8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40021000 	.word	0x40021000
 8005ce4:	0800d470 	.word	0x0800d470

08005ce8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005cec:	f7ff ffda 	bl	8005ca4 <HAL_RCC_GetHCLKFreq>
 8005cf0:	4601      	mov	r1, r0
 8005cf2:	4b06      	ldr	r3, [pc, #24]	; (8005d0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	0adb      	lsrs	r3, r3, #11
 8005cf8:	f003 0307 	and.w	r3, r3, #7
 8005cfc:	4a04      	ldr	r2, [pc, #16]	; (8005d10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005cfe:	5cd3      	ldrb	r3, [r2, r3]
 8005d00:	f003 031f 	and.w	r3, r3, #31
 8005d04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	40021000 	.word	0x40021000
 8005d10:	0800d470 	.word	0x0800d470

08005d14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005d20:	4b2a      	ldr	r3, [pc, #168]	; (8005dcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d003      	beq.n	8005d34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005d2c:	f7ff f962 	bl	8004ff4 <HAL_PWREx_GetVoltageRange>
 8005d30:	6178      	str	r0, [r7, #20]
 8005d32:	e014      	b.n	8005d5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d34:	4b25      	ldr	r3, [pc, #148]	; (8005dcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d38:	4a24      	ldr	r2, [pc, #144]	; (8005dcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d3e:	6593      	str	r3, [r2, #88]	; 0x58
 8005d40:	4b22      	ldr	r3, [pc, #136]	; (8005dcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d48:	60fb      	str	r3, [r7, #12]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005d4c:	f7ff f952 	bl	8004ff4 <HAL_PWREx_GetVoltageRange>
 8005d50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005d52:	4b1e      	ldr	r3, [pc, #120]	; (8005dcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d56:	4a1d      	ldr	r2, [pc, #116]	; (8005dcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d5c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d64:	d10b      	bne.n	8005d7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2b80      	cmp	r3, #128	; 0x80
 8005d6a:	d919      	bls.n	8005da0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2ba0      	cmp	r3, #160	; 0xa0
 8005d70:	d902      	bls.n	8005d78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005d72:	2302      	movs	r3, #2
 8005d74:	613b      	str	r3, [r7, #16]
 8005d76:	e013      	b.n	8005da0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005d78:	2301      	movs	r3, #1
 8005d7a:	613b      	str	r3, [r7, #16]
 8005d7c:	e010      	b.n	8005da0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2b80      	cmp	r3, #128	; 0x80
 8005d82:	d902      	bls.n	8005d8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005d84:	2303      	movs	r3, #3
 8005d86:	613b      	str	r3, [r7, #16]
 8005d88:	e00a      	b.n	8005da0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b80      	cmp	r3, #128	; 0x80
 8005d8e:	d102      	bne.n	8005d96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005d90:	2302      	movs	r3, #2
 8005d92:	613b      	str	r3, [r7, #16]
 8005d94:	e004      	b.n	8005da0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2b70      	cmp	r3, #112	; 0x70
 8005d9a:	d101      	bne.n	8005da0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005da0:	4b0b      	ldr	r3, [pc, #44]	; (8005dd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f023 0207 	bic.w	r2, r3, #7
 8005da8:	4909      	ldr	r1, [pc, #36]	; (8005dd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005db0:	4b07      	ldr	r3, [pc, #28]	; (8005dd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0307 	and.w	r3, r3, #7
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d001      	beq.n	8005dc2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e000      	b.n	8005dc4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3718      	adds	r7, #24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	40021000 	.word	0x40021000
 8005dd0:	40022000 	.word	0x40022000

08005dd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ddc:	2300      	movs	r3, #0
 8005dde:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005de0:	2300      	movs	r3, #0
 8005de2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d03f      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005df4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005df8:	d01c      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8005dfa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dfe:	d802      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00e      	beq.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8005e04:	e01f      	b.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8005e06:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e0a:	d003      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8005e0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e10:	d01c      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005e12:	e018      	b.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e14:	4b85      	ldr	r3, [pc, #532]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	4a84      	ldr	r2, [pc, #528]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005e1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e1e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e20:	e015      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	3304      	adds	r3, #4
 8005e26:	2100      	movs	r1, #0
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 ff41 	bl	8006cb0 <RCCEx_PLLSAI1_Config>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e32:	e00c      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	3320      	adds	r3, #32
 8005e38:	2100      	movs	r1, #0
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f001 f828 	bl	8006e90 <RCCEx_PLLSAI2_Config>
 8005e40:	4603      	mov	r3, r0
 8005e42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e44:	e003      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	74fb      	strb	r3, [r7, #19]
      break;
 8005e4a:	e000      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8005e4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e4e:	7cfb      	ldrb	r3, [r7, #19]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d10b      	bne.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e54:	4b75      	ldr	r3, [pc, #468]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e5a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e62:	4972      	ldr	r1, [pc, #456]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005e6a:	e001      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e6c:	7cfb      	ldrb	r3, [r7, #19]
 8005e6e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d03f      	beq.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e84:	d01c      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005e86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e8a:	d802      	bhi.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00e      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005e90:	e01f      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005e92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e96:	d003      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005e98:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005e9c:	d01c      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005e9e:	e018      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005ea0:	4b62      	ldr	r3, [pc, #392]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	4a61      	ldr	r2, [pc, #388]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005ea6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005eaa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005eac:	e015      	b.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 fefb 	bl	8006cb0 <RCCEx_PLLSAI1_Config>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005ebe:	e00c      	b.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	3320      	adds	r3, #32
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 ffe2 	bl	8006e90 <RCCEx_PLLSAI2_Config>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005ed0:	e003      	b.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	74fb      	strb	r3, [r7, #19]
      break;
 8005ed6:	e000      	b.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005ed8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005eda:	7cfb      	ldrb	r3, [r7, #19]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10b      	bne.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005ee0:	4b52      	ldr	r3, [pc, #328]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ee6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005eee:	494f      	ldr	r1, [pc, #316]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005ef6:	e001      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef8:	7cfb      	ldrb	r3, [r7, #19]
 8005efa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 80a0 	beq.w	800604a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f0e:	4b47      	ldr	r3, [pc, #284]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d101      	bne.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e000      	b.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00d      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f24:	4b41      	ldr	r3, [pc, #260]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f28:	4a40      	ldr	r2, [pc, #256]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f2e:	6593      	str	r3, [r2, #88]	; 0x58
 8005f30:	4b3e      	ldr	r3, [pc, #248]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f38:	60bb      	str	r3, [r7, #8]
 8005f3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f40:	4b3b      	ldr	r3, [pc, #236]	; (8006030 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a3a      	ldr	r2, [pc, #232]	; (8006030 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f4c:	f7fc fb96 	bl	800267c <HAL_GetTick>
 8005f50:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f52:	e009      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f54:	f7fc fb92 	bl	800267c <HAL_GetTick>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d902      	bls.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	74fb      	strb	r3, [r7, #19]
        break;
 8005f66:	e005      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f68:	4b31      	ldr	r3, [pc, #196]	; (8006030 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0ef      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8005f74:	7cfb      	ldrb	r3, [r7, #19]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d15c      	bne.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f7a:	4b2c      	ldr	r3, [pc, #176]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f84:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d01f      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d019      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f98:	4b24      	ldr	r3, [pc, #144]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fa2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fa4:	4b21      	ldr	r3, [pc, #132]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005faa:	4a20      	ldr	r2, [pc, #128]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fb4:	4b1d      	ldr	r3, [pc, #116]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fba:	4a1c      	ldr	r2, [pc, #112]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005fc4:	4a19      	ldr	r2, [pc, #100]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d016      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fd6:	f7fc fb51 	bl	800267c <HAL_GetTick>
 8005fda:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fdc:	e00b      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fde:	f7fc fb4d 	bl	800267c <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d902      	bls.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	74fb      	strb	r3, [r7, #19]
            break;
 8005ff4:	e006      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ffc:	f003 0302 	and.w	r3, r3, #2
 8006000:	2b00      	cmp	r3, #0
 8006002:	d0ec      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8006004:	7cfb      	ldrb	r3, [r7, #19]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10c      	bne.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800600a:	4b08      	ldr	r3, [pc, #32]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800600c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800601a:	4904      	ldr	r1, [pc, #16]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800601c:	4313      	orrs	r3, r2
 800601e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006022:	e009      	b.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006024:	7cfb      	ldrb	r3, [r7, #19]
 8006026:	74bb      	strb	r3, [r7, #18]
 8006028:	e006      	b.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800602a:	bf00      	nop
 800602c:	40021000 	.word	0x40021000
 8006030:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006034:	7cfb      	ldrb	r3, [r7, #19]
 8006036:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006038:	7c7b      	ldrb	r3, [r7, #17]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d105      	bne.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800603e:	4b9e      	ldr	r3, [pc, #632]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006042:	4a9d      	ldr	r2, [pc, #628]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006044:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006048:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00a      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006056:	4b98      	ldr	r3, [pc, #608]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800605c:	f023 0203 	bic.w	r2, r3, #3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006064:	4994      	ldr	r1, [pc, #592]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006066:	4313      	orrs	r3, r2
 8006068:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00a      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006078:	4b8f      	ldr	r3, [pc, #572]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800607a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607e:	f023 020c 	bic.w	r2, r3, #12
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006086:	498c      	ldr	r1, [pc, #560]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006088:	4313      	orrs	r3, r2
 800608a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0304 	and.w	r3, r3, #4
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00a      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800609a:	4b87      	ldr	r3, [pc, #540]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800609c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a8:	4983      	ldr	r1, [pc, #524]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 0308 	and.w	r3, r3, #8
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00a      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060bc:	4b7e      	ldr	r3, [pc, #504]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80060be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060c2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ca:	497b      	ldr	r1, [pc, #492]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80060cc:	4313      	orrs	r3, r2
 80060ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0310 	and.w	r3, r3, #16
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00a      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060de:	4b76      	ldr	r3, [pc, #472]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80060e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060ec:	4972      	ldr	r1, [pc, #456]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0320 	and.w	r3, r3, #32
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d00a      	beq.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006100:	4b6d      	ldr	r3, [pc, #436]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006106:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800610e:	496a      	ldr	r1, [pc, #424]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006110:	4313      	orrs	r3, r2
 8006112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00a      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006122:	4b65      	ldr	r3, [pc, #404]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006128:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006130:	4961      	ldr	r1, [pc, #388]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006132:	4313      	orrs	r3, r2
 8006134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006144:	4b5c      	ldr	r3, [pc, #368]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800614a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006152:	4959      	ldr	r1, [pc, #356]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006154:	4313      	orrs	r3, r2
 8006156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006166:	4b54      	ldr	r3, [pc, #336]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800616c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006174:	4950      	ldr	r1, [pc, #320]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006176:	4313      	orrs	r3, r2
 8006178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00a      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006188:	4b4b      	ldr	r3, [pc, #300]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800618a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800618e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006196:	4948      	ldr	r1, [pc, #288]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006198:	4313      	orrs	r3, r2
 800619a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00a      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061aa:	4b43      	ldr	r3, [pc, #268]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80061ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061b8:	493f      	ldr	r1, [pc, #252]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d028      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80061cc:	4b3a      	ldr	r3, [pc, #232]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80061ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061da:	4937      	ldr	r1, [pc, #220]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061ea:	d106      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061ec:	4b32      	ldr	r3, [pc, #200]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	4a31      	ldr	r2, [pc, #196]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80061f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061f6:	60d3      	str	r3, [r2, #12]
 80061f8:	e011      	b.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006202:	d10c      	bne.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	3304      	adds	r3, #4
 8006208:	2101      	movs	r1, #1
 800620a:	4618      	mov	r0, r3
 800620c:	f000 fd50 	bl	8006cb0 <RCCEx_PLLSAI1_Config>
 8006210:	4603      	mov	r3, r0
 8006212:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006214:	7cfb      	ldrb	r3, [r7, #19]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800621a:	7cfb      	ldrb	r3, [r7, #19]
 800621c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d028      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800622a:	4b23      	ldr	r3, [pc, #140]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800622c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006230:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006238:	491f      	ldr	r1, [pc, #124]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800623a:	4313      	orrs	r3, r2
 800623c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006244:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006248:	d106      	bne.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800624a:	4b1b      	ldr	r3, [pc, #108]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	4a1a      	ldr	r2, [pc, #104]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006250:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006254:	60d3      	str	r3, [r2, #12]
 8006256:	e011      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800625c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006260:	d10c      	bne.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	3304      	adds	r3, #4
 8006266:	2101      	movs	r1, #1
 8006268:	4618      	mov	r0, r3
 800626a:	f000 fd21 	bl	8006cb0 <RCCEx_PLLSAI1_Config>
 800626e:	4603      	mov	r3, r0
 8006270:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006272:	7cfb      	ldrb	r3, [r7, #19]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8006278:	7cfb      	ldrb	r3, [r7, #19]
 800627a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d02b      	beq.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006288:	4b0b      	ldr	r3, [pc, #44]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800628a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800628e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006296:	4908      	ldr	r1, [pc, #32]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006298:	4313      	orrs	r3, r2
 800629a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062a6:	d109      	bne.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062a8:	4b03      	ldr	r3, [pc, #12]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	4a02      	ldr	r2, [pc, #8]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80062ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062b2:	60d3      	str	r3, [r2, #12]
 80062b4:	e014      	b.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80062b6:	bf00      	nop
 80062b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80062c4:	d10c      	bne.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	3304      	adds	r3, #4
 80062ca:	2101      	movs	r1, #1
 80062cc:	4618      	mov	r0, r3
 80062ce:	f000 fcef 	bl	8006cb0 <RCCEx_PLLSAI1_Config>
 80062d2:	4603      	mov	r3, r0
 80062d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062d6:	7cfb      	ldrb	r3, [r7, #19]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80062dc:	7cfb      	ldrb	r3, [r7, #19]
 80062de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d02f      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062ec:	4b2b      	ldr	r3, [pc, #172]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062fa:	4928      	ldr	r1, [pc, #160]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006306:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800630a:	d10d      	bne.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3304      	adds	r3, #4
 8006310:	2102      	movs	r1, #2
 8006312:	4618      	mov	r0, r3
 8006314:	f000 fccc 	bl	8006cb0 <RCCEx_PLLSAI1_Config>
 8006318:	4603      	mov	r3, r0
 800631a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800631c:	7cfb      	ldrb	r3, [r7, #19]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d014      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8006322:	7cfb      	ldrb	r3, [r7, #19]
 8006324:	74bb      	strb	r3, [r7, #18]
 8006326:	e011      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800632c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006330:	d10c      	bne.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	3320      	adds	r3, #32
 8006336:	2102      	movs	r1, #2
 8006338:	4618      	mov	r0, r3
 800633a:	f000 fda9 	bl	8006e90 <RCCEx_PLLSAI2_Config>
 800633e:	4603      	mov	r3, r0
 8006340:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006342:	7cfb      	ldrb	r3, [r7, #19]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d001      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8006348:	7cfb      	ldrb	r3, [r7, #19]
 800634a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00a      	beq.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006358:	4b10      	ldr	r3, [pc, #64]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800635a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800635e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006366:	490d      	ldr	r1, [pc, #52]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006368:	4313      	orrs	r3, r2
 800636a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00b      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800637a:	4b08      	ldr	r3, [pc, #32]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800637c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006380:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800638a:	4904      	ldr	r1, [pc, #16]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800638c:	4313      	orrs	r3, r2
 800638e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006392:	7cbb      	ldrb	r3, [r7, #18]
}
 8006394:	4618      	mov	r0, r3
 8006396:	3718      	adds	r7, #24
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40021000 	.word	0x40021000

080063a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b088      	sub	sp, #32
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80063b2:	d137      	bne.n	8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80063b4:	4bb8      	ldr	r3, [pc, #736]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80063b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063be:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063c6:	d014      	beq.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80063c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063cc:	d01e      	beq.n	800640c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80063ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063d2:	d001      	beq.n	80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80063d4:	f000 bc53 	b.w	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80063d8:	4baf      	ldr	r3, [pc, #700]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80063da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063de:	f003 0302 	and.w	r3, r3, #2
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	f040 8446 	bne.w	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 80063e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063ec:	61fb      	str	r3, [r7, #28]
      break;
 80063ee:	f000 bc41 	b.w	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80063f2:	4ba9      	ldr	r3, [pc, #676]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80063f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	f040 843b 	bne.w	8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 8006402:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006406:	61fb      	str	r3, [r7, #28]
      break;
 8006408:	f000 bc36 	b.w	8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800640c:	4ba2      	ldr	r3, [pc, #648]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006414:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006418:	f040 8430 	bne.w	8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 800641c:	4b9f      	ldr	r3, [pc, #636]	; (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800641e:	61fb      	str	r3, [r7, #28]
      break;
 8006420:	f000 bc2c 	b.w	8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006424:	4b9c      	ldr	r3, [pc, #624]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f003 0303 	and.w	r3, r3, #3
 800642c:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	2b02      	cmp	r3, #2
 8006432:	d023      	beq.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8006434:	2b03      	cmp	r3, #3
 8006436:	d02e      	beq.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8006438:	2b01      	cmp	r3, #1
 800643a:	d139      	bne.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800643c:	4b96      	ldr	r3, [pc, #600]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b02      	cmp	r3, #2
 8006446:	d116      	bne.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006448:	4b93      	ldr	r3, [pc, #588]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0308 	and.w	r3, r3, #8
 8006450:	2b00      	cmp	r3, #0
 8006452:	d005      	beq.n	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8006454:	4b90      	ldr	r3, [pc, #576]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	091b      	lsrs	r3, r3, #4
 800645a:	f003 030f 	and.w	r3, r3, #15
 800645e:	e005      	b.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8006460:	4b8d      	ldr	r3, [pc, #564]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006462:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006466:	0a1b      	lsrs	r3, r3, #8
 8006468:	f003 030f 	and.w	r3, r3, #15
 800646c:	4a8c      	ldr	r2, [pc, #560]	; (80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800646e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006472:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006474:	e01f      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8006476:	2300      	movs	r3, #0
 8006478:	61bb      	str	r3, [r7, #24]
      break;
 800647a:	e01c      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800647c:	4b86      	ldr	r3, [pc, #536]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006488:	d102      	bne.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800648a:	4b86      	ldr	r3, [pc, #536]	; (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800648c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800648e:	e012      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8006490:	2300      	movs	r3, #0
 8006492:	61bb      	str	r3, [r7, #24]
      break;
 8006494:	e00f      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006496:	4b80      	ldr	r3, [pc, #512]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800649e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80064a2:	d102      	bne.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80064a4:	4b80      	ldr	r3, [pc, #512]	; (80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80064a6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80064a8:	e005      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80064aa:	2300      	movs	r3, #0
 80064ac:	61bb      	str	r3, [r7, #24]
      break;
 80064ae:	e002      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	61bb      	str	r3, [r7, #24]
      break;
 80064b4:	bf00      	nop
    }

    switch(PeriphClk)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064bc:	f000 8337 	beq.w	8006b2e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80064c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064c4:	d825      	bhi.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 80064c6:	2b10      	cmp	r3, #16
 80064c8:	f000 81df 	beq.w	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80064cc:	2b10      	cmp	r3, #16
 80064ce:	d80f      	bhi.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	f000 8128 	beq.w	8006726 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d803      	bhi.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 80064da:	2b01      	cmp	r3, #1
 80064dc:	f000 80ec 	beq.w	80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80064e0:	e3cd      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80064e2:	2b04      	cmp	r3, #4
 80064e4:	f000 8169 	beq.w	80067ba <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	f000 819a 	beq.w	8006822 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 80064ee:	e3c6      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80064f0:	2b40      	cmp	r3, #64	; 0x40
 80064f2:	f000 82b3 	beq.w	8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 80064f6:	2b40      	cmp	r3, #64	; 0x40
 80064f8:	d803      	bhi.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 80064fa:	2b20      	cmp	r3, #32
 80064fc:	f000 81fd 	beq.w	80068fa <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8006500:	e3bd      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8006502:	2b80      	cmp	r3, #128	; 0x80
 8006504:	f000 82cd 	beq.w	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8006508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800650c:	f000 82ec 	beq.w	8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8006510:	e3b5      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8006512:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006516:	f000 822d 	beq.w	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800651a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800651e:	d811      	bhi.n	8006544 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8006520:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006524:	d021      	beq.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8006526:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800652a:	d804      	bhi.n	8006536 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800652c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006530:	f000 833e 	beq.w	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8006534:	e3a3      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8006536:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800653a:	d01d      	beq.n	8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800653c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006540:	d021      	beq.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8006542:	e39c      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8006544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006548:	f000 8277 	beq.w	8006a3a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 800654c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006550:	d804      	bhi.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8006552:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006556:	f000 8371 	beq.w	8006c3c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 800655a:	e390      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 800655c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006560:	d011      	beq.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006562:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006566:	d00e      	beq.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8006568:	e389      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800656a:	69b9      	ldr	r1, [r7, #24]
 800656c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006570:	f000 fd68 	bl	8007044 <RCCEx_GetSAIxPeriphCLKFreq>
 8006574:	61f8      	str	r0, [r7, #28]
      break;
 8006576:	e382      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8006578:	69b9      	ldr	r1, [r7, #24]
 800657a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800657e:	f000 fd61 	bl	8007044 <RCCEx_GetSAIxPeriphCLKFreq>
 8006582:	61f8      	str	r0, [r7, #28]
      break;
 8006584:	e37b      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006586:	4b44      	ldr	r3, [pc, #272]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006590:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006598:	d023      	beq.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 800659a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800659e:	d003      	beq.n	80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80065a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80065a4:	d04a      	beq.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 80065a6:	e086      	b.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80065a8:	4b3b      	ldr	r3, [pc, #236]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	d17b      	bne.n	80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80065b4:	4b38      	ldr	r3, [pc, #224]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0308 	and.w	r3, r3, #8
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d005      	beq.n	80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 80065c0:	4b35      	ldr	r3, [pc, #212]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	091b      	lsrs	r3, r3, #4
 80065c6:	f003 030f 	and.w	r3, r3, #15
 80065ca:	e005      	b.n	80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 80065cc:	4b32      	ldr	r3, [pc, #200]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80065ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065d2:	0a1b      	lsrs	r3, r3, #8
 80065d4:	f003 030f 	and.w	r3, r3, #15
 80065d8:	4a31      	ldr	r2, [pc, #196]	; (80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80065da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065de:	61fb      	str	r3, [r7, #28]
          break;
 80065e0:	e064      	b.n	80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80065e2:	4b2d      	ldr	r3, [pc, #180]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065ee:	d15f      	bne.n	80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80065f0:	4b29      	ldr	r3, [pc, #164]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065fc:	d158      	bne.n	80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80065fe:	4b26      	ldr	r3, [pc, #152]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	0a1b      	lsrs	r3, r3, #8
 8006604:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006608:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	fb02 f203 	mul.w	r2, r2, r3
 8006612:	4b21      	ldr	r3, [pc, #132]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	091b      	lsrs	r3, r3, #4
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	3301      	adds	r3, #1
 800661e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006622:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006624:	4b1c      	ldr	r3, [pc, #112]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	0d5b      	lsrs	r3, r3, #21
 800662a:	f003 0303 	and.w	r3, r3, #3
 800662e:	3301      	adds	r3, #1
 8006630:	005b      	lsls	r3, r3, #1
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	fbb2 f3f3 	udiv	r3, r2, r3
 8006638:	61fb      	str	r3, [r7, #28]
          break;
 800663a:	e039      	b.n	80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800663c:	4b16      	ldr	r3, [pc, #88]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006644:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006648:	d134      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800664a:	4b13      	ldr	r3, [pc, #76]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006652:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006656:	d12d      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006658:	4b0f      	ldr	r3, [pc, #60]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	0a1b      	lsrs	r3, r3, #8
 800665e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006662:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	fb02 f203 	mul.w	r2, r2, r3
 800666c:	4b0a      	ldr	r3, [pc, #40]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	091b      	lsrs	r3, r3, #4
 8006672:	f003 0307 	and.w	r3, r3, #7
 8006676:	3301      	adds	r3, #1
 8006678:	fbb2 f3f3 	udiv	r3, r2, r3
 800667c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800667e:	4b06      	ldr	r3, [pc, #24]	; (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	0d5b      	lsrs	r3, r3, #21
 8006684:	f003 0303 	and.w	r3, r3, #3
 8006688:	3301      	adds	r3, #1
 800668a:	005b      	lsls	r3, r3, #1
 800668c:	69ba      	ldr	r2, [r7, #24]
 800668e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006692:	61fb      	str	r3, [r7, #28]
          break;
 8006694:	e00e      	b.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8006696:	bf00      	nop
 8006698:	40021000 	.word	0x40021000
 800669c:	0003d090 	.word	0x0003d090
 80066a0:	0800d478 	.word	0x0800d478
 80066a4:	00f42400 	.word	0x00f42400
 80066a8:	007a1200 	.word	0x007a1200
          break;
 80066ac:	bf00      	nop
 80066ae:	e2e6      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80066b0:	bf00      	nop
 80066b2:	e2e4      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80066b4:	bf00      	nop
        break;
 80066b6:	e2e2      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80066b8:	4bac      	ldr	r3, [pc, #688]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80066ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066be:	f003 0303 	and.w	r3, r3, #3
 80066c2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	2b03      	cmp	r3, #3
 80066c8:	d827      	bhi.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 80066ca:	a201      	add	r2, pc, #4	; (adr r2, 80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80066cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d0:	080066e1 	.word	0x080066e1
 80066d4:	080066e9 	.word	0x080066e9
 80066d8:	080066f1 	.word	0x080066f1
 80066dc:	08006705 	.word	0x08006705
          frequency = HAL_RCC_GetPCLK2Freq();
 80066e0:	f7ff fb02 	bl	8005ce8 <HAL_RCC_GetPCLK2Freq>
 80066e4:	61f8      	str	r0, [r7, #28]
          break;
 80066e6:	e01d      	b.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 80066e8:	f7ff fa52 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 80066ec:	61f8      	str	r0, [r7, #28]
          break;
 80066ee:	e019      	b.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066f0:	4b9e      	ldr	r3, [pc, #632]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066fc:	d10f      	bne.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 80066fe:	4b9c      	ldr	r3, [pc, #624]	; (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8006700:	61fb      	str	r3, [r7, #28]
          break;
 8006702:	e00c      	b.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006704:	4b99      	ldr	r3, [pc, #612]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8006706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b02      	cmp	r3, #2
 8006710:	d107      	bne.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8006712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006716:	61fb      	str	r3, [r7, #28]
          break;
 8006718:	e003      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 800671a:	bf00      	nop
 800671c:	e2af      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800671e:	bf00      	nop
 8006720:	e2ad      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006722:	bf00      	nop
        break;
 8006724:	e2ab      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006726:	4b91      	ldr	r3, [pc, #580]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8006728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800672c:	f003 030c 	and.w	r3, r3, #12
 8006730:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	2b0c      	cmp	r3, #12
 8006736:	d83a      	bhi.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8006738:	a201      	add	r2, pc, #4	; (adr r2, 8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 800673a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800673e:	bf00      	nop
 8006740:	08006775 	.word	0x08006775
 8006744:	080067af 	.word	0x080067af
 8006748:	080067af 	.word	0x080067af
 800674c:	080067af 	.word	0x080067af
 8006750:	0800677d 	.word	0x0800677d
 8006754:	080067af 	.word	0x080067af
 8006758:	080067af 	.word	0x080067af
 800675c:	080067af 	.word	0x080067af
 8006760:	08006785 	.word	0x08006785
 8006764:	080067af 	.word	0x080067af
 8006768:	080067af 	.word	0x080067af
 800676c:	080067af 	.word	0x080067af
 8006770:	08006799 	.word	0x08006799
          frequency = HAL_RCC_GetPCLK1Freq();
 8006774:	f7ff faa2 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8006778:	61f8      	str	r0, [r7, #28]
          break;
 800677a:	e01d      	b.n	80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 800677c:	f7ff fa08 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8006780:	61f8      	str	r0, [r7, #28]
          break;
 8006782:	e019      	b.n	80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006784:	4b79      	ldr	r3, [pc, #484]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800678c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006790:	d10f      	bne.n	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 8006792:	4b77      	ldr	r3, [pc, #476]	; (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8006794:	61fb      	str	r3, [r7, #28]
          break;
 8006796:	e00c      	b.n	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006798:	4b74      	ldr	r3, [pc, #464]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800679a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800679e:	f003 0302 	and.w	r3, r3, #2
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d107      	bne.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 80067a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067aa:	61fb      	str	r3, [r7, #28]
          break;
 80067ac:	e003      	b.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 80067ae:	bf00      	nop
 80067b0:	e265      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80067b2:	bf00      	nop
 80067b4:	e263      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80067b6:	bf00      	nop
        break;
 80067b8:	e261      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80067ba:	4b6c      	ldr	r3, [pc, #432]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80067bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067c0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80067c4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	2b10      	cmp	r3, #16
 80067ca:	d00d      	beq.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 80067cc:	2b10      	cmp	r3, #16
 80067ce:	d802      	bhi.n	80067d6 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d005      	beq.n	80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 80067d4:	e024      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 80067d6:	2b20      	cmp	r3, #32
 80067d8:	d00a      	beq.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80067da:	2b30      	cmp	r3, #48	; 0x30
 80067dc:	d012      	beq.n	8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 80067de:	e01f      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 80067e0:	f7ff fa6c 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 80067e4:	61f8      	str	r0, [r7, #28]
          break;
 80067e6:	e01b      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 80067e8:	f7ff f9d2 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 80067ec:	61f8      	str	r0, [r7, #28]
          break;
 80067ee:	e017      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067f0:	4b5e      	ldr	r3, [pc, #376]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067fc:	d10d      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 80067fe:	4b5c      	ldr	r3, [pc, #368]	; (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8006800:	61fb      	str	r3, [r7, #28]
          break;
 8006802:	e00a      	b.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006804:	4b59      	ldr	r3, [pc, #356]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8006806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800680a:	f003 0302 	and.w	r3, r3, #2
 800680e:	2b02      	cmp	r3, #2
 8006810:	d105      	bne.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8006812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006816:	61fb      	str	r3, [r7, #28]
          break;
 8006818:	e001      	b.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800681a:	bf00      	nop
 800681c:	e22f      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800681e:	bf00      	nop
        break;
 8006820:	e22d      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006822:	4b52      	ldr	r3, [pc, #328]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8006824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006828:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800682c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	2b40      	cmp	r3, #64	; 0x40
 8006832:	d00d      	beq.n	8006850 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8006834:	2b40      	cmp	r3, #64	; 0x40
 8006836:	d802      	bhi.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8006838:	2b00      	cmp	r3, #0
 800683a:	d005      	beq.n	8006848 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 800683c:	e024      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 800683e:	2b80      	cmp	r3, #128	; 0x80
 8006840:	d00a      	beq.n	8006858 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8006842:	2bc0      	cmp	r3, #192	; 0xc0
 8006844:	d012      	beq.n	800686c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8006846:	e01f      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006848:	f7ff fa38 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 800684c:	61f8      	str	r0, [r7, #28]
          break;
 800684e:	e01b      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8006850:	f7ff f99e 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8006854:	61f8      	str	r0, [r7, #28]
          break;
 8006856:	e017      	b.n	8006888 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006858:	4b44      	ldr	r3, [pc, #272]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006860:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006864:	d10d      	bne.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 8006866:	4b42      	ldr	r3, [pc, #264]	; (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8006868:	61fb      	str	r3, [r7, #28]
          break;
 800686a:	e00a      	b.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800686c:	4b3f      	ldr	r3, [pc, #252]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800686e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b02      	cmp	r3, #2
 8006878:	d105      	bne.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 800687a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800687e:	61fb      	str	r3, [r7, #28]
          break;
 8006880:	e001      	b.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8006882:	bf00      	nop
 8006884:	e1fb      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006886:	bf00      	nop
        break;
 8006888:	e1f9      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800688a:	4b38      	ldr	r3, [pc, #224]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800688c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006890:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006894:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800689c:	d010      	beq.n	80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 800689e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068a2:	d802      	bhi.n	80068aa <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d007      	beq.n	80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 80068a8:	e026      	b.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 80068aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068ae:	d00b      	beq.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80068b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068b4:	d012      	beq.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 80068b6:	e01f      	b.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 80068b8:	f7ff fa00 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 80068bc:	61f8      	str	r0, [r7, #28]
          break;
 80068be:	e01b      	b.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 80068c0:	f7ff f966 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 80068c4:	61f8      	str	r0, [r7, #28]
          break;
 80068c6:	e017      	b.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068c8:	4b28      	ldr	r3, [pc, #160]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068d4:	d10d      	bne.n	80068f2 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 80068d6:	4b26      	ldr	r3, [pc, #152]	; (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80068d8:	61fb      	str	r3, [r7, #28]
          break;
 80068da:	e00a      	b.n	80068f2 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80068dc:	4b23      	ldr	r3, [pc, #140]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80068de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068e2:	f003 0302 	and.w	r3, r3, #2
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d105      	bne.n	80068f6 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 80068ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068ee:	61fb      	str	r3, [r7, #28]
          break;
 80068f0:	e001      	b.n	80068f6 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 80068f2:	bf00      	nop
 80068f4:	e1c3      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80068f6:	bf00      	nop
        break;
 80068f8:	e1c1      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80068fa:	4b1c      	ldr	r3, [pc, #112]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80068fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006900:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006904:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800690c:	d010      	beq.n	8006930 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800690e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006912:	d802      	bhi.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8006914:	2b00      	cmp	r3, #0
 8006916:	d007      	beq.n	8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8006918:	e026      	b.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 800691a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800691e:	d00b      	beq.n	8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8006920:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006924:	d012      	beq.n	800694c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8006926:	e01f      	b.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006928:	f7ff f9c8 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 800692c:	61f8      	str	r0, [r7, #28]
          break;
 800692e:	e01b      	b.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8006930:	f7ff f92e 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8006934:	61f8      	str	r0, [r7, #28]
          break;
 8006936:	e017      	b.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006938:	4b0c      	ldr	r3, [pc, #48]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006944:	d10d      	bne.n	8006962 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8006946:	4b0a      	ldr	r3, [pc, #40]	; (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8006948:	61fb      	str	r3, [r7, #28]
          break;
 800694a:	e00a      	b.n	8006962 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800694c:	4b07      	ldr	r3, [pc, #28]	; (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800694e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006952:	f003 0302 	and.w	r3, r3, #2
 8006956:	2b02      	cmp	r3, #2
 8006958:	d105      	bne.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 800695a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800695e:	61fb      	str	r3, [r7, #28]
          break;
 8006960:	e001      	b.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 8006962:	bf00      	nop
 8006964:	e18b      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006966:	bf00      	nop
        break;
 8006968:	e189      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800696a:	bf00      	nop
 800696c:	40021000 	.word	0x40021000
 8006970:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006974:	4bae      	ldr	r3, [pc, #696]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800697a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800697e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006986:	d02f      	beq.n	80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8006988:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800698c:	d003      	beq.n	8006996 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800698e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006992:	d004      	beq.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 8006994:	e050      	b.n	8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 8006996:	f7ff f8fb 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 800699a:	61f8      	str	r0, [r7, #28]
          break;
 800699c:	e04c      	b.n	8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 800699e:	4ba4      	ldr	r3, [pc, #656]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d043      	beq.n	8006a32 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80069aa:	4ba1      	ldr	r3, [pc, #644]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	0a1b      	lsrs	r3, r3, #8
 80069b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069b4:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	fb02 f203 	mul.w	r2, r2, r3
 80069be:	4b9c      	ldr	r3, [pc, #624]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	091b      	lsrs	r3, r3, #4
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	3301      	adds	r3, #1
 80069ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ce:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80069d0:	4b97      	ldr	r3, [pc, #604]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	0e5b      	lsrs	r3, r3, #25
 80069d6:	f003 0303 	and.w	r3, r3, #3
 80069da:	3301      	adds	r3, #1
 80069dc:	005b      	lsls	r3, r3, #1
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e4:	61fb      	str	r3, [r7, #28]
          break;
 80069e6:	e024      	b.n	8006a32 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 80069e8:	4b91      	ldr	r3, [pc, #580]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d020      	beq.n	8006a36 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80069f4:	4b8e      	ldr	r3, [pc, #568]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	0a1b      	lsrs	r3, r3, #8
 80069fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069fe:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	fb02 f203 	mul.w	r2, r2, r3
 8006a08:	4b89      	ldr	r3, [pc, #548]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	091b      	lsrs	r3, r3, #4
 8006a0e:	f003 0307 	and.w	r3, r3, #7
 8006a12:	3301      	adds	r3, #1
 8006a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a18:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8006a1a:	4b85      	ldr	r3, [pc, #532]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006a1c:	695b      	ldr	r3, [r3, #20]
 8006a1e:	0e5b      	lsrs	r3, r3, #25
 8006a20:	f003 0303 	and.w	r3, r3, #3
 8006a24:	3301      	adds	r3, #1
 8006a26:	005b      	lsls	r3, r3, #1
 8006a28:	69ba      	ldr	r2, [r7, #24]
 8006a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a2e:	61fb      	str	r3, [r7, #28]
          break;
 8006a30:	e001      	b.n	8006a36 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8006a32:	bf00      	nop
 8006a34:	e123      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006a36:	bf00      	nop
        break;
 8006a38:	e121      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006a3a:	4b7d      	ldr	r3, [pc, #500]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a44:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d103      	bne.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006a4c:	f7ff f94c 	bl	8005ce8 <HAL_RCC_GetPCLK2Freq>
 8006a50:	61f8      	str	r0, [r7, #28]
        break;
 8006a52:	e114      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8006a54:	f7ff f89c 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8006a58:	61f8      	str	r0, [r7, #28]
        break;
 8006a5a:	e110      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006a5c:	4b74      	ldr	r3, [pc, #464]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a62:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006a66:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a6e:	d009      	beq.n	8006a84 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8006a70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a74:	d00a      	beq.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d000      	beq.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8006a7a:	e011      	b.n	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006a7c:	f7ff f91e 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8006a80:	61f8      	str	r0, [r7, #28]
          break;
 8006a82:	e00d      	b.n	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 8006a84:	f7ff f884 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8006a88:	61f8      	str	r0, [r7, #28]
          break;
 8006a8a:	e009      	b.n	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a8c:	4b68      	ldr	r3, [pc, #416]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a98:	d101      	bne.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8006a9a:	4b66      	ldr	r3, [pc, #408]	; (8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8006a9c:	61fb      	str	r3, [r7, #28]
          break;
 8006a9e:	bf00      	nop
        break;
 8006aa0:	e0ed      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006aa2:	4b63      	ldr	r3, [pc, #396]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006aac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ab4:	d009      	beq.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8006ab6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006aba:	d00a      	beq.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d000      	beq.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8006ac0:	e011      	b.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006ac2:	f7ff f8fb 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8006ac6:	61f8      	str	r0, [r7, #28]
          break;
 8006ac8:	e00d      	b.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8006aca:	f7ff f861 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8006ace:	61f8      	str	r0, [r7, #28]
          break;
 8006ad0:	e009      	b.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006ad2:	4b57      	ldr	r3, [pc, #348]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ada:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ade:	d101      	bne.n	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8006ae0:	4b54      	ldr	r3, [pc, #336]	; (8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8006ae2:	61fb      	str	r3, [r7, #28]
          break;
 8006ae4:	bf00      	nop
        break;
 8006ae6:	e0ca      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006ae8:	4b51      	ldr	r3, [pc, #324]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006af2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006afa:	d009      	beq.n	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8006afc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b00:	d00a      	beq.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d000      	beq.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8006b06:	e011      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006b08:	f7ff f8d8 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8006b0c:	61f8      	str	r0, [r7, #28]
          break;
 8006b0e:	e00d      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8006b10:	f7ff f83e 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 8006b14:	61f8      	str	r0, [r7, #28]
          break;
 8006b16:	e009      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b18:	4b45      	ldr	r3, [pc, #276]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b24:	d101      	bne.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 8006b26:	4b43      	ldr	r3, [pc, #268]	; (8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8006b28:	61fb      	str	r3, [r7, #28]
          break;
 8006b2a:	bf00      	nop
        break;
 8006b2c:	e0a7      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006b2e:	4b40      	ldr	r3, [pc, #256]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b34:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006b38:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b40:	d010      	beq.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8006b42:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b46:	d802      	bhi.n	8006b4e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d007      	beq.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8006b4c:	e02f      	b.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 8006b4e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006b52:	d012      	beq.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8006b54:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006b58:	d019      	beq.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8006b5a:	e028      	b.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006b5c:	f7ff f8ae 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8006b60:	61f8      	str	r0, [r7, #28]
          break;
 8006b62:	e024      	b.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006b64:	4b32      	ldr	r3, [pc, #200]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b6a:	f003 0302 	and.w	r3, r3, #2
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d118      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 8006b72:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006b76:	61fb      	str	r3, [r7, #28]
          break;
 8006b78:	e014      	b.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b7a:	4b2d      	ldr	r3, [pc, #180]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b86:	d10f      	bne.n	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8006b88:	4b2a      	ldr	r3, [pc, #168]	; (8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8006b8a:	61fb      	str	r3, [r7, #28]
          break;
 8006b8c:	e00c      	b.n	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006b8e:	4b28      	ldr	r3, [pc, #160]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b94:	f003 0302 	and.w	r3, r3, #2
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d107      	bne.n	8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8006b9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ba0:	61fb      	str	r3, [r7, #28]
          break;
 8006ba2:	e003      	b.n	8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 8006ba4:	bf00      	nop
 8006ba6:	e06a      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006ba8:	bf00      	nop
 8006baa:	e068      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006bac:	bf00      	nop
        break;
 8006bae:	e066      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006bb0:	4b1f      	ldr	r3, [pc, #124]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bb6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006bba:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bc2:	d010      	beq.n	8006be6 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8006bc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bc8:	d802      	bhi.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d007      	beq.n	8006bde <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8006bce:	e034      	b.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8006bd0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006bd4:	d012      	beq.n	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8006bd6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006bda:	d019      	beq.n	8006c10 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8006bdc:	e02d      	b.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006bde:	f7ff f86d 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8006be2:	61f8      	str	r0, [r7, #28]
          break;
 8006be4:	e029      	b.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006be6:	4b12      	ldr	r3, [pc, #72]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006be8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006bec:	f003 0302 	and.w	r3, r3, #2
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	d118      	bne.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 8006bf4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006bf8:	61fb      	str	r3, [r7, #28]
          break;
 8006bfa:	e014      	b.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006bfc:	4b0c      	ldr	r3, [pc, #48]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c08:	d10f      	bne.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8006c0a:	4b0a      	ldr	r3, [pc, #40]	; (8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8006c0c:	61fb      	str	r3, [r7, #28]
          break;
 8006c0e:	e00c      	b.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c10:	4b07      	ldr	r3, [pc, #28]	; (8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8006c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c16:	f003 0302 	and.w	r3, r3, #2
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d10c      	bne.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8006c1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c22:	61fb      	str	r3, [r7, #28]
          break;
 8006c24:	e008      	b.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 8006c26:	bf00      	nop
 8006c28:	e029      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8006c2a:	bf00      	nop
 8006c2c:	e027      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8006c2e:	bf00      	nop
 8006c30:	40021000 	.word	0x40021000
 8006c34:	00f42400 	.word	0x00f42400
          break;
 8006c38:	bf00      	nop
        break;
 8006c3a:	e020      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8006c3c:	4b12      	ldr	r3, [pc, #72]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8006c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c42:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006c46:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8006c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c52:	d004      	beq.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 8006c54:	e00d      	b.n	8006c72 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c56:	f7ff f831 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8006c5a:	61f8      	str	r0, [r7, #28]
          break;
 8006c5c:	e009      	b.n	8006c72 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c5e:	4b0a      	ldr	r3, [pc, #40]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c6a:	d101      	bne.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8006c6c:	4b07      	ldr	r3, [pc, #28]	; (8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8006c6e:	61fb      	str	r3, [r7, #28]
          break;
 8006c70:	bf00      	nop
        break;
 8006c72:	e004      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8006c74:	bf00      	nop
 8006c76:	e002      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8006c78:	bf00      	nop
 8006c7a:	e000      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8006c7c:	bf00      	nop
    }
  }

  return(frequency);
 8006c7e:	69fb      	ldr	r3, [r7, #28]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3720      	adds	r7, #32
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	40021000 	.word	0x40021000
 8006c8c:	00f42400 	.word	0x00f42400

08006c90 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006c90:	b480      	push	{r7}
 8006c92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006c94:	4b05      	ldr	r3, [pc, #20]	; (8006cac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a04      	ldr	r2, [pc, #16]	; (8006cac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006c9a:	f043 0304 	orr.w	r3, r3, #4
 8006c9e:	6013      	str	r3, [r2, #0]
}
 8006ca0:	bf00      	nop
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	40021000 	.word	0x40021000

08006cb0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006cbe:	4b73      	ldr	r3, [pc, #460]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	f003 0303 	and.w	r3, r3, #3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d018      	beq.n	8006cfc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006cca:	4b70      	ldr	r3, [pc, #448]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	f003 0203 	and.w	r2, r3, #3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d10d      	bne.n	8006cf6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
       ||
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d009      	beq.n	8006cf6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006ce2:	4b6a      	ldr	r3, [pc, #424]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	091b      	lsrs	r3, r3, #4
 8006ce8:	f003 0307 	and.w	r3, r3, #7
 8006cec:	1c5a      	adds	r2, r3, #1
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
       ||
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d044      	beq.n	8006d80 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	73fb      	strb	r3, [r7, #15]
 8006cfa:	e041      	b.n	8006d80 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d00c      	beq.n	8006d1e <RCCEx_PLLSAI1_Config+0x6e>
 8006d04:	2b03      	cmp	r3, #3
 8006d06:	d013      	beq.n	8006d30 <RCCEx_PLLSAI1_Config+0x80>
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d120      	bne.n	8006d4e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006d0c:	4b5f      	ldr	r3, [pc, #380]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d11d      	bne.n	8006d54 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d1c:	e01a      	b.n	8006d54 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006d1e:	4b5b      	ldr	r3, [pc, #364]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d116      	bne.n	8006d58 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d2e:	e013      	b.n	8006d58 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006d30:	4b56      	ldr	r3, [pc, #344]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10f      	bne.n	8006d5c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006d3c:	4b53      	ldr	r3, [pc, #332]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d109      	bne.n	8006d5c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006d4c:	e006      	b.n	8006d5c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	73fb      	strb	r3, [r7, #15]
      break;
 8006d52:	e004      	b.n	8006d5e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8006d54:	bf00      	nop
 8006d56:	e002      	b.n	8006d5e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8006d58:	bf00      	nop
 8006d5a:	e000      	b.n	8006d5e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8006d5c:	bf00      	nop
    }

    if(status == HAL_OK)
 8006d5e:	7bfb      	ldrb	r3, [r7, #15]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10d      	bne.n	8006d80 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006d64:	4b49      	ldr	r3, [pc, #292]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6819      	ldr	r1, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	3b01      	subs	r3, #1
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	430b      	orrs	r3, r1
 8006d7a:	4944      	ldr	r1, [pc, #272]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d17d      	bne.n	8006e82 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006d86:	4b41      	ldr	r3, [pc, #260]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a40      	ldr	r2, [pc, #256]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d8c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006d90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d92:	f7fb fc73 	bl	800267c <HAL_GetTick>
 8006d96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006d98:	e009      	b.n	8006dae <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006d9a:	f7fb fc6f 	bl	800267c <HAL_GetTick>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d902      	bls.n	8006dae <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	73fb      	strb	r3, [r7, #15]
        break;
 8006dac:	e005      	b.n	8006dba <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006dae:	4b37      	ldr	r3, [pc, #220]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1ef      	bne.n	8006d9a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8006dba:	7bfb      	ldrb	r3, [r7, #15]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d160      	bne.n	8006e82 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d111      	bne.n	8006dea <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006dc6:	4b31      	ldr	r3, [pc, #196]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006dce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	6892      	ldr	r2, [r2, #8]
 8006dd6:	0211      	lsls	r1, r2, #8
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	68d2      	ldr	r2, [r2, #12]
 8006ddc:	0912      	lsrs	r2, r2, #4
 8006dde:	0452      	lsls	r2, r2, #17
 8006de0:	430a      	orrs	r2, r1
 8006de2:	492a      	ldr	r1, [pc, #168]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	610b      	str	r3, [r1, #16]
 8006de8:	e027      	b.n	8006e3a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d112      	bne.n	8006e16 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006df0:	4b26      	ldr	r3, [pc, #152]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006df8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	6892      	ldr	r2, [r2, #8]
 8006e00:	0211      	lsls	r1, r2, #8
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	6912      	ldr	r2, [r2, #16]
 8006e06:	0852      	lsrs	r2, r2, #1
 8006e08:	3a01      	subs	r2, #1
 8006e0a:	0552      	lsls	r2, r2, #21
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	491f      	ldr	r1, [pc, #124]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e10:	4313      	orrs	r3, r2
 8006e12:	610b      	str	r3, [r1, #16]
 8006e14:	e011      	b.n	8006e3a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e16:	4b1d      	ldr	r3, [pc, #116]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006e1e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	6892      	ldr	r2, [r2, #8]
 8006e26:	0211      	lsls	r1, r2, #8
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	6952      	ldr	r2, [r2, #20]
 8006e2c:	0852      	lsrs	r2, r2, #1
 8006e2e:	3a01      	subs	r2, #1
 8006e30:	0652      	lsls	r2, r2, #25
 8006e32:	430a      	orrs	r2, r1
 8006e34:	4915      	ldr	r1, [pc, #84]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e36:	4313      	orrs	r3, r2
 8006e38:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006e3a:	4b14      	ldr	r3, [pc, #80]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a13      	ldr	r2, [pc, #76]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e44:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e46:	f7fb fc19 	bl	800267c <HAL_GetTick>
 8006e4a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006e4c:	e009      	b.n	8006e62 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006e4e:	f7fb fc15 	bl	800267c <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d902      	bls.n	8006e62 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	73fb      	strb	r3, [r7, #15]
          break;
 8006e60:	e005      	b.n	8006e6e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006e62:	4b0a      	ldr	r3, [pc, #40]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d0ef      	beq.n	8006e4e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8006e6e:	7bfb      	ldrb	r3, [r7, #15]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d106      	bne.n	8006e82 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006e74:	4b05      	ldr	r3, [pc, #20]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e76:	691a      	ldr	r2, [r3, #16]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	4903      	ldr	r1, [pc, #12]	; (8006e8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3710      	adds	r7, #16
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	40021000 	.word	0x40021000

08006e90 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006e9e:	4b68      	ldr	r3, [pc, #416]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	f003 0303 	and.w	r3, r3, #3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d018      	beq.n	8006edc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006eaa:	4b65      	ldr	r3, [pc, #404]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	f003 0203 	and.w	r2, r3, #3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d10d      	bne.n	8006ed6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
       ||
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d009      	beq.n	8006ed6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006ec2:	4b5f      	ldr	r3, [pc, #380]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	091b      	lsrs	r3, r3, #4
 8006ec8:	f003 0307 	and.w	r3, r3, #7
 8006ecc:	1c5a      	adds	r2, r3, #1
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685b      	ldr	r3, [r3, #4]
       ||
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d044      	beq.n	8006f60 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	73fb      	strb	r3, [r7, #15]
 8006eda:	e041      	b.n	8006f60 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d00c      	beq.n	8006efe <RCCEx_PLLSAI2_Config+0x6e>
 8006ee4:	2b03      	cmp	r3, #3
 8006ee6:	d013      	beq.n	8006f10 <RCCEx_PLLSAI2_Config+0x80>
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d120      	bne.n	8006f2e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006eec:	4b54      	ldr	r3, [pc, #336]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0302 	and.w	r3, r3, #2
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d11d      	bne.n	8006f34 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006efc:	e01a      	b.n	8006f34 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006efe:	4b50      	ldr	r3, [pc, #320]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d116      	bne.n	8006f38 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f0e:	e013      	b.n	8006f38 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006f10:	4b4b      	ldr	r3, [pc, #300]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d10f      	bne.n	8006f3c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006f1c:	4b48      	ldr	r3, [pc, #288]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d109      	bne.n	8006f3c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006f2c:	e006      	b.n	8006f3c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	73fb      	strb	r3, [r7, #15]
      break;
 8006f32:	e004      	b.n	8006f3e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8006f34:	bf00      	nop
 8006f36:	e002      	b.n	8006f3e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8006f38:	bf00      	nop
 8006f3a:	e000      	b.n	8006f3e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8006f3c:	bf00      	nop
    }

    if(status == HAL_OK)
 8006f3e:	7bfb      	ldrb	r3, [r7, #15]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10d      	bne.n	8006f60 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006f44:	4b3e      	ldr	r3, [pc, #248]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6819      	ldr	r1, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	3b01      	subs	r3, #1
 8006f56:	011b      	lsls	r3, r3, #4
 8006f58:	430b      	orrs	r3, r1
 8006f5a:	4939      	ldr	r1, [pc, #228]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006f60:	7bfb      	ldrb	r3, [r7, #15]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d167      	bne.n	8007036 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006f66:	4b36      	ldr	r3, [pc, #216]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a35      	ldr	r2, [pc, #212]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f72:	f7fb fb83 	bl	800267c <HAL_GetTick>
 8006f76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006f78:	e009      	b.n	8006f8e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006f7a:	f7fb fb7f 	bl	800267c <HAL_GetTick>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d902      	bls.n	8006f8e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8006f88:	2303      	movs	r3, #3
 8006f8a:	73fb      	strb	r3, [r7, #15]
        break;
 8006f8c:	e005      	b.n	8006f9a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006f8e:	4b2c      	ldr	r3, [pc, #176]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1ef      	bne.n	8006f7a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8006f9a:	7bfb      	ldrb	r3, [r7, #15]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d14a      	bne.n	8007036 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d111      	bne.n	8006fca <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006fa6:	4b26      	ldr	r3, [pc, #152]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006fae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	6892      	ldr	r2, [r2, #8]
 8006fb6:	0211      	lsls	r1, r2, #8
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	68d2      	ldr	r2, [r2, #12]
 8006fbc:	0912      	lsrs	r2, r2, #4
 8006fbe:	0452      	lsls	r2, r2, #17
 8006fc0:	430a      	orrs	r2, r1
 8006fc2:	491f      	ldr	r1, [pc, #124]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	614b      	str	r3, [r1, #20]
 8006fc8:	e011      	b.n	8006fee <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006fca:	4b1d      	ldr	r3, [pc, #116]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006fcc:	695b      	ldr	r3, [r3, #20]
 8006fce:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006fd2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	6892      	ldr	r2, [r2, #8]
 8006fda:	0211      	lsls	r1, r2, #8
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	6912      	ldr	r2, [r2, #16]
 8006fe0:	0852      	lsrs	r2, r2, #1
 8006fe2:	3a01      	subs	r2, #1
 8006fe4:	0652      	lsls	r2, r2, #25
 8006fe6:	430a      	orrs	r2, r1
 8006fe8:	4915      	ldr	r1, [pc, #84]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006fea:	4313      	orrs	r3, r2
 8006fec:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006fee:	4b14      	ldr	r3, [pc, #80]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a13      	ldr	r2, [pc, #76]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8006ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ff8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ffa:	f7fb fb3f 	bl	800267c <HAL_GetTick>
 8006ffe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007000:	e009      	b.n	8007016 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007002:	f7fb fb3b 	bl	800267c <HAL_GetTick>
 8007006:	4602      	mov	r2, r0
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	2b02      	cmp	r3, #2
 800700e:	d902      	bls.n	8007016 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	73fb      	strb	r3, [r7, #15]
          break;
 8007014:	e005      	b.n	8007022 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007016:	4b0a      	ldr	r3, [pc, #40]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0ef      	beq.n	8007002 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8007022:	7bfb      	ldrb	r3, [r7, #15]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d106      	bne.n	8007036 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007028:	4b05      	ldr	r3, [pc, #20]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 800702a:	695a      	ldr	r2, [r3, #20]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	4903      	ldr	r1, [pc, #12]	; (8007040 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007032:	4313      	orrs	r3, r2
 8007034:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007036:	7bfb      	ldrb	r3, [r7, #15]
}
 8007038:	4618      	mov	r0, r3
 800703a:	3710      	adds	r7, #16
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}
 8007040:	40021000 	.word	0x40021000

08007044 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8007044:	b480      	push	{r7}
 8007046:	b089      	sub	sp, #36	; 0x24
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8007052:	2300      	movs	r3, #0
 8007054:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8007056:	2300      	movs	r3, #0
 8007058:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007060:	d10c      	bne.n	800707c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007062:	4b62      	ldr	r3, [pc, #392]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8007064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007068:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800706c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007074:	d112      	bne.n	800709c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007076:	4b5e      	ldr	r3, [pc, #376]	; (80071f0 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8007078:	61fb      	str	r3, [r7, #28]
 800707a:	e00f      	b.n	800709c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007082:	d10b      	bne.n	800709c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007084:	4b59      	ldr	r3, [pc, #356]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8007086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800708a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800708e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007096:	d101      	bne.n	800709c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8007098:	4b55      	ldr	r3, [pc, #340]	; (80071f0 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 800709a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f040 809c 	bne.w	80071dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80070ae:	d003      	beq.n	80070b8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80070b6:	d12d      	bne.n	8007114 <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 80070b8:	4b4c      	ldr	r3, [pc, #304]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 808b 	beq.w	80071dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80070c6:	4b49      	ldr	r3, [pc, #292]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	091b      	lsrs	r3, r3, #4
 80070cc:	f003 0307 	and.w	r3, r3, #7
 80070d0:	3301      	adds	r3, #1
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80070da:	4b44      	ldr	r3, [pc, #272]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	0a1b      	lsrs	r3, r3, #8
 80070e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070e4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80070ec:	4b3f      	ldr	r3, [pc, #252]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 80070f8:	2311      	movs	r3, #17
 80070fa:	617b      	str	r3, [r7, #20]
 80070fc:	e001      	b.n	8007102 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 80070fe:	2307      	movs	r3, #7
 8007100:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	fb02 f203 	mul.w	r2, r2, r3
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007110:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8007112:	e063      	b.n	80071dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d12c      	bne.n	8007174 <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 800711a:	4b34      	ldr	r3, [pc, #208]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d05a      	beq.n	80071dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007126:	4b31      	ldr	r3, [pc, #196]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	091b      	lsrs	r3, r3, #4
 800712c:	f003 0307 	and.w	r3, r3, #7
 8007130:	3301      	adds	r3, #1
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	fbb2 f3f3 	udiv	r3, r2, r3
 8007138:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800713a:	4b2c      	ldr	r3, [pc, #176]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	0a1b      	lsrs	r3, r3, #8
 8007140:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007144:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d10a      	bne.n	8007162 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800714c:	4b27      	ldr	r3, [pc, #156]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800714e:	691b      	ldr	r3, [r3, #16]
 8007150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d002      	beq.n	800715e <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8007158:	2311      	movs	r3, #17
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	e001      	b.n	8007162 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 800715e:	2307      	movs	r3, #7
 8007160:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	fb02 f203 	mul.w	r2, r2, r3
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007170:	61fb      	str	r3, [r7, #28]
 8007172:	e033      	b.n	80071dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800717a:	d003      	beq.n	8007184 <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007182:	d12b      	bne.n	80071dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 8007184:	4b19      	ldr	r3, [pc, #100]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8007186:	695b      	ldr	r3, [r3, #20]
 8007188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800718c:	2b00      	cmp	r3, #0
 800718e:	d025      	beq.n	80071dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007190:	4b16      	ldr	r3, [pc, #88]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	091b      	lsrs	r3, r3, #4
 8007196:	f003 0307 	and.w	r3, r3, #7
 800719a:	3301      	adds	r3, #1
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80071a4:	4b11      	ldr	r3, [pc, #68]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	0a1b      	lsrs	r3, r3, #8
 80071aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071ae:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10a      	bne.n	80071cc <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80071b6:	4b0d      	ldr	r3, [pc, #52]	; (80071ec <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80071b8:	695b      	ldr	r3, [r3, #20]
 80071ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 80071c2:	2311      	movs	r3, #17
 80071c4:	617b      	str	r3, [r7, #20]
 80071c6:	e001      	b.n	80071cc <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 80071c8:	2307      	movs	r3, #7
 80071ca:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	68fa      	ldr	r2, [r7, #12]
 80071d0:	fb02 f203 	mul.w	r2, r2, r3
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80071da:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80071dc:	69fb      	ldr	r3, [r7, #28]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3724      	adds	r7, #36	; 0x24
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	40021000 	.word	0x40021000
 80071f0:	001fff68 	.word	0x001fff68

080071f4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d06f      	beq.n	80072e6 <HAL_RTC_Init+0xf2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800720c:	b2db      	uxtb	r3, r3
 800720e:	2b00      	cmp	r3, #0
 8007210:	d106      	bne.n	8007220 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f7fa fb22 	bl	8001864 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2202      	movs	r2, #2
 8007224:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	22ca      	movs	r2, #202	; 0xca
 800722e:	625a      	str	r2, [r3, #36]	; 0x24
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2253      	movs	r2, #83	; 0x53
 8007236:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 fa4c 	bl	80076d6 <RTC_EnterInitMode>
 800723e:	4603      	mov	r3, r0
 8007240:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007242:	7bfb      	ldrb	r3, [r7, #15]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d14e      	bne.n	80072e6 <HAL_RTC_Init+0xf2>
#if defined(STM32L412xx) || defined(STM32L422xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	6812      	ldr	r2, [r2, #0]
 8007252:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800725a:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6899      	ldr	r1, [r3, #8]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685a      	ldr	r2, [r3, #4]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	431a      	orrs	r2, r3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	430a      	orrs	r2, r1
 8007278:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	68d2      	ldr	r2, [r2, #12]
 8007282:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6919      	ldr	r1, [r3, #16]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	041a      	lsls	r2, r3, #16
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	430a      	orrs	r2, r1
 8007296:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 fa4f 	bl	800773c <RTC_ExitInitMode>
 800729e:	4603      	mov	r3, r0
 80072a0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80072a2:	7bfb      	ldrb	r3, [r7, #15]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d11e      	bne.n	80072e6 <HAL_RTC_Init+0xf2>
      {
#if defined(STM32L412xx) || defined(STM32L422xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f022 0203 	bic.w	r2, r2, #3
 80072b6:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	69da      	ldr	r2, [r3, #28]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	431a      	orrs	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	22ff      	movs	r2, #255	; 0xff
 80072d6:	625a      	str	r2, [r3, #36]	; 0x24

        if (status == HAL_OK)
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d103      	bne.n	80072e6 <HAL_RTC_Init+0xf2>
        {
          hrtc->State = HAL_RTC_STATE_READY;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        }
      }
    }
  }

  return status;
 80072e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80072f0:	b590      	push	{r4, r7, lr}
 80072f2:	b087      	sub	sp, #28
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d101      	bne.n	800730a <HAL_RTC_SetTime+0x1a>
 8007306:	2302      	movs	r3, #2
 8007308:	e08b      	b.n	8007422 <HAL_RTC_SetTime+0x132>
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2202      	movs	r2, #2
 8007316:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	22ca      	movs	r2, #202	; 0xca
 8007320:	625a      	str	r2, [r3, #36]	; 0x24
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2253      	movs	r2, #83	; 0x53
 8007328:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f000 f9d3 	bl	80076d6 <RTC_EnterInitMode>
 8007330:	4603      	mov	r3, r0
 8007332:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007334:	7cfb      	ldrb	r3, [r7, #19]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d163      	bne.n	8007402 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d126      	bne.n	800738e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734a:	2b00      	cmp	r3, #0
 800734c:	d102      	bne.n	8007354 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	2200      	movs	r2, #0
 8007352:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	781b      	ldrb	r3, [r3, #0]
 8007358:	4618      	mov	r0, r3
 800735a:	f000 fa2d 	bl	80077b8 <RTC_ByteToBcd2>
 800735e:	4603      	mov	r3, r0
 8007360:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	785b      	ldrb	r3, [r3, #1]
 8007366:	4618      	mov	r0, r3
 8007368:	f000 fa26 	bl	80077b8 <RTC_ByteToBcd2>
 800736c:	4603      	mov	r3, r0
 800736e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007370:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	789b      	ldrb	r3, [r3, #2]
 8007376:	4618      	mov	r0, r3
 8007378:	f000 fa1e 	bl	80077b8 <RTC_ByteToBcd2>
 800737c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800737e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	78db      	ldrb	r3, [r3, #3]
 8007386:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007388:	4313      	orrs	r3, r2
 800738a:	617b      	str	r3, [r7, #20]
 800738c:	e018      	b.n	80073c0 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007398:	2b00      	cmp	r3, #0
 800739a:	d102      	bne.n	80073a2 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2200      	movs	r2, #0
 80073a0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	785b      	ldrb	r3, [r3, #1]
 80073ac:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80073ae:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80073b4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	78db      	ldrb	r3, [r3, #3]
 80073ba:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80073bc:	4313      	orrs	r3, r2
 80073be:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80073ca:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80073ce:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	689a      	ldr	r2, [r3, #8]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80073de:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6899      	ldr	r1, [r3, #8]
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	68da      	ldr	r2, [r3, #12]
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	431a      	orrs	r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	430a      	orrs	r2, r1
 80073f6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80073f8:	68f8      	ldr	r0, [r7, #12]
 80073fa:	f000 f99f 	bl	800773c <RTC_ExitInitMode>
 80073fe:	4603      	mov	r3, r0
 8007400:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	22ff      	movs	r2, #255	; 0xff
 8007408:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800740a:	7cfb      	ldrb	r3, [r7, #19]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d103      	bne.n	8007418 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007420:	7cfb      	ldrb	r3, [r7, #19]
}
 8007422:	4618      	mov	r0, r3
 8007424:	371c      	adds	r7, #28
 8007426:	46bd      	mov	sp, r7
 8007428:	bd90      	pop	{r4, r7, pc}

0800742a <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b086      	sub	sp, #24
 800742e:	af00      	add	r7, sp, #0
 8007430:	60f8      	str	r0, [r7, #12]
 8007432:	60b9      	str	r1, [r7, #8]
 8007434:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007458:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800745c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	0c1b      	lsrs	r3, r3, #16
 8007462:	b2db      	uxtb	r3, r3
 8007464:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007468:	b2da      	uxtb	r2, r3
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	0a1b      	lsrs	r3, r3, #8
 8007472:	b2db      	uxtb	r3, r3
 8007474:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007478:	b2da      	uxtb	r2, r3
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	b2db      	uxtb	r3, r3
 8007482:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007486:	b2da      	uxtb	r2, r3
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	0d9b      	lsrs	r3, r3, #22
 8007490:	b2db      	uxtb	r3, r3
 8007492:	f003 0301 	and.w	r3, r3, #1
 8007496:	b2da      	uxtb	r2, r3
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d11a      	bne.n	80074d8 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f000 f9a6 	bl	80077f8 <RTC_Bcd2ToByte>
 80074ac:	4603      	mov	r3, r0
 80074ae:	461a      	mov	r2, r3
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	785b      	ldrb	r3, [r3, #1]
 80074b8:	4618      	mov	r0, r3
 80074ba:	f000 f99d 	bl	80077f8 <RTC_Bcd2ToByte>
 80074be:	4603      	mov	r3, r0
 80074c0:	461a      	mov	r2, r3
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	789b      	ldrb	r3, [r3, #2]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f000 f994 	bl	80077f8 <RTC_Bcd2ToByte>
 80074d0:	4603      	mov	r3, r0
 80074d2:	461a      	mov	r2, r3
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3718      	adds	r7, #24
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80074e2:	b590      	push	{r4, r7, lr}
 80074e4:	b087      	sub	sp, #28
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	60f8      	str	r0, [r7, #12]
 80074ea:	60b9      	str	r1, [r7, #8]
 80074ec:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d101      	bne.n	80074fc <HAL_RTC_SetDate+0x1a>
 80074f8:	2302      	movs	r3, #2
 80074fa:	e075      	b.n	80075e8 <HAL_RTC_SetDate+0x106>
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2202      	movs	r2, #2
 8007508:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d10e      	bne.n	8007530 <HAL_RTC_SetDate+0x4e>
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	785b      	ldrb	r3, [r3, #1]
 8007516:	f003 0310 	and.w	r3, r3, #16
 800751a:	2b00      	cmp	r3, #0
 800751c:	d008      	beq.n	8007530 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	785b      	ldrb	r3, [r3, #1]
 8007522:	f023 0310 	bic.w	r3, r3, #16
 8007526:	b2db      	uxtb	r3, r3
 8007528:	330a      	adds	r3, #10
 800752a:	b2da      	uxtb	r2, r3
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d11c      	bne.n	8007570 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	78db      	ldrb	r3, [r3, #3]
 800753a:	4618      	mov	r0, r3
 800753c:	f000 f93c 	bl	80077b8 <RTC_ByteToBcd2>
 8007540:	4603      	mov	r3, r0
 8007542:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	785b      	ldrb	r3, [r3, #1]
 8007548:	4618      	mov	r0, r3
 800754a:	f000 f935 	bl	80077b8 <RTC_ByteToBcd2>
 800754e:	4603      	mov	r3, r0
 8007550:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007552:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	789b      	ldrb	r3, [r3, #2]
 8007558:	4618      	mov	r0, r3
 800755a:	f000 f92d 	bl	80077b8 <RTC_ByteToBcd2>
 800755e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007560:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800756a:	4313      	orrs	r3, r2
 800756c:	617b      	str	r3, [r7, #20]
 800756e:	e00e      	b.n	800758e <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	78db      	ldrb	r3, [r3, #3]
 8007574:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	785b      	ldrb	r3, [r3, #1]
 800757a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800757c:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800757e:	68ba      	ldr	r2, [r7, #8]
 8007580:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007582:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800758a:	4313      	orrs	r3, r2
 800758c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	22ca      	movs	r2, #202	; 0xca
 8007594:	625a      	str	r2, [r3, #36]	; 0x24
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2253      	movs	r2, #83	; 0x53
 800759c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f000 f899 	bl	80076d6 <RTC_EnterInitMode>
 80075a4:	4603      	mov	r3, r0
 80075a6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80075a8:	7cfb      	ldrb	r3, [r7, #19]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d10c      	bne.n	80075c8 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80075b8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80075bc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80075be:	68f8      	ldr	r0, [r7, #12]
 80075c0:	f000 f8bc 	bl	800773c <RTC_ExitInitMode>
 80075c4:	4603      	mov	r3, r0
 80075c6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	22ff      	movs	r2, #255	; 0xff
 80075ce:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80075d0:	7cfb      	ldrb	r3, [r7, #19]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d103      	bne.n	80075de <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2201      	movs	r2, #1
 80075da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80075e6:	7cfb      	ldrb	r3, [r7, #19]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	371c      	adds	r7, #28
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd90      	pop	{r4, r7, pc}

080075f0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007606:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800760a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	0c1b      	lsrs	r3, r3, #16
 8007610:	b2da      	uxtb	r2, r3
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	0a1b      	lsrs	r3, r3, #8
 800761a:	b2db      	uxtb	r3, r3
 800761c:	f003 031f 	and.w	r3, r3, #31
 8007620:	b2da      	uxtb	r2, r3
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	b2db      	uxtb	r3, r3
 800762a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800762e:	b2da      	uxtb	r2, r3
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	0b5b      	lsrs	r3, r3, #13
 8007638:	b2db      	uxtb	r3, r3
 800763a:	f003 0307 	and.w	r3, r3, #7
 800763e:	b2da      	uxtb	r2, r3
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d11a      	bne.n	8007680 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	78db      	ldrb	r3, [r3, #3]
 800764e:	4618      	mov	r0, r3
 8007650:	f000 f8d2 	bl	80077f8 <RTC_Bcd2ToByte>
 8007654:	4603      	mov	r3, r0
 8007656:	461a      	mov	r2, r3
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	785b      	ldrb	r3, [r3, #1]
 8007660:	4618      	mov	r0, r3
 8007662:	f000 f8c9 	bl	80077f8 <RTC_Bcd2ToByte>
 8007666:	4603      	mov	r3, r0
 8007668:	461a      	mov	r2, r3
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	789b      	ldrb	r3, [r3, #2]
 8007672:	4618      	mov	r0, r3
 8007674:	f000 f8c0 	bl	80077f8 <RTC_Bcd2ToByte>
 8007678:	4603      	mov	r3, r0
 800767a:	461a      	mov	r2, r3
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3718      	adds	r7, #24
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b084      	sub	sp, #16
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	68da      	ldr	r2, [r3, #12]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80076a0:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80076a2:	f7fa ffeb 	bl	800267c <HAL_GetTick>
 80076a6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80076a8:	e009      	b.n	80076be <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80076aa:	f7fa ffe7 	bl	800267c <HAL_GetTick>
 80076ae:	4602      	mov	r2, r0
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	1ad3      	subs	r3, r2, r3
 80076b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076b8:	d901      	bls.n	80076be <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e007      	b.n	80076ce <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	f003 0320 	and.w	r3, r3, #32
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d0ee      	beq.n	80076aa <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b084      	sub	sp, #16
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076de:	2300      	movs	r3, #0
 80076e0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d120      	bne.n	8007732 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f04f 32ff 	mov.w	r2, #4294967295
 80076f8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80076fa:	f7fa ffbf 	bl	800267c <HAL_GetTick>
 80076fe:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007700:	e00d      	b.n	800771e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007702:	f7fa ffbb 	bl	800267c <HAL_GetTick>
 8007706:	4602      	mov	r2, r0
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007710:	d905      	bls.n	800771e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2203      	movs	r2, #3
 800771a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007728:	2b00      	cmp	r3, #0
 800772a:	d102      	bne.n	8007732 <RTC_EnterInitMode+0x5c>
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	2b03      	cmp	r3, #3
 8007730:	d1e7      	bne.n	8007702 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return status;
 8007732:	7bfb      	ldrb	r3, [r7, #15]
}
 8007734:	4618      	mov	r0, r3
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007744:	2300      	movs	r3, #0
 8007746:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007748:	4b1a      	ldr	r3, [pc, #104]	; (80077b4 <RTC_ExitInitMode+0x78>)
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	4a19      	ldr	r2, [pc, #100]	; (80077b4 <RTC_ExitInitMode+0x78>)
 800774e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007752:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007754:	4b17      	ldr	r3, [pc, #92]	; (80077b4 <RTC_ExitInitMode+0x78>)
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f003 0320 	and.w	r3, r3, #32
 800775c:	2b00      	cmp	r3, #0
 800775e:	d10c      	bne.n	800777a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f7ff ff92 	bl	800768a <HAL_RTC_WaitForSynchro>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01e      	beq.n	80077aa <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2203      	movs	r2, #3
 8007770:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	73fb      	strb	r3, [r7, #15]
 8007778:	e017      	b.n	80077aa <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800777a:	4b0e      	ldr	r3, [pc, #56]	; (80077b4 <RTC_ExitInitMode+0x78>)
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	4a0d      	ldr	r2, [pc, #52]	; (80077b4 <RTC_ExitInitMode+0x78>)
 8007780:	f023 0320 	bic.w	r3, r3, #32
 8007784:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f7ff ff7f 	bl	800768a <HAL_RTC_WaitForSynchro>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d005      	beq.n	800779e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2203      	movs	r2, #3
 8007796:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800779e:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <RTC_ExitInitMode+0x78>)
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	4a04      	ldr	r2, [pc, #16]	; (80077b4 <RTC_ExitInitMode+0x78>)
 80077a4:	f043 0320 	orr.w	r3, r3, #32
 80077a8:	6093      	str	r3, [r2, #8]
  }

  return status;
 80077aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3710      	adds	r7, #16
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	40002800 	.word	0x40002800

080077b8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	4603      	mov	r3, r0
 80077c0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80077c2:	2300      	movs	r3, #0
 80077c4:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80077c6:	79fb      	ldrb	r3, [r7, #7]
 80077c8:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80077ca:	e005      	b.n	80077d8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	3301      	adds	r3, #1
 80077d0:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80077d2:	7afb      	ldrb	r3, [r7, #11]
 80077d4:	3b0a      	subs	r3, #10
 80077d6:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80077d8:	7afb      	ldrb	r3, [r7, #11]
 80077da:	2b09      	cmp	r3, #9
 80077dc:	d8f6      	bhi.n	80077cc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	011b      	lsls	r3, r3, #4
 80077e4:	b2da      	uxtb	r2, r3
 80077e6:	7afb      	ldrb	r3, [r7, #11]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	b2db      	uxtb	r3, r3
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3714      	adds	r7, #20
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b085      	sub	sp, #20
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	4603      	mov	r3, r0
 8007800:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8007802:	79fb      	ldrb	r3, [r7, #7]
 8007804:	091b      	lsrs	r3, r3, #4
 8007806:	b2db      	uxtb	r3, r3
 8007808:	461a      	mov	r2, r3
 800780a:	0092      	lsls	r2, r2, #2
 800780c:	4413      	add	r3, r2
 800780e:	005b      	lsls	r3, r3, #1
 8007810:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8007812:	79fb      	ldrb	r3, [r7, #7]
 8007814:	f003 030f 	and.w	r3, r3, #15
 8007818:	b2da      	uxtb	r2, r3
 800781a:	7bfb      	ldrb	r3, [r7, #15]
 800781c:	4413      	add	r3, r2
 800781e:	b2db      	uxtb	r3, r3
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b088      	sub	sp, #32
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d101      	bne.n	800783e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e14a      	b.n	8007ad4 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007844:	b2db      	uxtb	r3, r3
 8007846:	2b00      	cmp	r3, #0
 8007848:	d106      	bne.n	8007858 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f7fa f8ca 	bl	80019ec <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f000 f94d 	bl	8007af8 <SAI_Disable>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d001      	beq.n	8007868 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e135      	b.n	8007ad4 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2202      	movs	r2, #2
 800786c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	2b01      	cmp	r3, #1
 8007876:	d007      	beq.n	8007888 <HAL_SAI_Init+0x5c>
 8007878:	2b01      	cmp	r3, #1
 800787a:	d302      	bcc.n	8007882 <HAL_SAI_Init+0x56>
 800787c:	2b02      	cmp	r3, #2
 800787e:	d006      	beq.n	800788e <HAL_SAI_Init+0x62>
 8007880:	e008      	b.n	8007894 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007882:	2300      	movs	r3, #0
 8007884:	61fb      	str	r3, [r7, #28]
      break;
 8007886:	e008      	b.n	800789a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007888:	2310      	movs	r3, #16
 800788a:	61fb      	str	r3, [r7, #28]
      break;
 800788c:	e005      	b.n	800789a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800788e:	2320      	movs	r3, #32
 8007890:	61fb      	str	r3, [r7, #28]
      break;
 8007892:	e002      	b.n	800789a <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8007894:	2300      	movs	r3, #0
 8007896:	61fb      	str	r3, [r7, #28]
      break;
 8007898:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	2b03      	cmp	r3, #3
 80078a0:	d81d      	bhi.n	80078de <HAL_SAI_Init+0xb2>
 80078a2:	a201      	add	r2, pc, #4	; (adr r2, 80078a8 <HAL_SAI_Init+0x7c>)
 80078a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a8:	080078b9 	.word	0x080078b9
 80078ac:	080078bf 	.word	0x080078bf
 80078b0:	080078c7 	.word	0x080078c7
 80078b4:	080078cf 	.word	0x080078cf
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80078b8:	2300      	movs	r3, #0
 80078ba:	617b      	str	r3, [r7, #20]
      break;
 80078bc:	e012      	b.n	80078e4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80078be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078c2:	617b      	str	r3, [r7, #20]
      break;
 80078c4:	e00e      	b.n	80078e4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80078c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80078ca:	617b      	str	r3, [r7, #20]
      break;
 80078cc:	e00a      	b.n	80078e4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80078ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80078d2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	f043 0301 	orr.w	r3, r3, #1
 80078da:	61fb      	str	r3, [r7, #28]
      break;
 80078dc:	e002      	b.n	80078e4 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 80078de:	2300      	movs	r3, #0
 80078e0:	617b      	str	r3, [r7, #20]
      break;
 80078e2:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a7c      	ldr	r2, [pc, #496]	; (8007adc <HAL_SAI_Init+0x2b0>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d004      	beq.n	80078f8 <HAL_SAI_Init+0xcc>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a7b      	ldr	r2, [pc, #492]	; (8007ae0 <HAL_SAI_Init+0x2b4>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d103      	bne.n	8007900 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80078f8:	4a7a      	ldr	r2, [pc, #488]	; (8007ae4 <HAL_SAI_Init+0x2b8>)
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	6013      	str	r3, [r2, #0]
 80078fe:	e002      	b.n	8007906 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007900:	4a79      	ldr	r2, [pc, #484]	; (8007ae8 <HAL_SAI_Init+0x2bc>)
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d038      	beq.n	8007980 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a72      	ldr	r2, [pc, #456]	; (8007adc <HAL_SAI_Init+0x2b0>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d004      	beq.n	8007922 <HAL_SAI_Init+0xf6>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a70      	ldr	r2, [pc, #448]	; (8007ae0 <HAL_SAI_Init+0x2b4>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d105      	bne.n	800792e <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007922:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007926:	f7fe fd3b 	bl	80063a0 <HAL_RCCEx_GetPeriphCLKFreq>
 800792a:	6138      	str	r0, [r7, #16]
 800792c:	e004      	b.n	8007938 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800792e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007932:	f7fe fd35 	bl	80063a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007936:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	4613      	mov	r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	4413      	add	r3, r2
 8007940:	005b      	lsls	r3, r3, #1
 8007942:	461a      	mov	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	69db      	ldr	r3, [r3, #28]
 8007948:	025b      	lsls	r3, r3, #9
 800794a:	fbb2 f3f3 	udiv	r3, r2, r3
 800794e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	4a66      	ldr	r2, [pc, #408]	; (8007aec <HAL_SAI_Init+0x2c0>)
 8007954:	fba2 2303 	umull	r2, r3, r2, r3
 8007958:	08da      	lsrs	r2, r3, #3
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800795e:	68f9      	ldr	r1, [r7, #12]
 8007960:	4b62      	ldr	r3, [pc, #392]	; (8007aec <HAL_SAI_Init+0x2c0>)
 8007962:	fba3 2301 	umull	r2, r3, r3, r1
 8007966:	08da      	lsrs	r2, r3, #3
 8007968:	4613      	mov	r3, r2
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	4413      	add	r3, r2
 800796e:	005b      	lsls	r3, r3, #1
 8007970:	1aca      	subs	r2, r1, r3
 8007972:	2a08      	cmp	r2, #8
 8007974:	d904      	bls.n	8007980 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	1c5a      	adds	r2, r3, #1
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d003      	beq.n	8007990 <HAL_SAI_Init+0x164>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	2b02      	cmp	r3, #2
 800798e:	d109      	bne.n	80079a4 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007994:	2b01      	cmp	r3, #1
 8007996:	d101      	bne.n	800799c <HAL_SAI_Init+0x170>
 8007998:	2300      	movs	r3, #0
 800799a:	e001      	b.n	80079a0 <HAL_SAI_Init+0x174>
 800799c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079a0:	61bb      	str	r3, [r7, #24]
 80079a2:	e008      	b.n	80079b6 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d102      	bne.n	80079b2 <HAL_SAI_Init+0x186>
 80079ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079b0:	e000      	b.n	80079b4 <HAL_SAI_Init+0x188>
 80079b2:	2300      	movs	r3, #0
 80079b4:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	6819      	ldr	r1, [r3, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	4b4b      	ldr	r3, [pc, #300]	; (8007af0 <HAL_SAI_Init+0x2c4>)
 80079c2:	400b      	ands	r3, r1
 80079c4:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6819      	ldr	r1, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685a      	ldr	r2, [r3, #4]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079d4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079da:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e0:	431a      	orrs	r2, r3
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 80079ee:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079fa:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a1b      	ldr	r3, [r3, #32]
 8007a00:	051b      	lsls	r3, r3, #20
 8007a02:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	6812      	ldr	r2, [r2, #0]
 8007a16:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8007a1a:	f023 030f 	bic.w	r3, r3, #15
 8007a1e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6859      	ldr	r1, [r3, #4]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	699a      	ldr	r2, [r3, #24]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a2e:	431a      	orrs	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a34:	431a      	orrs	r2, r3
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	430a      	orrs	r2, r1
 8007a3c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	6899      	ldr	r1, [r3, #8]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	4b2a      	ldr	r3, [pc, #168]	; (8007af4 <HAL_SAI_Init+0x2c8>)
 8007a4a:	400b      	ands	r3, r1
 8007a4c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6899      	ldr	r1, [r3, #8]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a58:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a5e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8007a64:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8007a6a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a70:	3b01      	subs	r3, #1
 8007a72:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007a74:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68d9      	ldr	r1, [r3, #12]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	f24f 0320 	movw	r3, #61472	; 0xf020
 8007a8c:	400b      	ands	r3, r1
 8007a8e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68d9      	ldr	r1, [r3, #12]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a9e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007aa4:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007aa6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aac:	3b01      	subs	r3, #1
 8007aae:	021b      	lsls	r3, r3, #8
 8007ab0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3720      	adds	r7, #32
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	40015404 	.word	0x40015404
 8007ae0:	40015424 	.word	0x40015424
 8007ae4:	40015400 	.word	0x40015400
 8007ae8:	40015800 	.word	0x40015800
 8007aec:	cccccccd 	.word	0xcccccccd
 8007af0:	ff05c010 	.word	0xff05c010
 8007af4:	fff88000 	.word	0xfff88000

08007af8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007af8:	b490      	push	{r4, r7}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8007b00:	4b15      	ldr	r3, [pc, #84]	; (8007b58 <SAI_Disable+0x60>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a15      	ldr	r2, [pc, #84]	; (8007b5c <SAI_Disable+0x64>)
 8007b06:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0a:	0b1b      	lsrs	r3, r3, #12
 8007b0c:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007b20:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8007b22:	2c00      	cmp	r4, #0
 8007b24:	d10a      	bne.n	8007b3c <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b2c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	73fb      	strb	r3, [r7, #15]
      break;
 8007b3a:	e007      	b.n	8007b4c <SAI_Disable+0x54>
    }
    count--;
 8007b3c:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d1ea      	bne.n	8007b22 <SAI_Disable+0x2a>

  return status;
 8007b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bc90      	pop	{r4, r7}
 8007b56:	4770      	bx	lr
 8007b58:	20000018 	.word	0x20000018
 8007b5c:	95cbec1b 	.word	0x95cbec1b

08007b60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d101      	bne.n	8007b72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e07c      	b.n	8007c6c <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d106      	bne.n	8007b92 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f7f9 ffe3 	bl	8001b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2202      	movs	r2, #2
 8007b96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ba8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007bb2:	d902      	bls.n	8007bba <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	60fb      	str	r3, [r7, #12]
 8007bb8:	e002      	b.n	8007bc0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007bbe:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007bc8:	d007      	beq.n	8007bda <HAL_SPI_Init+0x7a>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007bd2:	d002      	beq.n	8007bda <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10b      	bne.n	8007bfa <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007bea:	d903      	bls.n	8007bf4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	631a      	str	r2, [r3, #48]	; 0x30
 8007bf2:	e002      	b.n	8007bfa <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685a      	ldr	r2, [r3, #4]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	431a      	orrs	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	431a      	orrs	r2, r3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c18:	431a      	orrs	r2, r3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	69db      	ldr	r3, [r3, #28]
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a1b      	ldr	r3, [r3, #32]
 8007c24:	ea42 0103 	orr.w	r1, r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	430a      	orrs	r2, r1
 8007c32:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	0c1b      	lsrs	r3, r3, #16
 8007c3a:	f003 0204 	and.w	r2, r3, #4
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c42:	431a      	orrs	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c48:	431a      	orrs	r2, r3
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	ea42 0103 	orr.w	r1, r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	430a      	orrs	r2, r1
 8007c5a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2201      	movs	r2, #1
 8007c66:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d101      	bne.n	8007c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	e040      	b.n	8007d08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d106      	bne.n	8007c9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7fa fc18 	bl	80024cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2224      	movs	r2, #36	; 0x24
 8007ca0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 0201 	bic.w	r2, r2, #1
 8007cb0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 f98c 	bl	8007fd0 <UART_SetConfig>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d101      	bne.n	8007cc2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e022      	b.n	8007d08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d002      	beq.n	8007cd0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 fcc8 	bl	8008660 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007cee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f042 0201 	orr.w	r2, r2, #1
 8007cfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 fd4f 	bl	80087a4 <UART_CheckIdleState>
 8007d06:	4603      	mov	r3, r0
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3708      	adds	r7, #8
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b08a      	sub	sp, #40	; 0x28
 8007d14:	af02      	add	r7, sp, #8
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	603b      	str	r3, [r7, #0]
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d24:	2b20      	cmp	r3, #32
 8007d26:	f040 8081 	bne.w	8007e2c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d002      	beq.n	8007d36 <HAL_UART_Transmit+0x26>
 8007d30:	88fb      	ldrh	r3, [r7, #6]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d101      	bne.n	8007d3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e079      	b.n	8007e2e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d101      	bne.n	8007d48 <HAL_UART_Transmit+0x38>
 8007d44:	2302      	movs	r3, #2
 8007d46:	e072      	b.n	8007e2e <HAL_UART_Transmit+0x11e>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2200      	movs	r2, #0
 8007d54:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2221      	movs	r2, #33	; 0x21
 8007d5a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007d5c:	f7fa fc8e 	bl	800267c <HAL_GetTick>
 8007d60:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	88fa      	ldrh	r2, [r7, #6]
 8007d66:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	88fa      	ldrh	r2, [r7, #6]
 8007d6e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d7a:	d108      	bne.n	8007d8e <HAL_UART_Transmit+0x7e>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d104      	bne.n	8007d8e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007d84:	2300      	movs	r3, #0
 8007d86:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	61bb      	str	r3, [r7, #24]
 8007d8c:	e003      	b.n	8007d96 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d92:	2300      	movs	r3, #0
 8007d94:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d96:	e02d      	b.n	8007df4 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	2180      	movs	r1, #128	; 0x80
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f000 fd43 	bl	800882e <UART_WaitOnFlagUntilTimeout>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d001      	beq.n	8007db2 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8007dae:	2303      	movs	r3, #3
 8007db0:	e03d      	b.n	8007e2e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d10b      	bne.n	8007dd0 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	881a      	ldrh	r2, [r3, #0]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007dc4:	b292      	uxth	r2, r2
 8007dc6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	3302      	adds	r3, #2
 8007dcc:	61bb      	str	r3, [r7, #24]
 8007dce:	e008      	b.n	8007de2 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	781a      	ldrb	r2, [r3, #0]
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	b292      	uxth	r2, r2
 8007dda:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	3301      	adds	r3, #1
 8007de0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	3b01      	subs	r3, #1
 8007dec:	b29a      	uxth	r2, r3
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1cb      	bne.n	8007d98 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	9300      	str	r3, [sp, #0]
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	2200      	movs	r2, #0
 8007e08:	2140      	movs	r1, #64	; 0x40
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f000 fd0f 	bl	800882e <UART_WaitOnFlagUntilTimeout>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d001      	beq.n	8007e1a <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e009      	b.n	8007e2e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	e000      	b.n	8007e2e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007e2c:	2302      	movs	r3, #2
  }
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3720      	adds	r7, #32
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}

08007e36 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b08a      	sub	sp, #40	; 0x28
 8007e3a:	af02      	add	r7, sp, #8
 8007e3c:	60f8      	str	r0, [r7, #12]
 8007e3e:	60b9      	str	r1, [r7, #8]
 8007e40:	603b      	str	r3, [r7, #0]
 8007e42:	4613      	mov	r3, r2
 8007e44:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e4a:	2b20      	cmp	r3, #32
 8007e4c:	f040 80bb 	bne.w	8007fc6 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d002      	beq.n	8007e5c <HAL_UART_Receive+0x26>
 8007e56:	88fb      	ldrh	r3, [r7, #6]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d101      	bne.n	8007e60 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e0b3      	b.n	8007fc8 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d101      	bne.n	8007e6e <HAL_UART_Receive+0x38>
 8007e6a:	2302      	movs	r3, #2
 8007e6c:	e0ac      	b.n	8007fc8 <HAL_UART_Receive+0x192>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2222      	movs	r2, #34	; 0x22
 8007e80:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007e82:	f7fa fbfb 	bl	800267c <HAL_GetTick>
 8007e86:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	88fa      	ldrh	r2, [r7, #6]
 8007e8c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	88fa      	ldrh	r2, [r7, #6]
 8007e94:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ea0:	d10e      	bne.n	8007ec0 <HAL_UART_Receive+0x8a>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d105      	bne.n	8007eb6 <HAL_UART_Receive+0x80>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007eb0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007eb4:	e02d      	b.n	8007f12 <HAL_UART_Receive+0xdc>
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	22ff      	movs	r2, #255	; 0xff
 8007eba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ebe:	e028      	b.n	8007f12 <HAL_UART_Receive+0xdc>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d10d      	bne.n	8007ee4 <HAL_UART_Receive+0xae>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d104      	bne.n	8007eda <HAL_UART_Receive+0xa4>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	22ff      	movs	r2, #255	; 0xff
 8007ed4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ed8:	e01b      	b.n	8007f12 <HAL_UART_Receive+0xdc>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	227f      	movs	r2, #127	; 0x7f
 8007ede:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ee2:	e016      	b.n	8007f12 <HAL_UART_Receive+0xdc>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	689b      	ldr	r3, [r3, #8]
 8007ee8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007eec:	d10d      	bne.n	8007f0a <HAL_UART_Receive+0xd4>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d104      	bne.n	8007f00 <HAL_UART_Receive+0xca>
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	227f      	movs	r2, #127	; 0x7f
 8007efa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007efe:	e008      	b.n	8007f12 <HAL_UART_Receive+0xdc>
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	223f      	movs	r2, #63	; 0x3f
 8007f04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f08:	e003      	b.n	8007f12 <HAL_UART_Receive+0xdc>
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f18:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f22:	d108      	bne.n	8007f36 <HAL_UART_Receive+0x100>
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	691b      	ldr	r3, [r3, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d104      	bne.n	8007f36 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	61bb      	str	r3, [r7, #24]
 8007f34:	e003      	b.n	8007f3e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007f3e:	e033      	b.n	8007fa8 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	9300      	str	r3, [sp, #0]
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	2200      	movs	r2, #0
 8007f48:	2120      	movs	r1, #32
 8007f4a:	68f8      	ldr	r0, [r7, #12]
 8007f4c:	f000 fc6f 	bl	800882e <UART_WaitOnFlagUntilTimeout>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d001      	beq.n	8007f5a <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	e036      	b.n	8007fc8 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8007f5a:	69fb      	ldr	r3, [r7, #28]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d10c      	bne.n	8007f7a <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	8a7b      	ldrh	r3, [r7, #18]
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	3302      	adds	r3, #2
 8007f76:	61bb      	str	r3, [r7, #24]
 8007f78:	e00d      	b.n	8007f96 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	b2da      	uxtb	r2, r3
 8007f84:	8a7b      	ldrh	r3, [r7, #18]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	4013      	ands	r3, r2
 8007f8a:	b2da      	uxtb	r2, r3
 8007f8c:	69fb      	ldr	r3, [r7, #28]
 8007f8e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	3301      	adds	r3, #1
 8007f94:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d1c5      	bne.n	8007f40 <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	e000      	b.n	8007fc8 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8007fc6:	2302      	movs	r3, #2
  }
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3720      	adds	r7, #32
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fd0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007fd4:	b088      	sub	sp, #32
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	689a      	ldr	r2, [r3, #8]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	431a      	orrs	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	695b      	ldr	r3, [r3, #20]
 8007ff4:	431a      	orrs	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	69db      	ldr	r3, [r3, #28]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	4bac      	ldr	r3, [pc, #688]	; (80082b8 <UART_SetConfig+0x2e8>)
 8008006:	4013      	ands	r3, r2
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	6812      	ldr	r2, [r2, #0]
 800800c:	69f9      	ldr	r1, [r7, #28]
 800800e:	430b      	orrs	r3, r1
 8008010:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	68da      	ldr	r2, [r3, #12]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	430a      	orrs	r2, r1
 8008026:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4aa2      	ldr	r2, [pc, #648]	; (80082bc <UART_SetConfig+0x2ec>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d004      	beq.n	8008042 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	69fa      	ldr	r2, [r7, #28]
 800803e:	4313      	orrs	r3, r2
 8008040:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	69fa      	ldr	r2, [r7, #28]
 8008052:	430a      	orrs	r2, r1
 8008054:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a99      	ldr	r2, [pc, #612]	; (80082c0 <UART_SetConfig+0x2f0>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d121      	bne.n	80080a4 <UART_SetConfig+0xd4>
 8008060:	4b98      	ldr	r3, [pc, #608]	; (80082c4 <UART_SetConfig+0x2f4>)
 8008062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008066:	f003 0303 	and.w	r3, r3, #3
 800806a:	2b03      	cmp	r3, #3
 800806c:	d816      	bhi.n	800809c <UART_SetConfig+0xcc>
 800806e:	a201      	add	r2, pc, #4	; (adr r2, 8008074 <UART_SetConfig+0xa4>)
 8008070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008074:	08008085 	.word	0x08008085
 8008078:	08008091 	.word	0x08008091
 800807c:	0800808b 	.word	0x0800808b
 8008080:	08008097 	.word	0x08008097
 8008084:	2301      	movs	r3, #1
 8008086:	76fb      	strb	r3, [r7, #27]
 8008088:	e0e8      	b.n	800825c <UART_SetConfig+0x28c>
 800808a:	2302      	movs	r3, #2
 800808c:	76fb      	strb	r3, [r7, #27]
 800808e:	e0e5      	b.n	800825c <UART_SetConfig+0x28c>
 8008090:	2304      	movs	r3, #4
 8008092:	76fb      	strb	r3, [r7, #27]
 8008094:	e0e2      	b.n	800825c <UART_SetConfig+0x28c>
 8008096:	2308      	movs	r3, #8
 8008098:	76fb      	strb	r3, [r7, #27]
 800809a:	e0df      	b.n	800825c <UART_SetConfig+0x28c>
 800809c:	2310      	movs	r3, #16
 800809e:	76fb      	strb	r3, [r7, #27]
 80080a0:	bf00      	nop
 80080a2:	e0db      	b.n	800825c <UART_SetConfig+0x28c>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a87      	ldr	r2, [pc, #540]	; (80082c8 <UART_SetConfig+0x2f8>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d134      	bne.n	8008118 <UART_SetConfig+0x148>
 80080ae:	4b85      	ldr	r3, [pc, #532]	; (80082c4 <UART_SetConfig+0x2f4>)
 80080b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b4:	f003 030c 	and.w	r3, r3, #12
 80080b8:	2b0c      	cmp	r3, #12
 80080ba:	d829      	bhi.n	8008110 <UART_SetConfig+0x140>
 80080bc:	a201      	add	r2, pc, #4	; (adr r2, 80080c4 <UART_SetConfig+0xf4>)
 80080be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c2:	bf00      	nop
 80080c4:	080080f9 	.word	0x080080f9
 80080c8:	08008111 	.word	0x08008111
 80080cc:	08008111 	.word	0x08008111
 80080d0:	08008111 	.word	0x08008111
 80080d4:	08008105 	.word	0x08008105
 80080d8:	08008111 	.word	0x08008111
 80080dc:	08008111 	.word	0x08008111
 80080e0:	08008111 	.word	0x08008111
 80080e4:	080080ff 	.word	0x080080ff
 80080e8:	08008111 	.word	0x08008111
 80080ec:	08008111 	.word	0x08008111
 80080f0:	08008111 	.word	0x08008111
 80080f4:	0800810b 	.word	0x0800810b
 80080f8:	2300      	movs	r3, #0
 80080fa:	76fb      	strb	r3, [r7, #27]
 80080fc:	e0ae      	b.n	800825c <UART_SetConfig+0x28c>
 80080fe:	2302      	movs	r3, #2
 8008100:	76fb      	strb	r3, [r7, #27]
 8008102:	e0ab      	b.n	800825c <UART_SetConfig+0x28c>
 8008104:	2304      	movs	r3, #4
 8008106:	76fb      	strb	r3, [r7, #27]
 8008108:	e0a8      	b.n	800825c <UART_SetConfig+0x28c>
 800810a:	2308      	movs	r3, #8
 800810c:	76fb      	strb	r3, [r7, #27]
 800810e:	e0a5      	b.n	800825c <UART_SetConfig+0x28c>
 8008110:	2310      	movs	r3, #16
 8008112:	76fb      	strb	r3, [r7, #27]
 8008114:	bf00      	nop
 8008116:	e0a1      	b.n	800825c <UART_SetConfig+0x28c>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a6b      	ldr	r2, [pc, #428]	; (80082cc <UART_SetConfig+0x2fc>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d120      	bne.n	8008164 <UART_SetConfig+0x194>
 8008122:	4b68      	ldr	r3, [pc, #416]	; (80082c4 <UART_SetConfig+0x2f4>)
 8008124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008128:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800812c:	2b10      	cmp	r3, #16
 800812e:	d00f      	beq.n	8008150 <UART_SetConfig+0x180>
 8008130:	2b10      	cmp	r3, #16
 8008132:	d802      	bhi.n	800813a <UART_SetConfig+0x16a>
 8008134:	2b00      	cmp	r3, #0
 8008136:	d005      	beq.n	8008144 <UART_SetConfig+0x174>
 8008138:	e010      	b.n	800815c <UART_SetConfig+0x18c>
 800813a:	2b20      	cmp	r3, #32
 800813c:	d005      	beq.n	800814a <UART_SetConfig+0x17a>
 800813e:	2b30      	cmp	r3, #48	; 0x30
 8008140:	d009      	beq.n	8008156 <UART_SetConfig+0x186>
 8008142:	e00b      	b.n	800815c <UART_SetConfig+0x18c>
 8008144:	2300      	movs	r3, #0
 8008146:	76fb      	strb	r3, [r7, #27]
 8008148:	e088      	b.n	800825c <UART_SetConfig+0x28c>
 800814a:	2302      	movs	r3, #2
 800814c:	76fb      	strb	r3, [r7, #27]
 800814e:	e085      	b.n	800825c <UART_SetConfig+0x28c>
 8008150:	2304      	movs	r3, #4
 8008152:	76fb      	strb	r3, [r7, #27]
 8008154:	e082      	b.n	800825c <UART_SetConfig+0x28c>
 8008156:	2308      	movs	r3, #8
 8008158:	76fb      	strb	r3, [r7, #27]
 800815a:	e07f      	b.n	800825c <UART_SetConfig+0x28c>
 800815c:	2310      	movs	r3, #16
 800815e:	76fb      	strb	r3, [r7, #27]
 8008160:	bf00      	nop
 8008162:	e07b      	b.n	800825c <UART_SetConfig+0x28c>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a59      	ldr	r2, [pc, #356]	; (80082d0 <UART_SetConfig+0x300>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d120      	bne.n	80081b0 <UART_SetConfig+0x1e0>
 800816e:	4b55      	ldr	r3, [pc, #340]	; (80082c4 <UART_SetConfig+0x2f4>)
 8008170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008174:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008178:	2b40      	cmp	r3, #64	; 0x40
 800817a:	d00f      	beq.n	800819c <UART_SetConfig+0x1cc>
 800817c:	2b40      	cmp	r3, #64	; 0x40
 800817e:	d802      	bhi.n	8008186 <UART_SetConfig+0x1b6>
 8008180:	2b00      	cmp	r3, #0
 8008182:	d005      	beq.n	8008190 <UART_SetConfig+0x1c0>
 8008184:	e010      	b.n	80081a8 <UART_SetConfig+0x1d8>
 8008186:	2b80      	cmp	r3, #128	; 0x80
 8008188:	d005      	beq.n	8008196 <UART_SetConfig+0x1c6>
 800818a:	2bc0      	cmp	r3, #192	; 0xc0
 800818c:	d009      	beq.n	80081a2 <UART_SetConfig+0x1d2>
 800818e:	e00b      	b.n	80081a8 <UART_SetConfig+0x1d8>
 8008190:	2300      	movs	r3, #0
 8008192:	76fb      	strb	r3, [r7, #27]
 8008194:	e062      	b.n	800825c <UART_SetConfig+0x28c>
 8008196:	2302      	movs	r3, #2
 8008198:	76fb      	strb	r3, [r7, #27]
 800819a:	e05f      	b.n	800825c <UART_SetConfig+0x28c>
 800819c:	2304      	movs	r3, #4
 800819e:	76fb      	strb	r3, [r7, #27]
 80081a0:	e05c      	b.n	800825c <UART_SetConfig+0x28c>
 80081a2:	2308      	movs	r3, #8
 80081a4:	76fb      	strb	r3, [r7, #27]
 80081a6:	e059      	b.n	800825c <UART_SetConfig+0x28c>
 80081a8:	2310      	movs	r3, #16
 80081aa:	76fb      	strb	r3, [r7, #27]
 80081ac:	bf00      	nop
 80081ae:	e055      	b.n	800825c <UART_SetConfig+0x28c>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a47      	ldr	r2, [pc, #284]	; (80082d4 <UART_SetConfig+0x304>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d124      	bne.n	8008204 <UART_SetConfig+0x234>
 80081ba:	4b42      	ldr	r3, [pc, #264]	; (80082c4 <UART_SetConfig+0x2f4>)
 80081bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081c8:	d012      	beq.n	80081f0 <UART_SetConfig+0x220>
 80081ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081ce:	d802      	bhi.n	80081d6 <UART_SetConfig+0x206>
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d007      	beq.n	80081e4 <UART_SetConfig+0x214>
 80081d4:	e012      	b.n	80081fc <UART_SetConfig+0x22c>
 80081d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081da:	d006      	beq.n	80081ea <UART_SetConfig+0x21a>
 80081dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80081e0:	d009      	beq.n	80081f6 <UART_SetConfig+0x226>
 80081e2:	e00b      	b.n	80081fc <UART_SetConfig+0x22c>
 80081e4:	2300      	movs	r3, #0
 80081e6:	76fb      	strb	r3, [r7, #27]
 80081e8:	e038      	b.n	800825c <UART_SetConfig+0x28c>
 80081ea:	2302      	movs	r3, #2
 80081ec:	76fb      	strb	r3, [r7, #27]
 80081ee:	e035      	b.n	800825c <UART_SetConfig+0x28c>
 80081f0:	2304      	movs	r3, #4
 80081f2:	76fb      	strb	r3, [r7, #27]
 80081f4:	e032      	b.n	800825c <UART_SetConfig+0x28c>
 80081f6:	2308      	movs	r3, #8
 80081f8:	76fb      	strb	r3, [r7, #27]
 80081fa:	e02f      	b.n	800825c <UART_SetConfig+0x28c>
 80081fc:	2310      	movs	r3, #16
 80081fe:	76fb      	strb	r3, [r7, #27]
 8008200:	bf00      	nop
 8008202:	e02b      	b.n	800825c <UART_SetConfig+0x28c>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a2c      	ldr	r2, [pc, #176]	; (80082bc <UART_SetConfig+0x2ec>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d124      	bne.n	8008258 <UART_SetConfig+0x288>
 800820e:	4b2d      	ldr	r3, [pc, #180]	; (80082c4 <UART_SetConfig+0x2f4>)
 8008210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008214:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800821c:	d012      	beq.n	8008244 <UART_SetConfig+0x274>
 800821e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008222:	d802      	bhi.n	800822a <UART_SetConfig+0x25a>
 8008224:	2b00      	cmp	r3, #0
 8008226:	d007      	beq.n	8008238 <UART_SetConfig+0x268>
 8008228:	e012      	b.n	8008250 <UART_SetConfig+0x280>
 800822a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800822e:	d006      	beq.n	800823e <UART_SetConfig+0x26e>
 8008230:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008234:	d009      	beq.n	800824a <UART_SetConfig+0x27a>
 8008236:	e00b      	b.n	8008250 <UART_SetConfig+0x280>
 8008238:	2300      	movs	r3, #0
 800823a:	76fb      	strb	r3, [r7, #27]
 800823c:	e00e      	b.n	800825c <UART_SetConfig+0x28c>
 800823e:	2302      	movs	r3, #2
 8008240:	76fb      	strb	r3, [r7, #27]
 8008242:	e00b      	b.n	800825c <UART_SetConfig+0x28c>
 8008244:	2304      	movs	r3, #4
 8008246:	76fb      	strb	r3, [r7, #27]
 8008248:	e008      	b.n	800825c <UART_SetConfig+0x28c>
 800824a:	2308      	movs	r3, #8
 800824c:	76fb      	strb	r3, [r7, #27]
 800824e:	e005      	b.n	800825c <UART_SetConfig+0x28c>
 8008250:	2310      	movs	r3, #16
 8008252:	76fb      	strb	r3, [r7, #27]
 8008254:	bf00      	nop
 8008256:	e001      	b.n	800825c <UART_SetConfig+0x28c>
 8008258:	2310      	movs	r3, #16
 800825a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a16      	ldr	r2, [pc, #88]	; (80082bc <UART_SetConfig+0x2ec>)
 8008262:	4293      	cmp	r3, r2
 8008264:	f040 80fa 	bne.w	800845c <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008268:	7efb      	ldrb	r3, [r7, #27]
 800826a:	2b08      	cmp	r3, #8
 800826c:	d836      	bhi.n	80082dc <UART_SetConfig+0x30c>
 800826e:	a201      	add	r2, pc, #4	; (adr r2, 8008274 <UART_SetConfig+0x2a4>)
 8008270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008274:	08008299 	.word	0x08008299
 8008278:	080082dd 	.word	0x080082dd
 800827c:	080082a1 	.word	0x080082a1
 8008280:	080082dd 	.word	0x080082dd
 8008284:	080082a7 	.word	0x080082a7
 8008288:	080082dd 	.word	0x080082dd
 800828c:	080082dd 	.word	0x080082dd
 8008290:	080082dd 	.word	0x080082dd
 8008294:	080082af 	.word	0x080082af
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8008298:	f7fd fd10 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 800829c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800829e:	e020      	b.n	80082e2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80082a0:	4b0d      	ldr	r3, [pc, #52]	; (80082d8 <UART_SetConfig+0x308>)
 80082a2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082a4:	e01d      	b.n	80082e2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80082a6:	f7fd fc73 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 80082aa:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082ac:	e019      	b.n	80082e2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80082ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082b2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082b4:	e015      	b.n	80082e2 <UART_SetConfig+0x312>
 80082b6:	bf00      	nop
 80082b8:	efff69f3 	.word	0xefff69f3
 80082bc:	40008000 	.word	0x40008000
 80082c0:	40013800 	.word	0x40013800
 80082c4:	40021000 	.word	0x40021000
 80082c8:	40004400 	.word	0x40004400
 80082cc:	40004800 	.word	0x40004800
 80082d0:	40004c00 	.word	0x40004c00
 80082d4:	40005000 	.word	0x40005000
 80082d8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	74fb      	strb	r3, [r7, #19]
        break;
 80082e0:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f000 81ac 	beq.w	8008642 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	4613      	mov	r3, r2
 80082f0:	005b      	lsls	r3, r3, #1
 80082f2:	4413      	add	r3, r2
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	d305      	bcc.n	8008306 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	429a      	cmp	r2, r3
 8008304:	d902      	bls.n	800830c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	74fb      	strb	r3, [r7, #19]
 800830a:	e19a      	b.n	8008642 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800830c:	7efb      	ldrb	r3, [r7, #27]
 800830e:	2b08      	cmp	r3, #8
 8008310:	f200 8091 	bhi.w	8008436 <UART_SetConfig+0x466>
 8008314:	a201      	add	r2, pc, #4	; (adr r2, 800831c <UART_SetConfig+0x34c>)
 8008316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831a:	bf00      	nop
 800831c:	08008341 	.word	0x08008341
 8008320:	08008437 	.word	0x08008437
 8008324:	0800838d 	.word	0x0800838d
 8008328:	08008437 	.word	0x08008437
 800832c:	080083c1 	.word	0x080083c1
 8008330:	08008437 	.word	0x08008437
 8008334:	08008437 	.word	0x08008437
 8008338:	08008437 	.word	0x08008437
 800833c:	0800840d 	.word	0x0800840d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008340:	f7fd fcbc 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 8008344:	4603      	mov	r3, r0
 8008346:	4619      	mov	r1, r3
 8008348:	f04f 0200 	mov.w	r2, #0
 800834c:	f04f 0300 	mov.w	r3, #0
 8008350:	f04f 0400 	mov.w	r4, #0
 8008354:	0214      	lsls	r4, r2, #8
 8008356:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800835a:	020b      	lsls	r3, r1, #8
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	6852      	ldr	r2, [r2, #4]
 8008360:	0852      	lsrs	r2, r2, #1
 8008362:	4611      	mov	r1, r2
 8008364:	f04f 0200 	mov.w	r2, #0
 8008368:	eb13 0b01 	adds.w	fp, r3, r1
 800836c:	eb44 0c02 	adc.w	ip, r4, r2
 8008370:	4658      	mov	r0, fp
 8008372:	4661      	mov	r1, ip
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	f04f 0400 	mov.w	r4, #0
 800837c:	461a      	mov	r2, r3
 800837e:	4623      	mov	r3, r4
 8008380:	f7f7 ff76 	bl	8000270 <__aeabi_uldivmod>
 8008384:	4603      	mov	r3, r0
 8008386:	460c      	mov	r4, r1
 8008388:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800838a:	e057      	b.n	800843c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	085b      	lsrs	r3, r3, #1
 8008392:	f04f 0400 	mov.w	r4, #0
 8008396:	49b1      	ldr	r1, [pc, #708]	; (800865c <UART_SetConfig+0x68c>)
 8008398:	f04f 0200 	mov.w	r2, #0
 800839c:	eb13 0b01 	adds.w	fp, r3, r1
 80083a0:	eb44 0c02 	adc.w	ip, r4, r2
 80083a4:	4658      	mov	r0, fp
 80083a6:	4661      	mov	r1, ip
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	f04f 0400 	mov.w	r4, #0
 80083b0:	461a      	mov	r2, r3
 80083b2:	4623      	mov	r3, r4
 80083b4:	f7f7 ff5c 	bl	8000270 <__aeabi_uldivmod>
 80083b8:	4603      	mov	r3, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80083be:	e03d      	b.n	800843c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80083c0:	f7fd fbe6 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 80083c4:	4603      	mov	r3, r0
 80083c6:	4619      	mov	r1, r3
 80083c8:	f04f 0200 	mov.w	r2, #0
 80083cc:	f04f 0300 	mov.w	r3, #0
 80083d0:	f04f 0400 	mov.w	r4, #0
 80083d4:	0214      	lsls	r4, r2, #8
 80083d6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80083da:	020b      	lsls	r3, r1, #8
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	6852      	ldr	r2, [r2, #4]
 80083e0:	0852      	lsrs	r2, r2, #1
 80083e2:	4611      	mov	r1, r2
 80083e4:	f04f 0200 	mov.w	r2, #0
 80083e8:	eb13 0b01 	adds.w	fp, r3, r1
 80083ec:	eb44 0c02 	adc.w	ip, r4, r2
 80083f0:	4658      	mov	r0, fp
 80083f2:	4661      	mov	r1, ip
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	f04f 0400 	mov.w	r4, #0
 80083fc:	461a      	mov	r2, r3
 80083fe:	4623      	mov	r3, r4
 8008400:	f7f7 ff36 	bl	8000270 <__aeabi_uldivmod>
 8008404:	4603      	mov	r3, r0
 8008406:	460c      	mov	r4, r1
 8008408:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800840a:	e017      	b.n	800843c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	085b      	lsrs	r3, r3, #1
 8008412:	f04f 0400 	mov.w	r4, #0
 8008416:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800841a:	f144 0100 	adc.w	r1, r4, #0
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	f04f 0400 	mov.w	r4, #0
 8008426:	461a      	mov	r2, r3
 8008428:	4623      	mov	r3, r4
 800842a:	f7f7 ff21 	bl	8000270 <__aeabi_uldivmod>
 800842e:	4603      	mov	r3, r0
 8008430:	460c      	mov	r4, r1
 8008432:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008434:	e002      	b.n	800843c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	74fb      	strb	r3, [r7, #19]
            break;
 800843a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008442:	d308      	bcc.n	8008456 <UART_SetConfig+0x486>
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800844a:	d204      	bcs.n	8008456 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	697a      	ldr	r2, [r7, #20]
 8008452:	60da      	str	r2, [r3, #12]
 8008454:	e0f5      	b.n	8008642 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	74fb      	strb	r3, [r7, #19]
 800845a:	e0f2      	b.n	8008642 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	69db      	ldr	r3, [r3, #28]
 8008460:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008464:	d17f      	bne.n	8008566 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8008466:	7efb      	ldrb	r3, [r7, #27]
 8008468:	2b08      	cmp	r3, #8
 800846a:	d85c      	bhi.n	8008526 <UART_SetConfig+0x556>
 800846c:	a201      	add	r2, pc, #4	; (adr r2, 8008474 <UART_SetConfig+0x4a4>)
 800846e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008472:	bf00      	nop
 8008474:	08008499 	.word	0x08008499
 8008478:	080084b7 	.word	0x080084b7
 800847c:	080084d5 	.word	0x080084d5
 8008480:	08008527 	.word	0x08008527
 8008484:	080084f1 	.word	0x080084f1
 8008488:	08008527 	.word	0x08008527
 800848c:	08008527 	.word	0x08008527
 8008490:	08008527 	.word	0x08008527
 8008494:	0800850f 	.word	0x0800850f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008498:	f7fd fc10 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 800849c:	4603      	mov	r3, r0
 800849e:	005a      	lsls	r2, r3, #1
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	085b      	lsrs	r3, r3, #1
 80084a6:	441a      	add	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084b4:	e03a      	b.n	800852c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80084b6:	f7fd fc17 	bl	8005ce8 <HAL_RCC_GetPCLK2Freq>
 80084ba:	4603      	mov	r3, r0
 80084bc:	005a      	lsls	r2, r3, #1
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	085b      	lsrs	r3, r3, #1
 80084c4:	441a      	add	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084d2:	e02b      	b.n	800852c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	085b      	lsrs	r3, r3, #1
 80084da:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80084de:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	6852      	ldr	r2, [r2, #4]
 80084e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084ee:	e01d      	b.n	800852c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80084f0:	f7fd fb4e 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 80084f4:	4603      	mov	r3, r0
 80084f6:	005a      	lsls	r2, r3, #1
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	085b      	lsrs	r3, r3, #1
 80084fe:	441a      	add	r2, r3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	fbb2 f3f3 	udiv	r3, r2, r3
 8008508:	b29b      	uxth	r3, r3
 800850a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800850c:	e00e      	b.n	800852c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	085b      	lsrs	r3, r3, #1
 8008514:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008520:	b29b      	uxth	r3, r3
 8008522:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008524:	e002      	b.n	800852c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	74fb      	strb	r3, [r7, #19]
        break;
 800852a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	2b0f      	cmp	r3, #15
 8008530:	d916      	bls.n	8008560 <UART_SetConfig+0x590>
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008538:	d212      	bcs.n	8008560 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	b29b      	uxth	r3, r3
 800853e:	f023 030f 	bic.w	r3, r3, #15
 8008542:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	085b      	lsrs	r3, r3, #1
 8008548:	b29b      	uxth	r3, r3
 800854a:	f003 0307 	and.w	r3, r3, #7
 800854e:	b29a      	uxth	r2, r3
 8008550:	897b      	ldrh	r3, [r7, #10]
 8008552:	4313      	orrs	r3, r2
 8008554:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	897a      	ldrh	r2, [r7, #10]
 800855c:	60da      	str	r2, [r3, #12]
 800855e:	e070      	b.n	8008642 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	74fb      	strb	r3, [r7, #19]
 8008564:	e06d      	b.n	8008642 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8008566:	7efb      	ldrb	r3, [r7, #27]
 8008568:	2b08      	cmp	r3, #8
 800856a:	d859      	bhi.n	8008620 <UART_SetConfig+0x650>
 800856c:	a201      	add	r2, pc, #4	; (adr r2, 8008574 <UART_SetConfig+0x5a4>)
 800856e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008572:	bf00      	nop
 8008574:	08008599 	.word	0x08008599
 8008578:	080085b5 	.word	0x080085b5
 800857c:	080085d1 	.word	0x080085d1
 8008580:	08008621 	.word	0x08008621
 8008584:	080085ed 	.word	0x080085ed
 8008588:	08008621 	.word	0x08008621
 800858c:	08008621 	.word	0x08008621
 8008590:	08008621 	.word	0x08008621
 8008594:	08008609 	.word	0x08008609
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008598:	f7fd fb90 	bl	8005cbc <HAL_RCC_GetPCLK1Freq>
 800859c:	4602      	mov	r2, r0
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	085b      	lsrs	r3, r3, #1
 80085a4:	441a      	add	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80085b2:	e038      	b.n	8008626 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80085b4:	f7fd fb98 	bl	8005ce8 <HAL_RCC_GetPCLK2Freq>
 80085b8:	4602      	mov	r2, r0
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	085b      	lsrs	r3, r3, #1
 80085c0:	441a      	add	r2, r3
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80085ce:	e02a      	b.n	8008626 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	085b      	lsrs	r3, r3, #1
 80085d6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80085da:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6852      	ldr	r2, [r2, #4]
 80085e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80085ea:	e01c      	b.n	8008626 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80085ec:	f7fd fad0 	bl	8005b90 <HAL_RCC_GetSysClockFreq>
 80085f0:	4602      	mov	r2, r0
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	085b      	lsrs	r3, r3, #1
 80085f8:	441a      	add	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008602:	b29b      	uxth	r3, r3
 8008604:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008606:	e00e      	b.n	8008626 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	085b      	lsrs	r3, r3, #1
 800860e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	fbb2 f3f3 	udiv	r3, r2, r3
 800861a:	b29b      	uxth	r3, r3
 800861c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800861e:	e002      	b.n	8008626 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8008620:	2301      	movs	r3, #1
 8008622:	74fb      	strb	r3, [r7, #19]
        break;
 8008624:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	2b0f      	cmp	r3, #15
 800862a:	d908      	bls.n	800863e <UART_SetConfig+0x66e>
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008632:	d204      	bcs.n	800863e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	697a      	ldr	r2, [r7, #20]
 800863a:	60da      	str	r2, [r3, #12]
 800863c:	e001      	b.n	8008642 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800863e:	2301      	movs	r3, #1
 8008640:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2200      	movs	r2, #0
 800864c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800864e:	7cfb      	ldrb	r3, [r7, #19]
}
 8008650:	4618      	mov	r0, r3
 8008652:	3720      	adds	r7, #32
 8008654:	46bd      	mov	sp, r7
 8008656:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800865a:	bf00      	nop
 800865c:	f4240000 	.word	0xf4240000

08008660 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866c:	f003 0301 	and.w	r3, r3, #1
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00a      	beq.n	800868a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	430a      	orrs	r2, r1
 8008688:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800868e:	f003 0302 	and.w	r3, r3, #2
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00a      	beq.n	80086ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	430a      	orrs	r2, r1
 80086aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00a      	beq.n	80086ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	430a      	orrs	r2, r1
 80086cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d2:	f003 0308 	and.w	r3, r3, #8
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d00a      	beq.n	80086f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	430a      	orrs	r2, r1
 80086ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f4:	f003 0310 	and.w	r3, r3, #16
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d00a      	beq.n	8008712 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	430a      	orrs	r2, r1
 8008710:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008716:	f003 0320 	and.w	r3, r3, #32
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00a      	beq.n	8008734 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	430a      	orrs	r2, r1
 8008732:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800873c:	2b00      	cmp	r3, #0
 800873e:	d01a      	beq.n	8008776 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	430a      	orrs	r2, r1
 8008754:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800875a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800875e:	d10a      	bne.n	8008776 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	430a      	orrs	r2, r1
 8008774:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00a      	beq.n	8008798 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	430a      	orrs	r2, r1
 8008796:	605a      	str	r2, [r3, #4]
  }
}
 8008798:	bf00      	nop
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af02      	add	r7, sp, #8
 80087aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2200      	movs	r2, #0
 80087b0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80087b2:	f7f9 ff63 	bl	800267c <HAL_GetTick>
 80087b6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f003 0308 	and.w	r3, r3, #8
 80087c2:	2b08      	cmp	r3, #8
 80087c4:	d10e      	bne.n	80087e4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087c6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087ca:	9300      	str	r3, [sp, #0]
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 f82a 	bl	800882e <UART_WaitOnFlagUntilTimeout>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d001      	beq.n	80087e4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087e0:	2303      	movs	r3, #3
 80087e2:	e020      	b.n	8008826 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0304 	and.w	r3, r3, #4
 80087ee:	2b04      	cmp	r3, #4
 80087f0:	d10e      	bne.n	8008810 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 f814 	bl	800882e <UART_WaitOnFlagUntilTimeout>
 8008806:	4603      	mov	r3, r0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d001      	beq.n	8008810 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800880c:	2303      	movs	r3, #3
 800880e:	e00a      	b.n	8008826 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2220      	movs	r2, #32
 8008814:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2220      	movs	r2, #32
 800881a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008824:	2300      	movs	r3, #0
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}

0800882e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800882e:	b580      	push	{r7, lr}
 8008830:	b084      	sub	sp, #16
 8008832:	af00      	add	r7, sp, #0
 8008834:	60f8      	str	r0, [r7, #12]
 8008836:	60b9      	str	r1, [r7, #8]
 8008838:	603b      	str	r3, [r7, #0]
 800883a:	4613      	mov	r3, r2
 800883c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800883e:	e02a      	b.n	8008896 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008846:	d026      	beq.n	8008896 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008848:	f7f9 ff18 	bl	800267c <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	69ba      	ldr	r2, [r7, #24]
 8008854:	429a      	cmp	r2, r3
 8008856:	d302      	bcc.n	800885e <UART_WaitOnFlagUntilTimeout+0x30>
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d11b      	bne.n	8008896 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800886c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	689a      	ldr	r2, [r3, #8]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f022 0201 	bic.w	r2, r2, #1
 800887c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2220      	movs	r2, #32
 8008882:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2220      	movs	r2, #32
 8008888:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2200      	movs	r2, #0
 800888e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	e00f      	b.n	80088b6 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	69da      	ldr	r2, [r3, #28]
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	4013      	ands	r3, r2
 80088a0:	68ba      	ldr	r2, [r7, #8]
 80088a2:	429a      	cmp	r2, r3
 80088a4:	bf0c      	ite	eq
 80088a6:	2301      	moveq	r3, #1
 80088a8:	2300      	movne	r3, #0
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	461a      	mov	r2, r3
 80088ae:	79fb      	ldrb	r3, [r7, #7]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d0c5      	beq.n	8008840 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3710      	adds	r7, #16
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088be:	b084      	sub	sp, #16
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	f107 001c 	add.w	r0, r7, #28
 80088cc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d122      	bne.n	800891c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	68db      	ldr	r3, [r3, #12]
 80088e6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80088ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80088fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008900:	2b01      	cmp	r3, #1
 8008902:	d105      	bne.n	8008910 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f937 	bl	8008b84 <USB_CoreReset>
 8008916:	4603      	mov	r3, r0
 8008918:	73fb      	strb	r3, [r7, #15]
 800891a:	e01a      	b.n	8008952 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	68db      	ldr	r3, [r3, #12]
 8008920:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f92b 	bl	8008b84 <USB_CoreReset>
 800892e:	4603      	mov	r3, r0
 8008930:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008932:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008934:	2b00      	cmp	r3, #0
 8008936:	d106      	bne.n	8008946 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	639a      	str	r2, [r3, #56]	; 0x38
 8008944:	e005      	b.n	8008952 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800894a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8008952:	7bfb      	ldrb	r3, [r7, #15]
}
 8008954:	4618      	mov	r0, r3
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800895e:	b004      	add	sp, #16
 8008960:	4770      	bx	lr

08008962 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008962:	b480      	push	{r7}
 8008964:	b083      	sub	sp, #12
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f043 0201 	orr.w	r2, r3, #1
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	f023 0201 	bic.w	r2, r3, #1
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80089a6:	b580      	push	{r7, lr}
 80089a8:	b082      	sub	sp, #8
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
 80089ae:	460b      	mov	r3, r1
 80089b0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80089be:	78fb      	ldrb	r3, [r7, #3]
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d106      	bne.n	80089d2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	60da      	str	r2, [r3, #12]
 80089d0:	e00b      	b.n	80089ea <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80089d2:	78fb      	ldrb	r3, [r7, #3]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d106      	bne.n	80089e6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	60da      	str	r2, [r3, #12]
 80089e4:	e001      	b.n	80089ea <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	e003      	b.n	80089f2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80089ea:	2032      	movs	r0, #50	; 0x32
 80089ec:	f7f9 fe52 	bl	8002694 <HAL_Delay>

  return HAL_OK;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3708      	adds	r7, #8
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
	...

080089fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008a06:	2300      	movs	r3, #0
 8008a08:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	019b      	lsls	r3, r3, #6
 8008a0e:	f043 0220 	orr.w	r2, r3, #32
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	60fb      	str	r3, [r7, #12]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	4a09      	ldr	r2, [pc, #36]	; (8008a44 <USB_FlushTxFifo+0x48>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d901      	bls.n	8008a28 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008a24:	2303      	movs	r3, #3
 8008a26:	e006      	b.n	8008a36 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	691b      	ldr	r3, [r3, #16]
 8008a2c:	f003 0320 	and.w	r3, r3, #32
 8008a30:	2b20      	cmp	r3, #32
 8008a32:	d0f0      	beq.n	8008a16 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008a34:	2300      	movs	r3, #0
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3714      	adds	r7, #20
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	00030d40 	.word	0x00030d40

08008a48 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008a50:	2300      	movs	r3, #0
 8008a52:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2210      	movs	r2, #16
 8008a58:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	60fb      	str	r3, [r7, #12]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	4a09      	ldr	r2, [pc, #36]	; (8008a88 <USB_FlushRxFifo+0x40>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d901      	bls.n	8008a6c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	e006      	b.n	8008a7a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	691b      	ldr	r3, [r3, #16]
 8008a70:	f003 0310 	and.w	r3, r3, #16
 8008a74:	2b10      	cmp	r3, #16
 8008a76:	d0f0      	beq.n	8008a5a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008a78:	2300      	movs	r3, #0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr
 8008a86:	bf00      	nop
 8008a88:	00030d40 	.word	0x00030d40

08008a8c <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b089      	sub	sp, #36	; 0x24
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	60b9      	str	r1, [r7, #8]
 8008a96:	4611      	mov	r1, r2
 8008a98:	461a      	mov	r2, r3
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	71fb      	strb	r3, [r7, #7]
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008aaa:	88bb      	ldrh	r3, [r7, #4]
 8008aac:	3303      	adds	r3, #3
 8008aae:	089b      	lsrs	r3, r3, #2
 8008ab0:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	61bb      	str	r3, [r7, #24]
 8008ab6:	e00f      	b.n	8008ad8 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008ab8:	79fb      	ldrb	r3, [r7, #7]
 8008aba:	031a      	lsls	r2, r3, #12
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	4413      	add	r3, r2
 8008ac0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	3304      	adds	r3, #4
 8008ad0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	61bb      	str	r3, [r7, #24]
 8008ad8:	69ba      	ldr	r2, [r7, #24]
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d3eb      	bcc.n	8008ab8 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008ae0:	2300      	movs	r3, #0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3724      	adds	r7, #36	; 0x24
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr

08008aee <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008aee:	b480      	push	{r7}
 8008af0:	b089      	sub	sp, #36	; 0x24
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	60f8      	str	r0, [r7, #12]
 8008af6:	60b9      	str	r1, [r7, #8]
 8008af8:	4613      	mov	r3, r2
 8008afa:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008b04:	88fb      	ldrh	r3, [r7, #6]
 8008b06:	3303      	adds	r3, #3
 8008b08:	089b      	lsrs	r3, r3, #2
 8008b0a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	61bb      	str	r3, [r7, #24]
 8008b10:	e00b      	b.n	8008b2a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	3304      	adds	r3, #4
 8008b22:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	3301      	adds	r3, #1
 8008b28:	61bb      	str	r3, [r7, #24]
 8008b2a:	69ba      	ldr	r2, [r7, #24]
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d3ef      	bcc.n	8008b12 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008b32:	69fb      	ldr	r3, [r7, #28]
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3724      	adds	r7, #36	; 0x24
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr

08008b40 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b085      	sub	sp, #20
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	695b      	ldr	r3, [r3, #20]
 8008b4c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	699b      	ldr	r3, [r3, #24]
 8008b52:	68fa      	ldr	r2, [r7, #12]
 8008b54:	4013      	ands	r3, r2
 8008b56:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008b58:	68fb      	ldr	r3, [r7, #12]
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3714      	adds	r7, #20
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr

08008b66 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008b66:	b480      	push	{r7}
 8008b68:	b083      	sub	sp, #12
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	695b      	ldr	r3, [r3, #20]
 8008b72:	f003 0301 	and.w	r3, r3, #1
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	370c      	adds	r7, #12
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
	...

08008b84 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	3301      	adds	r3, #1
 8008b94:	60fb      	str	r3, [r7, #12]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	4a13      	ldr	r2, [pc, #76]	; (8008be8 <USB_CoreReset+0x64>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d901      	bls.n	8008ba2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b9e:	2303      	movs	r3, #3
 8008ba0:	e01b      	b.n	8008bda <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	daf2      	bge.n	8008b90 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008baa:	2300      	movs	r3, #0
 8008bac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	691b      	ldr	r3, [r3, #16]
 8008bb2:	f043 0201 	orr.w	r2, r3, #1
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	60fb      	str	r3, [r7, #12]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	4a09      	ldr	r2, [pc, #36]	; (8008be8 <USB_CoreReset+0x64>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d901      	bls.n	8008bcc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e006      	b.n	8008bda <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	691b      	ldr	r3, [r3, #16]
 8008bd0:	f003 0301 	and.w	r3, r3, #1
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d0f0      	beq.n	8008bba <USB_CoreReset+0x36>

  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	00030d40 	.word	0x00030d40

08008bec <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008bec:	b084      	sub	sp, #16
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b084      	sub	sp, #16
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
 8008bf6:	f107 001c 	add.w	r0, r7, #28
 8008bfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c08:	461a      	mov	r2, r3
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c12:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c1e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68ba      	ldr	r2, [r7, #8]
 8008c30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008c34:	f023 0304 	bic.w	r3, r3, #4
 8008c38:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8008c3a:	2110      	movs	r1, #16
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7ff fedd 	bl	80089fc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f7ff ff00 	bl	8008a48 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	e015      	b.n	8008c7a <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	4413      	add	r3, r2
 8008c56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c60:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	4413      	add	r3, r2
 8008c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c6e:	461a      	mov	r2, r3
 8008c70:	2300      	movs	r3, #0
 8008c72:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	3301      	adds	r3, #1
 8008c78:	60fb      	str	r3, [r7, #12]
 8008c7a:	6a3b      	ldr	r3, [r7, #32]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d3e5      	bcc.n	8008c4e <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8008c82:	2101      	movs	r1, #1
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f893 	bl	8008db0 <USB_DriveVbus>

  HAL_Delay(200U);
 8008c8a:	20c8      	movs	r0, #200	; 0xc8
 8008c8c:	f7f9 fd02 	bl	8002694 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f04f 32ff 	mov.w	r2, #4294967295
 8008c9c:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2280      	movs	r2, #128	; 0x80
 8008ca2:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a0d      	ldr	r2, [pc, #52]	; (8008cdc <USB_HostInit+0xf0>)
 8008ca8:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a0c      	ldr	r2, [pc, #48]	; (8008ce0 <USB_HostInit+0xf4>)
 8008cae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	699b      	ldr	r3, [r3, #24]
 8008cb6:	f043 0210 	orr.w	r2, r3, #16
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	699a      	ldr	r2, [r3, #24]
 8008cc2:	4b08      	ldr	r3, [pc, #32]	; (8008ce4 <USB_HostInit+0xf8>)
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008cd6:	b004      	add	sp, #16
 8008cd8:	4770      	bx	lr
 8008cda:	bf00      	nop
 8008cdc:	00600080 	.word	0x00600080
 8008ce0:	004000e0 	.word	0x004000e0
 8008ce4:	a3200008 	.word	0xa3200008

08008ce8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68fa      	ldr	r2, [r7, #12]
 8008d02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008d06:	f023 0303 	bic.w	r3, r3, #3
 8008d0a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	78fb      	ldrb	r3, [r7, #3]
 8008d16:	f003 0303 	and.w	r3, r3, #3
 8008d1a:	68f9      	ldr	r1, [r7, #12]
 8008d1c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008d20:	4313      	orrs	r3, r2
 8008d22:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008d24:	78fb      	ldrb	r3, [r7, #3]
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d107      	bne.n	8008d3a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d30:	461a      	mov	r2, r3
 8008d32:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008d36:	6053      	str	r3, [r2, #4]
 8008d38:	e009      	b.n	8008d4e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008d3a:	78fb      	ldrb	r3, [r7, #3]
 8008d3c:	2b02      	cmp	r3, #2
 8008d3e:	d106      	bne.n	8008d4e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d46:	461a      	mov	r2, r3
 8008d48:	f241 7370 	movw	r3, #6000	; 0x1770
 8008d4c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008d4e:	2300      	movs	r3, #0
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3714      	adds	r7, #20
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008d7c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d8a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008d8c:	2064      	movs	r0, #100	; 0x64
 8008d8e:	f7f9 fc81 	bl	8002694 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008d9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d9e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008da0:	200a      	movs	r0, #10
 8008da2:	f7f9 fc77 	bl	8002694 <HAL_Delay>

  return HAL_OK;
 8008da6:	2300      	movs	r3, #0
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3710      	adds	r7, #16
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b085      	sub	sp, #20
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	460b      	mov	r3, r1
 8008dba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008dd4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d109      	bne.n	8008df4 <USB_DriveVbus+0x44>
 8008de0:	78fb      	ldrb	r3, [r7, #3]
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d106      	bne.n	8008df4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008dee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008df2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008dfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dfe:	d109      	bne.n	8008e14 <USB_DriveVbus+0x64>
 8008e00:	78fb      	ldrb	r3, [r7, #3]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d106      	bne.n	8008e14 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008e0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e12:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008e14:	2300      	movs	r3, #0
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3714      	adds	r7, #20
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr

08008e22 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008e22:	b480      	push	{r7}
 8008e24:	b085      	sub	sp, #20
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	0c5b      	lsrs	r3, r3, #17
 8008e40:	f003 0303 	and.w	r3, r3, #3
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3714      	adds	r7, #20
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b085      	sub	sp, #20
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	b29b      	uxth	r3, r3
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
	...

08008e74 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b087      	sub	sp, #28
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	4608      	mov	r0, r1
 8008e7e:	4611      	mov	r1, r2
 8008e80:	461a      	mov	r2, r3
 8008e82:	4603      	mov	r3, r0
 8008e84:	70fb      	strb	r3, [r7, #3]
 8008e86:	460b      	mov	r3, r1
 8008e88:	70bb      	strb	r3, [r7, #2]
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008e96:	78fb      	ldrb	r3, [r7, #3]
 8008e98:	015a      	lsls	r2, r3, #5
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008eaa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008eae:	2b03      	cmp	r3, #3
 8008eb0:	d867      	bhi.n	8008f82 <USB_HC_Init+0x10e>
 8008eb2:	a201      	add	r2, pc, #4	; (adr r2, 8008eb8 <USB_HC_Init+0x44>)
 8008eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eb8:	08008ec9 	.word	0x08008ec9
 8008ebc:	08008f45 	.word	0x08008f45
 8008ec0:	08008ec9 	.word	0x08008ec9
 8008ec4:	08008f07 	.word	0x08008f07
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008ec8:	78fb      	ldrb	r3, [r7, #3]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	f240 439d 	movw	r3, #1181	; 0x49d
 8008eda:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008edc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	da51      	bge.n	8008f88 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008ee4:	78fb      	ldrb	r3, [r7, #3]
 8008ee6:	015a      	lsls	r2, r3, #5
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	4413      	add	r3, r2
 8008eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	78fa      	ldrb	r2, [r7, #3]
 8008ef4:	0151      	lsls	r1, r2, #5
 8008ef6:	68ba      	ldr	r2, [r7, #8]
 8008ef8:	440a      	add	r2, r1
 8008efa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008efe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f02:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008f04:	e040      	b.n	8008f88 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008f06:	78fb      	ldrb	r3, [r7, #3]
 8008f08:	015a      	lsls	r2, r3, #5
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f12:	461a      	mov	r2, r3
 8008f14:	f240 639d 	movw	r3, #1693	; 0x69d
 8008f18:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008f1a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	da34      	bge.n	8008f8c <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008f22:	78fb      	ldrb	r3, [r7, #3]
 8008f24:	015a      	lsls	r2, r3, #5
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	4413      	add	r3, r2
 8008f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	78fa      	ldrb	r2, [r7, #3]
 8008f32:	0151      	lsls	r1, r2, #5
 8008f34:	68ba      	ldr	r2, [r7, #8]
 8008f36:	440a      	add	r2, r1
 8008f38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f40:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008f42:	e023      	b.n	8008f8c <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008f44:	78fb      	ldrb	r3, [r7, #3]
 8008f46:	015a      	lsls	r2, r3, #5
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	4413      	add	r3, r2
 8008f4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f50:	461a      	mov	r2, r3
 8008f52:	f240 2325 	movw	r3, #549	; 0x225
 8008f56:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008f58:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	da17      	bge.n	8008f90 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008f60:	78fb      	ldrb	r3, [r7, #3]
 8008f62:	015a      	lsls	r2, r3, #5
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	4413      	add	r3, r2
 8008f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f6c:	68db      	ldr	r3, [r3, #12]
 8008f6e:	78fa      	ldrb	r2, [r7, #3]
 8008f70:	0151      	lsls	r1, r2, #5
 8008f72:	68ba      	ldr	r2, [r7, #8]
 8008f74:	440a      	add	r2, r1
 8008f76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f7a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008f7e:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008f80:	e006      	b.n	8008f90 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	75fb      	strb	r3, [r7, #23]
      break;
 8008f86:	e004      	b.n	8008f92 <USB_HC_Init+0x11e>
      break;
 8008f88:	bf00      	nop
 8008f8a:	e002      	b.n	8008f92 <USB_HC_Init+0x11e>
      break;
 8008f8c:	bf00      	nop
 8008f8e:	e000      	b.n	8008f92 <USB_HC_Init+0x11e>
      break;
 8008f90:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008f98:	699a      	ldr	r2, [r3, #24]
 8008f9a:	78fb      	ldrb	r3, [r7, #3]
 8008f9c:	f003 030f 	and.w	r3, r3, #15
 8008fa0:	2101      	movs	r1, #1
 8008fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8008fa6:	68b9      	ldr	r1, [r7, #8]
 8008fa8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008fac:	4313      	orrs	r3, r2
 8008fae:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	699b      	ldr	r3, [r3, #24]
 8008fb4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008fbc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	da03      	bge.n	8008fcc <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008fc4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008fc8:	613b      	str	r3, [r7, #16]
 8008fca:	e001      	b.n	8008fd0 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8008fd0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008fd4:	2b02      	cmp	r3, #2
 8008fd6:	d103      	bne.n	8008fe0 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008fd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008fdc:	60fb      	str	r3, [r7, #12]
 8008fde:	e001      	b.n	8008fe4 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008fe4:	787b      	ldrb	r3, [r7, #1]
 8008fe6:	059b      	lsls	r3, r3, #22
 8008fe8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008fec:	78bb      	ldrb	r3, [r7, #2]
 8008fee:	02db      	lsls	r3, r3, #11
 8008ff0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008ff4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008ff6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008ffa:	049b      	lsls	r3, r3, #18
 8008ffc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009000:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009002:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009004:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009008:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800900e:	78fb      	ldrb	r3, [r7, #3]
 8009010:	0159      	lsls	r1, r3, #5
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	440b      	add	r3, r1
 8009016:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800901a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009020:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8009022:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009026:	2b03      	cmp	r3, #3
 8009028:	d10f      	bne.n	800904a <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800902a:	78fb      	ldrb	r3, [r7, #3]
 800902c:	015a      	lsls	r2, r3, #5
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	4413      	add	r3, r2
 8009032:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	78fa      	ldrb	r2, [r7, #3]
 800903a:	0151      	lsls	r1, r2, #5
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	440a      	add	r2, r1
 8009040:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009044:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009048:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800904a:	7dfb      	ldrb	r3, [r7, #23]
}
 800904c:	4618      	mov	r0, r3
 800904e:	371c      	adds	r7, #28
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b088      	sub	sp, #32
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	785b      	ldrb	r3, [r3, #1]
 800906a:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800906c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009070:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	691b      	ldr	r3, [r3, #16]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d018      	beq.n	80090ac <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	683a      	ldr	r2, [r7, #0]
 8009080:	8912      	ldrh	r2, [r2, #8]
 8009082:	4413      	add	r3, r2
 8009084:	3b01      	subs	r3, #1
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	8912      	ldrh	r2, [r2, #8]
 800908a:	fbb3 f3f2 	udiv	r3, r3, r2
 800908e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8009090:	8bfa      	ldrh	r2, [r7, #30]
 8009092:	8a7b      	ldrh	r3, [r7, #18]
 8009094:	429a      	cmp	r2, r3
 8009096:	d90b      	bls.n	80090b0 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8009098:	8a7b      	ldrh	r3, [r7, #18]
 800909a:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800909c:	8bfb      	ldrh	r3, [r7, #30]
 800909e:	683a      	ldr	r2, [r7, #0]
 80090a0:	8912      	ldrh	r2, [r2, #8]
 80090a2:	fb02 f203 	mul.w	r2, r2, r3
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	611a      	str	r2, [r3, #16]
 80090aa:	e001      	b.n	80090b0 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 80090ac:	2301      	movs	r3, #1
 80090ae:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	78db      	ldrb	r3, [r3, #3]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d006      	beq.n	80090c6 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80090b8:	8bfb      	ldrh	r3, [r7, #30]
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	8912      	ldrh	r2, [r2, #8]
 80090be:	fb02 f203 	mul.w	r2, r2, r3
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	691b      	ldr	r3, [r3, #16]
 80090ca:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80090ce:	8bfb      	ldrh	r3, [r7, #30]
 80090d0:	04d9      	lsls	r1, r3, #19
 80090d2:	4b5f      	ldr	r3, [pc, #380]	; (8009250 <USB_HC_StartXfer+0x1f8>)
 80090d4:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80090d6:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	7a9b      	ldrb	r3, [r3, #10]
 80090dc:	075b      	lsls	r3, r3, #29
 80090de:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80090e2:	6979      	ldr	r1, [r7, #20]
 80090e4:	0148      	lsls	r0, r1, #5
 80090e6:	69b9      	ldr	r1, [r7, #24]
 80090e8:	4401      	add	r1, r0
 80090ea:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80090ee:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80090f0:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	f003 0301 	and.w	r3, r3, #1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	bf0c      	ite	eq
 8009102:	2301      	moveq	r3, #1
 8009104:	2300      	movne	r3, #0
 8009106:	b2db      	uxtb	r3, r3
 8009108:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	015a      	lsls	r2, r3, #5
 800910e:	69bb      	ldr	r3, [r7, #24]
 8009110:	4413      	add	r3, r2
 8009112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	697a      	ldr	r2, [r7, #20]
 800911a:	0151      	lsls	r1, r2, #5
 800911c:	69ba      	ldr	r2, [r7, #24]
 800911e:	440a      	add	r2, r1
 8009120:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009124:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009128:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	015a      	lsls	r2, r3, #5
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	4413      	add	r3, r2
 8009132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	7c7b      	ldrb	r3, [r7, #17]
 800913a:	075b      	lsls	r3, r3, #29
 800913c:	6979      	ldr	r1, [r7, #20]
 800913e:	0148      	lsls	r0, r1, #5
 8009140:	69b9      	ldr	r1, [r7, #24]
 8009142:	4401      	add	r1, r0
 8009144:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8009148:	4313      	orrs	r3, r2
 800914a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	015a      	lsls	r2, r3, #5
 8009150:	69bb      	ldr	r3, [r7, #24]
 8009152:	4413      	add	r3, r2
 8009154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a3e      	ldr	r2, [pc, #248]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 800915c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800915e:	4b3d      	ldr	r3, [pc, #244]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009166:	4a3b      	ldr	r2, [pc, #236]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 8009168:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	78db      	ldrb	r3, [r3, #3]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d006      	beq.n	8009180 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009172:	4b38      	ldr	r3, [pc, #224]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800917a:	4a36      	ldr	r2, [pc, #216]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 800917c:	6013      	str	r3, [r2, #0]
 800917e:	e005      	b.n	800918c <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009180:	4b34      	ldr	r3, [pc, #208]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009188:	4a32      	ldr	r2, [pc, #200]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 800918a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800918c:	4b31      	ldr	r3, [pc, #196]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009194:	4a2f      	ldr	r2, [pc, #188]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 8009196:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	015a      	lsls	r2, r3, #5
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	4413      	add	r3, r2
 80091a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091a4:	461a      	mov	r2, r3
 80091a6:	4b2b      	ldr	r3, [pc, #172]	; (8009254 <USB_HC_StartXfer+0x1fc>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	78db      	ldrb	r3, [r3, #3]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d148      	bne.n	8009246 <USB_HC_StartXfer+0x1ee>
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	691b      	ldr	r3, [r3, #16]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d044      	beq.n	8009246 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	79db      	ldrb	r3, [r3, #7]
 80091c0:	2b03      	cmp	r3, #3
 80091c2:	d831      	bhi.n	8009228 <USB_HC_StartXfer+0x1d0>
 80091c4:	a201      	add	r2, pc, #4	; (adr r2, 80091cc <USB_HC_StartXfer+0x174>)
 80091c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ca:	bf00      	nop
 80091cc:	080091dd 	.word	0x080091dd
 80091d0:	08009201 	.word	0x08009201
 80091d4:	080091dd 	.word	0x080091dd
 80091d8:	08009201 	.word	0x08009201
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	3303      	adds	r3, #3
 80091e2:	089b      	lsrs	r3, r3, #2
 80091e4:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80091e6:	89fa      	ldrh	r2, [r7, #14]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d91c      	bls.n	800922c <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	f043 0220 	orr.w	r2, r3, #32
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	619a      	str	r2, [r3, #24]
          }
          break;
 80091fe:	e015      	b.n	800922c <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	691b      	ldr	r3, [r3, #16]
 8009204:	3303      	adds	r3, #3
 8009206:	089b      	lsrs	r3, r3, #2
 8009208:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800920a:	89fa      	ldrh	r2, [r7, #14]
 800920c:	69bb      	ldr	r3, [r7, #24]
 800920e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009212:	691b      	ldr	r3, [r3, #16]
 8009214:	b29b      	uxth	r3, r3
 8009216:	429a      	cmp	r2, r3
 8009218:	d90a      	bls.n	8009230 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	699b      	ldr	r3, [r3, #24]
 800921e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	619a      	str	r2, [r3, #24]
          }
          break;
 8009226:	e003      	b.n	8009230 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 8009228:	bf00      	nop
 800922a:	e002      	b.n	8009232 <USB_HC_StartXfer+0x1da>
          break;
 800922c:	bf00      	nop
 800922e:	e000      	b.n	8009232 <USB_HC_StartXfer+0x1da>
          break;
 8009230:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	68d9      	ldr	r1, [r3, #12]
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	785a      	ldrb	r2, [r3, #1]
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	b29b      	uxth	r3, r3
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f7ff fc23 	bl	8008a8c <USB_WritePacket>
    }

  return HAL_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	4618      	mov	r0, r3
 800924a:	3720      	adds	r7, #32
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	1ff80000 	.word	0x1ff80000
 8009254:	200004ec 	.word	0x200004ec

08009258 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009258:	b480      	push	{r7}
 800925a:	b085      	sub	sp, #20
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800926a:	695b      	ldr	r3, [r3, #20]
 800926c:	b29b      	uxth	r3, r3
}
 800926e:	4618      	mov	r0, r3
 8009270:	3714      	adds	r7, #20
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr

0800927a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800927a:	b480      	push	{r7}
 800927c:	b087      	sub	sp, #28
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
 8009282:	460b      	mov	r3, r1
 8009284:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800928a:	78fb      	ldrb	r3, [r7, #3]
 800928c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800928e:	2300      	movs	r3, #0
 8009290:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	015a      	lsls	r2, r3, #5
 8009296:	693b      	ldr	r3, [r7, #16]
 8009298:	4413      	add	r3, r2
 800929a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	0c9b      	lsrs	r3, r3, #18
 80092a2:	f003 0303 	and.w	r3, r3, #3
 80092a6:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d002      	beq.n	80092b4 <USB_HC_Halt+0x3a>
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	2b02      	cmp	r3, #2
 80092b2:	d16c      	bne.n	800938e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	015a      	lsls	r2, r3, #5
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	4413      	add	r3, r2
 80092bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	0151      	lsls	r1, r2, #5
 80092c6:	693a      	ldr	r2, [r7, #16]
 80092c8:	440a      	add	r2, r1
 80092ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80092ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80092d2:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d143      	bne.n	8009368 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	015a      	lsls	r2, r3, #5
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	4413      	add	r3, r2
 80092e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	68fa      	ldr	r2, [r7, #12]
 80092f0:	0151      	lsls	r1, r2, #5
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	440a      	add	r2, r1
 80092f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80092fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80092fe:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	015a      	lsls	r2, r3, #5
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	4413      	add	r3, r2
 8009308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68fa      	ldr	r2, [r7, #12]
 8009310:	0151      	lsls	r1, r2, #5
 8009312:	693a      	ldr	r2, [r7, #16]
 8009314:	440a      	add	r2, r1
 8009316:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800931a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800931e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	015a      	lsls	r2, r3, #5
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	4413      	add	r3, r2
 8009328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	0151      	lsls	r1, r2, #5
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	440a      	add	r2, r1
 8009336:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800933a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800933e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	3301      	adds	r3, #1
 8009344:	617b      	str	r3, [r7, #20]
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800934c:	d81d      	bhi.n	800938a <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	015a      	lsls	r2, r3, #5
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	4413      	add	r3, r2
 8009356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009360:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009364:	d0ec      	beq.n	8009340 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009366:	e080      	b.n	800946a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	4413      	add	r3, r2
 8009370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	68fa      	ldr	r2, [r7, #12]
 8009378:	0151      	lsls	r1, r2, #5
 800937a:	693a      	ldr	r2, [r7, #16]
 800937c:	440a      	add	r2, r1
 800937e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009382:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009386:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009388:	e06f      	b.n	800946a <USB_HC_Halt+0x1f0>
          break;
 800938a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800938c:	e06d      	b.n	800946a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	015a      	lsls	r2, r3, #5
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	4413      	add	r3, r2
 8009396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	0151      	lsls	r1, r2, #5
 80093a0:	693a      	ldr	r2, [r7, #16]
 80093a2:	440a      	add	r2, r1
 80093a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80093ac:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80093b4:	691b      	ldr	r3, [r3, #16]
 80093b6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d143      	bne.n	8009446 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	015a      	lsls	r2, r3, #5
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	4413      	add	r3, r2
 80093c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	0151      	lsls	r1, r2, #5
 80093d0:	693a      	ldr	r2, [r7, #16]
 80093d2:	440a      	add	r2, r1
 80093d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093dc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	015a      	lsls	r2, r3, #5
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	4413      	add	r3, r2
 80093e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	0151      	lsls	r1, r2, #5
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	440a      	add	r2, r1
 80093f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80093fc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	015a      	lsls	r2, r3, #5
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	4413      	add	r3, r2
 8009406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68fa      	ldr	r2, [r7, #12]
 800940e:	0151      	lsls	r1, r2, #5
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	440a      	add	r2, r1
 8009414:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009418:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800941c:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	3301      	adds	r3, #1
 8009422:	617b      	str	r3, [r7, #20]
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800942a:	d81d      	bhi.n	8009468 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	4413      	add	r3, r2
 8009434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800943e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009442:	d0ec      	beq.n	800941e <USB_HC_Halt+0x1a4>
 8009444:	e011      	b.n	800946a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	015a      	lsls	r2, r3, #5
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	4413      	add	r3, r2
 800944e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	0151      	lsls	r1, r2, #5
 8009458:	693a      	ldr	r2, [r7, #16]
 800945a:	440a      	add	r2, r1
 800945c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009460:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009464:	6013      	str	r3, [r2, #0]
 8009466:	e000      	b.n	800946a <USB_HC_Halt+0x1f0>
          break;
 8009468:	bf00      	nop
    }
  }

  return HAL_OK;
 800946a:	2300      	movs	r3, #0
}
 800946c:	4618      	mov	r0, r3
 800946e:	371c      	adds	r7, #28
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr

08009478 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b086      	sub	sp, #24
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8009484:	2300      	movs	r3, #0
 8009486:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f7ff fa7b 	bl	8008984 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800948e:	2110      	movs	r1, #16
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f7ff fab3 	bl	80089fc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f7ff fad6 	bl	8008a48 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800949c:	2300      	movs	r3, #0
 800949e:	613b      	str	r3, [r7, #16]
 80094a0:	e01f      	b.n	80094e2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	015a      	lsls	r2, r3, #5
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	4413      	add	r3, r2
 80094aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80094b8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80094c0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80094c8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	015a      	lsls	r2, r3, #5
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	4413      	add	r3, r2
 80094d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094d6:	461a      	mov	r2, r3
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	3301      	adds	r3, #1
 80094e0:	613b      	str	r3, [r7, #16]
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	2b0f      	cmp	r3, #15
 80094e6:	d9dc      	bls.n	80094a2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80094e8:	2300      	movs	r3, #0
 80094ea:	613b      	str	r3, [r7, #16]
 80094ec:	e034      	b.n	8009558 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	015a      	lsls	r2, r3, #5
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	4413      	add	r3, r2
 80094f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009504:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800950c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009514:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	015a      	lsls	r2, r3, #5
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	4413      	add	r3, r2
 800951e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009522:	461a      	mov	r2, r3
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	3301      	adds	r3, #1
 800952c:	617b      	str	r3, [r7, #20]
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009534:	d80c      	bhi.n	8009550 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	015a      	lsls	r2, r3, #5
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	4413      	add	r3, r2
 800953e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009548:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800954c:	d0ec      	beq.n	8009528 <USB_StopHost+0xb0>
 800954e:	e000      	b.n	8009552 <USB_StopHost+0xda>
        break;
 8009550:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	3301      	adds	r3, #1
 8009556:	613b      	str	r3, [r7, #16]
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	2b0f      	cmp	r3, #15
 800955c:	d9c7      	bls.n	80094ee <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009564:	461a      	mov	r2, r3
 8009566:	f04f 33ff 	mov.w	r3, #4294967295
 800956a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f04f 32ff 	mov.w	r2, #4294967295
 8009572:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff f9f4 	bl	8008962 <USB_EnableGlobalInt>

  return HAL_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3718      	adds	r7, #24
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8009584:	b590      	push	{r4, r7, lr}
 8009586:	b089      	sub	sp, #36	; 0x24
 8009588:	af04      	add	r7, sp, #16
 800958a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800958c:	2302      	movs	r3, #2
 800958e:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8009590:	2301      	movs	r3, #1
 8009592:	2202      	movs	r2, #2
 8009594:	2102      	movs	r1, #2
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 fc3a 	bl	8009e10 <USBH_FindInterface>
 800959c:	4603      	mov	r3, r0
 800959e:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 80095a0:	7bbb      	ldrb	r3, [r7, #14]
 80095a2:	2bff      	cmp	r3, #255	; 0xff
 80095a4:	f000 812a 	beq.w	80097fc <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
 80095aa:	4619      	mov	r1, r3
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 fc13 	bl	8009dd8 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 80095b8:	2050      	movs	r0, #80	; 0x50
 80095ba:	f002 f8e3 	bl	800b784 <malloc>
 80095be:	4603      	mov	r3, r0
 80095c0:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80095c8:	69db      	ldr	r3, [r3, #28]
 80095ca:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80095cc:	7bbb      	ldrb	r3, [r7, #14]
 80095ce:	687a      	ldr	r2, [r7, #4]
 80095d0:	211a      	movs	r1, #26
 80095d2:	fb01 f303 	mul.w	r3, r1, r3
 80095d6:	4413      	add	r3, r2
 80095d8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	b25b      	sxtb	r3, r3
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	da15      	bge.n	8009610 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80095e4:	7bbb      	ldrb	r3, [r7, #14]
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	211a      	movs	r1, #26
 80095ea:	fb01 f303 	mul.w	r3, r1, r3
 80095ee:	4413      	add	r3, r2
 80095f0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80095f4:	781a      	ldrb	r2, [r3, #0]
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80095fa:	7bbb      	ldrb	r3, [r7, #14]
 80095fc:	687a      	ldr	r2, [r7, #4]
 80095fe:	211a      	movs	r1, #26
 8009600:	fb01 f303 	mul.w	r3, r1, r3
 8009604:	4413      	add	r3, r2
 8009606:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800960a:	881a      	ldrh	r2, [r3, #0]
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	785b      	ldrb	r3, [r3, #1]
 8009614:	4619      	mov	r1, r3
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f001 fd21 	bl	800b05e <USBH_AllocPipe>
 800961c:	4603      	mov	r3, r0
 800961e:	461a      	mov	r2, r3
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	7819      	ldrb	r1, [r3, #0]
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	7858      	ldrb	r0, [r3, #1]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009638:	68ba      	ldr	r2, [r7, #8]
 800963a:	8952      	ldrh	r2, [r2, #10]
 800963c:	9202      	str	r2, [sp, #8]
 800963e:	2203      	movs	r2, #3
 8009640:	9201      	str	r2, [sp, #4]
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	4623      	mov	r3, r4
 8009646:	4602      	mov	r2, r0
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f001 fcd9 	bl	800b000 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	2200      	movs	r2, #0
 8009654:	4619      	mov	r1, r3
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f001 ffe4 	bl	800b624 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800965c:	2300      	movs	r3, #0
 800965e:	2200      	movs	r2, #0
 8009660:	210a      	movs	r1, #10
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fbd4 	bl	8009e10 <USBH_FindInterface>
 8009668:	4603      	mov	r3, r0
 800966a:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800966c:	7bbb      	ldrb	r3, [r7, #14]
 800966e:	2bff      	cmp	r3, #255	; 0xff
 8009670:	f000 80c4 	beq.w	80097fc <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8009674:	7bbb      	ldrb	r3, [r7, #14]
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	211a      	movs	r1, #26
 800967a:	fb01 f303 	mul.w	r3, r1, r3
 800967e:	4413      	add	r3, r2
 8009680:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	b25b      	sxtb	r3, r3
 8009688:	2b00      	cmp	r3, #0
 800968a:	da16      	bge.n	80096ba <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800968c:	7bbb      	ldrb	r3, [r7, #14]
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	211a      	movs	r1, #26
 8009692:	fb01 f303 	mul.w	r3, r1, r3
 8009696:	4413      	add	r3, r2
 8009698:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800969c:	781a      	ldrb	r2, [r3, #0]
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80096a2:	7bbb      	ldrb	r3, [r7, #14]
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	211a      	movs	r1, #26
 80096a8:	fb01 f303 	mul.w	r3, r1, r3
 80096ac:	4413      	add	r3, r2
 80096ae:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80096b2:	881a      	ldrh	r2, [r3, #0]
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	835a      	strh	r2, [r3, #26]
 80096b8:	e015      	b.n	80096e6 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80096ba:	7bbb      	ldrb	r3, [r7, #14]
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	211a      	movs	r1, #26
 80096c0:	fb01 f303 	mul.w	r3, r1, r3
 80096c4:	4413      	add	r3, r2
 80096c6:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80096ca:	781a      	ldrb	r2, [r3, #0]
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80096d0:	7bbb      	ldrb	r3, [r7, #14]
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	211a      	movs	r1, #26
 80096d6:	fb01 f303 	mul.w	r3, r1, r3
 80096da:	4413      	add	r3, r2
 80096dc:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80096e0:	881a      	ldrh	r2, [r3, #0]
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80096e6:	7bbb      	ldrb	r3, [r7, #14]
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	211a      	movs	r1, #26
 80096ec:	fb01 f303 	mul.w	r3, r1, r3
 80096f0:	4413      	add	r3, r2
 80096f2:	f203 3352 	addw	r3, r3, #850	; 0x352
 80096f6:	781b      	ldrb	r3, [r3, #0]
 80096f8:	b25b      	sxtb	r3, r3
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	da16      	bge.n	800972c <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80096fe:	7bbb      	ldrb	r3, [r7, #14]
 8009700:	687a      	ldr	r2, [r7, #4]
 8009702:	211a      	movs	r1, #26
 8009704:	fb01 f303 	mul.w	r3, r1, r3
 8009708:	4413      	add	r3, r2
 800970a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800970e:	781a      	ldrb	r2, [r3, #0]
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009714:	7bbb      	ldrb	r3, [r7, #14]
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	211a      	movs	r1, #26
 800971a:	fb01 f303 	mul.w	r3, r1, r3
 800971e:	4413      	add	r3, r2
 8009720:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8009724:	881a      	ldrh	r2, [r3, #0]
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	835a      	strh	r2, [r3, #26]
 800972a:	e015      	b.n	8009758 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800972c:	7bbb      	ldrb	r3, [r7, #14]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	211a      	movs	r1, #26
 8009732:	fb01 f303 	mul.w	r3, r1, r3
 8009736:	4413      	add	r3, r2
 8009738:	f203 3352 	addw	r3, r3, #850	; 0x352
 800973c:	781a      	ldrb	r2, [r3, #0]
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009742:	7bbb      	ldrb	r3, [r7, #14]
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	211a      	movs	r1, #26
 8009748:	fb01 f303 	mul.w	r3, r1, r3
 800974c:	4413      	add	r3, r2
 800974e:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8009752:	881a      	ldrh	r2, [r3, #0]
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	7b9b      	ldrb	r3, [r3, #14]
 800975c:	4619      	mov	r1, r3
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f001 fc7d 	bl	800b05e <USBH_AllocPipe>
 8009764:	4603      	mov	r3, r0
 8009766:	461a      	mov	r2, r3
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	7bdb      	ldrb	r3, [r3, #15]
 8009770:	4619      	mov	r1, r3
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f001 fc73 	bl	800b05e <USBH_AllocPipe>
 8009778:	4603      	mov	r3, r0
 800977a:	461a      	mov	r2, r3
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	7b59      	ldrb	r1, [r3, #13]
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	7b98      	ldrb	r0, [r3, #14]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	8b12      	ldrh	r2, [r2, #24]
 8009798:	9202      	str	r2, [sp, #8]
 800979a:	2202      	movs	r2, #2
 800979c:	9201      	str	r2, [sp, #4]
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	4623      	mov	r3, r4
 80097a2:	4602      	mov	r2, r0
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f001 fc2b 	bl	800b000 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	7b19      	ldrb	r1, [r3, #12]
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	7bd8      	ldrb	r0, [r3, #15]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80097be:	68ba      	ldr	r2, [r7, #8]
 80097c0:	8b52      	ldrh	r2, [r2, #26]
 80097c2:	9202      	str	r2, [sp, #8]
 80097c4:	2202      	movs	r2, #2
 80097c6:	9201      	str	r2, [sp, #4]
 80097c8:	9300      	str	r3, [sp, #0]
 80097ca:	4623      	mov	r3, r4
 80097cc:	4602      	mov	r2, r0
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f001 fc16 	bl	800b000 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	7b5b      	ldrb	r3, [r3, #13]
 80097e0:	2200      	movs	r2, #0
 80097e2:	4619      	mov	r1, r3
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 ff1d 	bl	800b624 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	7b1b      	ldrb	r3, [r3, #12]
 80097ee:	2200      	movs	r2, #0
 80097f0:	4619      	mov	r1, r3
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f001 ff16 	bl	800b624 <USBH_LL_SetToggle>
      status = USBH_OK;
 80097f8:	2300      	movs	r3, #0
 80097fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80097fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3714      	adds	r7, #20
 8009802:	46bd      	mov	sp, r7
 8009804:	bd90      	pop	{r4, r7, pc}

08009806 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b084      	sub	sp, #16
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009814:	69db      	ldr	r3, [r3, #28]
 8009816:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d00e      	beq.n	800983e <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f001 fc09 	bl	800b03e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	4619      	mov	r1, r3
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f001 fc31 	bl	800b09a <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2200      	movs	r2, #0
 800983c:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	7b1b      	ldrb	r3, [r3, #12]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00e      	beq.n	8009864 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	7b1b      	ldrb	r3, [r3, #12]
 800984a:	4619      	mov	r1, r3
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f001 fbf6 	bl	800b03e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	7b1b      	ldrb	r3, [r3, #12]
 8009856:	4619      	mov	r1, r3
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f001 fc1e 	bl	800b09a <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2200      	movs	r2, #0
 8009862:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	7b5b      	ldrb	r3, [r3, #13]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d00e      	beq.n	800988a <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	7b5b      	ldrb	r3, [r3, #13]
 8009870:	4619      	mov	r1, r3
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f001 fbe3 	bl	800b03e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	7b5b      	ldrb	r3, [r3, #13]
 800987c:	4619      	mov	r1, r3
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f001 fc0b 	bl	800b09a <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009890:	69db      	ldr	r3, [r3, #28]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00b      	beq.n	80098ae <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800989c:	69db      	ldr	r3, [r3, #28]
 800989e:	4618      	mov	r0, r3
 80098a0:	f001 ff78 	bl	800b794 <free>
    phost->pActiveClass->pData = 0U;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80098aa:	2200      	movs	r2, #0
 80098ac:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3710      	adds	r7, #16
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 80098c0:	2302      	movs	r3, #2
 80098c2:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80098ca:	69db      	ldr	r3, [r3, #28]
 80098cc:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	3340      	adds	r3, #64	; 0x40
 80098d2:	4619      	mov	r1, r3
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 f8b2 	bl	8009a3e <GetLineCoding>
 80098da:	4603      	mov	r3, r0
 80098dc:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 80098de:	7bfb      	ldrb	r3, [r7, #15]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d105      	bne.n	80098f0 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80098ea:	2102      	movs	r1, #2
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	4798      	blx	r3
  }
  return status;
 80098f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}
	...

080098fc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009904:	2301      	movs	r3, #1
 8009906:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009908:	2300      	movs	r3, #0
 800990a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009912:	69db      	ldr	r3, [r3, #28]
 8009914:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800991c:	2b04      	cmp	r3, #4
 800991e:	d877      	bhi.n	8009a10 <USBH_CDC_Process+0x114>
 8009920:	a201      	add	r2, pc, #4	; (adr r2, 8009928 <USBH_CDC_Process+0x2c>)
 8009922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009926:	bf00      	nop
 8009928:	0800993d 	.word	0x0800993d
 800992c:	08009943 	.word	0x08009943
 8009930:	08009973 	.word	0x08009973
 8009934:	080099e7 	.word	0x080099e7
 8009938:	080099f5 	.word	0x080099f5
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800993c:	2300      	movs	r3, #0
 800993e:	73fb      	strb	r3, [r7, #15]
    break;
 8009940:	e06d      	b.n	8009a1e <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 f897 	bl	8009a7c <SetLineCoding>
 800994e:	4603      	mov	r3, r0
 8009950:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8009952:	7bbb      	ldrb	r3, [r7, #14]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d104      	bne.n	8009962 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	2202      	movs	r2, #2
 800995c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8009960:	e058      	b.n	8009a14 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8009962:	7bbb      	ldrb	r3, [r7, #14]
 8009964:	2b01      	cmp	r3, #1
 8009966:	d055      	beq.n	8009a14 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	2204      	movs	r2, #4
 800996c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8009970:	e050      	b.n	8009a14 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	3340      	adds	r3, #64	; 0x40
 8009976:	4619      	mov	r1, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 f860 	bl	8009a3e <GetLineCoding>
 800997e:	4603      	mov	r3, r0
 8009980:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8009982:	7bbb      	ldrb	r3, [r7, #14]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d126      	bne.n	80099d6 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800999a:	791b      	ldrb	r3, [r3, #4]
 800999c:	429a      	cmp	r2, r3
 800999e:	d13b      	bne.n	8009a18 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099aa:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d133      	bne.n	8009a18 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099ba:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80099bc:	429a      	cmp	r2, r3
 80099be:	d12b      	bne.n	8009a18 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099c8:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d124      	bne.n	8009a18 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 f95a 	bl	8009c88 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80099d4:	e020      	b.n	8009a18 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 80099d6:	7bbb      	ldrb	r3, [r7, #14]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d01d      	beq.n	8009a18 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	2204      	movs	r2, #4
 80099e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80099e4:	e018      	b.n	8009a18 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 f867 	bl	8009aba <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 f8dc 	bl	8009baa <CDC_ProcessReception>
    break;
 80099f2:	e014      	b.n	8009a1e <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 80099f4:	2100      	movs	r1, #0
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 fece 	bl	800a798 <USBH_ClrFeature>
 80099fc:	4603      	mov	r3, r0
 80099fe:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8009a00:	7bbb      	ldrb	r3, [r7, #14]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d10a      	bne.n	8009a1c <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8009a0e:	e005      	b.n	8009a1c <USBH_CDC_Process+0x120>

  default:
    break;
 8009a10:	bf00      	nop
 8009a12:	e004      	b.n	8009a1e <USBH_CDC_Process+0x122>
    break;
 8009a14:	bf00      	nop
 8009a16:	e002      	b.n	8009a1e <USBH_CDC_Process+0x122>
    break;
 8009a18:	bf00      	nop
 8009a1a:	e000      	b.n	8009a1e <USBH_CDC_Process+0x122>
    break;
 8009a1c:	bf00      	nop

  }

  return status;
 8009a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3710      	adds	r7, #16
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b083      	sub	sp, #12
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	370c      	adds	r7, #12
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr

08009a3e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009a3e:	b580      	push	{r7, lr}
 8009a40:	b082      	sub	sp, #8
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
 8009a46:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	22a1      	movs	r2, #161	; 0xa1
 8009a4c:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2221      	movs	r2, #33	; 0x21
 8009a52:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2207      	movs	r2, #7
 8009a64:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	2207      	movs	r2, #7
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f001 f873 	bl	800ab58 <USBH_CtlReq>
 8009a72:	4603      	mov	r3, r0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3708      	adds	r7, #8
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b082      	sub	sp, #8
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2221      	movs	r2, #33	; 0x21
 8009a8a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2220      	movs	r2, #32
 8009a90:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2200      	movs	r2, #0
 8009a96:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2207      	movs	r2, #7
 8009aa2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	2207      	movs	r2, #7
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f001 f854 	bl	800ab58 <USBH_CtlReq>
 8009ab0:	4603      	mov	r3, r0
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3708      	adds	r7, #8
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}

08009aba <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009aba:	b580      	push	{r7, lr}
 8009abc:	b086      	sub	sp, #24
 8009abe:	af02      	add	r7, sp, #8
 8009ac0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009ac8:	69db      	ldr	r3, [r3, #28]
 8009aca:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009acc:	2300      	movs	r3, #0
 8009ace:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8009ad6:	2b01      	cmp	r3, #1
 8009ad8:	d002      	beq.n	8009ae0 <CDC_ProcessTransmission+0x26>
 8009ada:	2b02      	cmp	r3, #2
 8009adc:	d025      	beq.n	8009b2a <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8009ade:	e060      	b.n	8009ba2 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	8b12      	ldrh	r2, [r2, #24]
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d90c      	bls.n	8009b06 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	69d9      	ldr	r1, [r3, #28]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	8b1a      	ldrh	r2, [r3, #24]
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	7b58      	ldrb	r0, [r3, #13]
 8009af8:	2301      	movs	r3, #1
 8009afa:	9300      	str	r3, [sp, #0]
 8009afc:	4603      	mov	r3, r0
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f001 fa3b 	bl	800af7a <USBH_BulkSendData>
 8009b04:	e00c      	b.n	8009b20 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8009b0e:	b29a      	uxth	r2, r3
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	7b58      	ldrb	r0, [r3, #13]
 8009b14:	2301      	movs	r3, #1
 8009b16:	9300      	str	r3, [sp, #0]
 8009b18:	4603      	mov	r3, r0
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f001 fa2d 	bl	800af7a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	2202      	movs	r2, #2
 8009b24:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8009b28:	e03b      	b.n	8009ba2 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	7b5b      	ldrb	r3, [r3, #13]
 8009b2e:	4619      	mov	r1, r3
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f001 fd4d 	bl	800b5d0 <USBH_LL_GetURBState>
 8009b36:	4603      	mov	r3, r0
 8009b38:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8009b3a:	7afb      	ldrb	r3, [r7, #11]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d128      	bne.n	8009b92 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b44:	68fa      	ldr	r2, [r7, #12]
 8009b46:	8b12      	ldrh	r2, [r2, #24]
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d90e      	bls.n	8009b6a <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b50:	68fa      	ldr	r2, [r7, #12]
 8009b52:	8b12      	ldrh	r2, [r2, #24]
 8009b54:	1a9a      	subs	r2, r3, r2
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	69db      	ldr	r3, [r3, #28]
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	8b12      	ldrh	r2, [r2, #24]
 8009b62:	441a      	add	r2, r3
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	61da      	str	r2, [r3, #28]
 8009b68:	e002      	b.n	8009b70 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d004      	beq.n	8009b82 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8009b80:	e00e      	b.n	8009ba0 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2200      	movs	r2, #0
 8009b86:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 f868 	bl	8009c60 <USBH_CDC_TransmitCallback>
    break;
 8009b90:	e006      	b.n	8009ba0 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8009b92:	7afb      	ldrb	r3, [r7, #11]
 8009b94:	2b02      	cmp	r3, #2
 8009b96:	d103      	bne.n	8009ba0 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8009ba0:	bf00      	nop
  }
}
 8009ba2:	bf00      	nop
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b086      	sub	sp, #24
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8009bb8:	69db      	ldr	r3, [r3, #28]
 8009bba:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8009bc6:	2b03      	cmp	r3, #3
 8009bc8:	d002      	beq.n	8009bd0 <CDC_ProcessReception+0x26>
 8009bca:	2b04      	cmp	r3, #4
 8009bcc:	d00e      	beq.n	8009bec <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8009bce:	e043      	b.n	8009c58 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	6a19      	ldr	r1, [r3, #32]
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	8b5a      	ldrh	r2, [r3, #26]
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	7b1b      	ldrb	r3, [r3, #12]
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f001 f9f1 	bl	800afc4 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	2204      	movs	r2, #4
 8009be6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8009bea:	e035      	b.n	8009c58 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	7b1b      	ldrb	r3, [r3, #12]
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f001 fcec 	bl	800b5d0 <USBH_LL_GetURBState>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8009bfc:	7cfb      	ldrb	r3, [r7, #19]
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	d129      	bne.n	8009c56 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	7b1b      	ldrb	r3, [r3, #12]
 8009c06:	4619      	mov	r1, r3
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f001 fc4f 	bl	800b4ac <USBH_LL_GetLastXferSize>
 8009c0e:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d016      	beq.n	8009c48 <CDC_ProcessReception+0x9e>
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	8b5b      	ldrh	r3, [r3, #26]
 8009c1e:	461a      	mov	r2, r3
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d910      	bls.n	8009c48 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	1ad2      	subs	r2, r2, r3
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	6a1a      	ldr	r2, [r3, #32]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	441a      	add	r2, r3
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	2203      	movs	r2, #3
 8009c42:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8009c46:	e006      	b.n	8009c56 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 f80f 	bl	8009c74 <USBH_CDC_ReceiveCallback>
    break;
 8009c56:	bf00      	nop
  }
}
 8009c58:	bf00      	nop
 8009c5a:	3718      	adds	r7, #24
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009c60:	b480      	push	{r7}
 8009c62:	b083      	sub	sp, #12
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]

}
 8009c68:	bf00      	nop
 8009c6a:	370c      	adds	r7, #12
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c72:	4770      	bx	lr

08009c74 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]

}
 8009c7c:	bf00      	nop
 8009c7e:	370c      	adds	r7, #12
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr

08009c88 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	b083      	sub	sp, #12
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]

}
 8009c90:	bf00      	nop
 8009c92:	370c      	adds	r7, #12
 8009c94:	46bd      	mov	sp, r7
 8009c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9a:	4770      	bx	lr

08009c9c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b084      	sub	sp, #16
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d101      	bne.n	8009cb4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009cb0:	2302      	movs	r3, #2
 8009cb2:	e019      	b.n	8009ce8 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	79fa      	ldrb	r2, [r7, #7]
 8009cb8:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8009ccc:	68f8      	ldr	r0, [r7, #12]
 8009cce:	f000 f80f 	bl	8009cf0 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d003      	beq.n	8009ce0 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	68ba      	ldr	r2, [r7, #8]
 8009cdc:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8009ce0:	68f8      	ldr	r0, [r7, #12]
 8009ce2:	f001 fb31 	bl	800b348 <USBH_LL_Init>

  return USBH_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3710      	adds	r7, #16
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8009cfc:	e008      	b.n	8009d10 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	68fa      	ldr	r2, [r7, #12]
 8009d02:	32e0      	adds	r2, #224	; 0xe0
 8009d04:	2100      	movs	r1, #0
 8009d06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	60fb      	str	r3, [r7, #12]
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2b0e      	cmp	r3, #14
 8009d14:	d9f3      	bls.n	8009cfe <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8009d16:	2300      	movs	r3, #0
 8009d18:	60fb      	str	r3, [r7, #12]
 8009d1a:	e009      	b.n	8009d30 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	4413      	add	r3, r2
 8009d22:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009d26:	2200      	movs	r2, #0
 8009d28:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	60fb      	str	r3, [r7, #12]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d36:	d3f1      	bcc.n	8009d1c <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2200      	movs	r2, #0
 8009d42:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2201      	movs	r2, #1
 8009d48:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2201      	movs	r2, #1
 8009d56:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2240      	movs	r2, #64	; 0x40
 8009d5c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2200      	movs	r2, #0
 8009d62:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2201      	movs	r2, #1
 8009d70:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8009d74:	2300      	movs	r3, #0
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	3714      	adds	r7, #20
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr

08009d82 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009d82:	b480      	push	{r7}
 8009d84:	b085      	sub	sp, #20
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
 8009d8a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d017      	beq.n	8009dc6 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d10f      	bne.n	8009dc0 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009da6:	1c59      	adds	r1, r3, #1
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	33dc      	adds	r3, #220	; 0xdc
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4413      	add	r3, r2
 8009db6:	683a      	ldr	r2, [r7, #0]
 8009db8:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	73fb      	strb	r3, [r7, #15]
 8009dbe:	e004      	b.n	8009dca <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009dc0:	2302      	movs	r3, #2
 8009dc2:	73fb      	strb	r3, [r7, #15]
 8009dc4:	e001      	b.n	8009dca <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009dc6:	2302      	movs	r3, #2
 8009dc8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3714      	adds	r7, #20
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
 8009de0:	460b      	mov	r3, r1
 8009de2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8009de4:	2300      	movs	r3, #0
 8009de6:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8009dee:	78fa      	ldrb	r2, [r7, #3]
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d204      	bcs.n	8009dfe <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	78fa      	ldrb	r2, [r7, #3]
 8009df8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8009dfc:	e001      	b.n	8009e02 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009dfe:	2302      	movs	r3, #2
 8009e00:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8009e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3714      	adds	r7, #20
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr

08009e10 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b087      	sub	sp, #28
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	4608      	mov	r0, r1
 8009e1a:	4611      	mov	r1, r2
 8009e1c:	461a      	mov	r2, r3
 8009e1e:	4603      	mov	r3, r0
 8009e20:	70fb      	strb	r3, [r7, #3]
 8009e22:	460b      	mov	r3, r1
 8009e24:	70bb      	strb	r3, [r7, #2]
 8009e26:	4613      	mov	r3, r2
 8009e28:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8009e38:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009e3a:	e025      	b.n	8009e88 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009e3c:	7dfb      	ldrb	r3, [r7, #23]
 8009e3e:	221a      	movs	r2, #26
 8009e40:	fb02 f303 	mul.w	r3, r2, r3
 8009e44:	3308      	adds	r3, #8
 8009e46:	68fa      	ldr	r2, [r7, #12]
 8009e48:	4413      	add	r3, r2
 8009e4a:	3302      	adds	r3, #2
 8009e4c:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	795b      	ldrb	r3, [r3, #5]
 8009e52:	78fa      	ldrb	r2, [r7, #3]
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d002      	beq.n	8009e5e <USBH_FindInterface+0x4e>
 8009e58:	78fb      	ldrb	r3, [r7, #3]
 8009e5a:	2bff      	cmp	r3, #255	; 0xff
 8009e5c:	d111      	bne.n	8009e82 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8009e62:	78ba      	ldrb	r2, [r7, #2]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d002      	beq.n	8009e6e <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8009e68:	78bb      	ldrb	r3, [r7, #2]
 8009e6a:	2bff      	cmp	r3, #255	; 0xff
 8009e6c:	d109      	bne.n	8009e82 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8009e72:	787a      	ldrb	r2, [r7, #1]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d002      	beq.n	8009e7e <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009e78:	787b      	ldrb	r3, [r7, #1]
 8009e7a:	2bff      	cmp	r3, #255	; 0xff
 8009e7c:	d101      	bne.n	8009e82 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009e7e:	7dfb      	ldrb	r3, [r7, #23]
 8009e80:	e006      	b.n	8009e90 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009e82:	7dfb      	ldrb	r3, [r7, #23]
 8009e84:	3301      	adds	r3, #1
 8009e86:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009e88:	7dfb      	ldrb	r3, [r7, #23]
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d9d6      	bls.n	8009e3c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009e8e:	23ff      	movs	r3, #255	; 0xff
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	371c      	adds	r7, #28
 8009e94:	46bd      	mov	sp, r7
 8009e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9a:	4770      	bx	lr

08009e9c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b082      	sub	sp, #8
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f001 fa8b 	bl	800b3c0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8009eaa:	2101      	movs	r1, #1
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f001 fba2 	bl	800b5f6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009eb2:	2300      	movs	r3, #0
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3708      	adds	r7, #8
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b088      	sub	sp, #32
 8009ec0:	af04      	add	r7, sp, #16
 8009ec2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009ec4:	2302      	movs	r3, #2
 8009ec6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f000 faec 	bl	800a4aa <USBH_IsPortEnabled>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d10c      	bne.n	8009ef2 <USBH_Process+0x36>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d007      	beq.n	8009ef2 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	2b03      	cmp	r3, #3
 8009eea:	d002      	beq.n	8009ef2 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2203      	movs	r2, #3
 8009ef0:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	781b      	ldrb	r3, [r3, #0]
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	2b0b      	cmp	r3, #11
 8009efa:	f200 814c 	bhi.w	800a196 <USBH_Process+0x2da>
 8009efe:	a201      	add	r2, pc, #4	; (adr r2, 8009f04 <USBH_Process+0x48>)
 8009f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f04:	08009f35 	.word	0x08009f35
 8009f08:	08009f57 	.word	0x08009f57
 8009f0c:	08009f6b 	.word	0x08009f6b
 8009f10:	0800a171 	.word	0x0800a171
 8009f14:	0800a197 	.word	0x0800a197
 8009f18:	08009ff9 	.word	0x08009ff9
 8009f1c:	0800a127 	.word	0x0800a127
 8009f20:	0800a029 	.word	0x0800a029
 8009f24:	0800a049 	.word	0x0800a049
 8009f28:	0800a069 	.word	0x0800a069
 8009f2c:	0800a097 	.word	0x0800a097
 8009f30:	0800a159 	.word	0x0800a159
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	f000 812c 	beq.w	800a19a <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2201      	movs	r2, #1
 8009f46:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8009f48:	20c8      	movs	r0, #200	; 0xc8
 8009f4a:	f001 fb9e 	bl	800b68a <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f001 fa91 	bl	800b476 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8009f54:	e121      	b.n	800a19a <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	f040 811e 	bne.w	800a19e <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2202      	movs	r2, #2
 8009f66:	701a      	strb	r2, [r3, #0]
    }
    break;
 8009f68:	e119      	b.n	800a19e <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8009f6a:	2064      	movs	r0, #100	; 0x64
 8009f6c:	f001 fb8d 	bl	800b68a <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f001 fa5b 	bl	800b42c <USBH_LL_GetSpeed>
 8009f76:	4603      	mov	r3, r0
 8009f78:	461a      	mov	r2, r3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2205      	movs	r2, #5
 8009f84:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8009f86:	2100      	movs	r1, #0
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f001 f868 	bl	800b05e <USBH_AllocPipe>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	461a      	mov	r2, r3
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8009f96:	2180      	movs	r1, #128	; 0x80
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f001 f860 	bl	800b05e <USBH_AllocPipe>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	7919      	ldrb	r1, [r3, #4]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8009fba:	b292      	uxth	r2, r2
 8009fbc:	9202      	str	r2, [sp, #8]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	9201      	str	r2, [sp, #4]
 8009fc2:	9300      	str	r3, [sp, #0]
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	2280      	movs	r2, #128	; 0x80
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f001 f819 	bl	800b000 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	7959      	ldrb	r1, [r3, #5]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8009fe2:	b292      	uxth	r2, r2
 8009fe4:	9202      	str	r2, [sp, #8]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	9201      	str	r2, [sp, #4]
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	4603      	mov	r3, r0
 8009fee:	2200      	movs	r2, #0
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f001 f805 	bl	800b000 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8009ff6:	e0e3      	b.n	800a1c0 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 f8e7 	bl	800a1cc <USBH_HandleEnum>
 8009ffe:	4603      	mov	r3, r0
 800a000:	2b00      	cmp	r3, #0
 800a002:	f040 80ce 	bne.w	800a1a2 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800a014:	2b01      	cmp	r3, #1
 800a016:	d103      	bne.n	800a020 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2208      	movs	r2, #8
 800a01c:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800a01e:	e0c0      	b.n	800a1a2 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2207      	movs	r2, #7
 800a024:	701a      	strb	r2, [r3, #0]
    break;
 800a026:	e0bc      	b.n	800a1a2 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a02e:	2b00      	cmp	r3, #0
 800a030:	f000 80b9 	beq.w	800a1a6 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a03a:	2101      	movs	r1, #1
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2208      	movs	r2, #8
 800a044:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800a046:	e0ae      	b.n	800a1a6 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800a04e:	b29b      	uxth	r3, r3
 800a050:	4619      	mov	r1, r3
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f000 fb59 	bl	800a70a <USBH_SetCfg>
 800a058:	4603      	mov	r3, r0
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	f040 80a5 	bne.w	800a1aa <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2209      	movs	r2, #9
 800a064:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800a066:	e0a0      	b.n	800a1aa <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800a06e:	f003 0320 	and.w	r3, r3, #32
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00b      	beq.n	800a08e <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800a076:	2101      	movs	r1, #1
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f000 fb69 	bl	800a750 <USBH_SetFeature>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	f040 8094 	bne.w	800a1ae <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	220a      	movs	r2, #10
 800a08a:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800a08c:	e08f      	b.n	800a1ae <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	220a      	movs	r2, #10
 800a092:	701a      	strb	r2, [r3, #0]
    break;
 800a094:	e08b      	b.n	800a1ae <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	f000 8088 	beq.w	800a1b2 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	73fb      	strb	r3, [r7, #15]
 800a0ae:	e017      	b.n	800a0e0 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a0b0:	7bfb      	ldrb	r3, [r7, #15]
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	33dc      	adds	r3, #220	; 0xdc
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	4413      	add	r3, r2
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	791a      	ldrb	r2, [r3, #4]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d108      	bne.n	800a0da <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 800a0c8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	33dc      	adds	r3, #220	; 0xdc
 800a0ce:	009b      	lsls	r3, r3, #2
 800a0d0:	4413      	add	r3, r2
 800a0d2:	685a      	ldr	r2, [r3, #4]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a0da:	7bfb      	ldrb	r3, [r7, #15]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	73fb      	strb	r3, [r7, #15]
 800a0e0:	7bfb      	ldrb	r3, [r7, #15]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d0e4      	beq.n	800a0b0 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d016      	beq.n	800a11e <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	4798      	blx	r3
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d109      	bne.n	800a116 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2206      	movs	r2, #6
 800a106:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a10e:	2103      	movs	r1, #3
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800a114:	e04d      	b.n	800a1b2 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	220d      	movs	r2, #13
 800a11a:	701a      	strb	r2, [r3, #0]
    break;
 800a11c:	e049      	b.n	800a1b2 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	220d      	movs	r2, #13
 800a122:	701a      	strb	r2, [r3, #0]
    break;
 800a124:	e045      	b.n	800a1b2 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d00f      	beq.n	800a150 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a136:	691b      	ldr	r3, [r3, #16]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	4798      	blx	r3
 800a13c:	4603      	mov	r3, r0
 800a13e:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800a140:	7bbb      	ldrb	r3, [r7, #14]
 800a142:	b2db      	uxtb	r3, r3
 800a144:	2b00      	cmp	r3, #0
 800a146:	d136      	bne.n	800a1b6 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	220b      	movs	r2, #11
 800a14c:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 800a14e:	e032      	b.n	800a1b6 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	220d      	movs	r2, #13
 800a154:	701a      	strb	r2, [r3, #0]
    break;
 800a156:	e02e      	b.n	800a1b6 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d02b      	beq.n	800a1ba <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a168:	695b      	ldr	r3, [r3, #20]
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	4798      	blx	r3
    }
    break;
 800a16e:	e024      	b.n	800a1ba <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f7ff fdbd 	bl	8009cf0 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d01e      	beq.n	800a1be <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a186:	68db      	ldr	r3, [r3, #12]
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 800a194:	e013      	b.n	800a1be <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 800a196:	bf00      	nop
 800a198:	e012      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a19a:	bf00      	nop
 800a19c:	e010      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a19e:	bf00      	nop
 800a1a0:	e00e      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1a2:	bf00      	nop
 800a1a4:	e00c      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1a6:	bf00      	nop
 800a1a8:	e00a      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1aa:	bf00      	nop
 800a1ac:	e008      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1ae:	bf00      	nop
 800a1b0:	e006      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1b2:	bf00      	nop
 800a1b4:	e004      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1b6:	bf00      	nop
 800a1b8:	e002      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1ba:	bf00      	nop
 800a1bc:	e000      	b.n	800a1c0 <USBH_Process+0x304>
    break;
 800a1be:	bf00      	nop
  }
 return USBH_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
 800a1ca:	bf00      	nop

0800a1cc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b088      	sub	sp, #32
 800a1d0:	af04      	add	r7, sp, #16
 800a1d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	785b      	ldrb	r3, [r3, #1]
 800a1dc:	2b07      	cmp	r3, #7
 800a1de:	f200 80f8 	bhi.w	800a3d2 <USBH_HandleEnum+0x206>
 800a1e2:	a201      	add	r2, pc, #4	; (adr r2, 800a1e8 <USBH_HandleEnum+0x1c>)
 800a1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e8:	0800a209 	.word	0x0800a209
 800a1ec:	0800a27b 	.word	0x0800a27b
 800a1f0:	0800a293 	.word	0x0800a293
 800a1f4:	0800a309 	.word	0x0800a309
 800a1f8:	0800a31f 	.word	0x0800a31f
 800a1fc:	0800a33b 	.word	0x0800a33b
 800a200:	0800a36f 	.word	0x0800a36f
 800a204:	0800a3a3 	.word	0x0800a3a3
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800a208:	2108      	movs	r1, #8
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 f9ad 	bl	800a56a <USBH_Get_DevDesc>
 800a210:	4603      	mov	r3, r0
 800a212:	2b00      	cmp	r3, #0
 800a214:	f040 80df 	bne.w	800a3d6 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2201      	movs	r2, #1
 800a226:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	7919      	ldrb	r1, [r3, #4]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800a23c:	b292      	uxth	r2, r2
 800a23e:	9202      	str	r2, [sp, #8]
 800a240:	2200      	movs	r2, #0
 800a242:	9201      	str	r2, [sp, #4]
 800a244:	9300      	str	r3, [sp, #0]
 800a246:	4603      	mov	r3, r0
 800a248:	2280      	movs	r2, #128	; 0x80
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 fed8 	bl	800b000 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	7959      	ldrb	r1, [r3, #5]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800a264:	b292      	uxth	r2, r2
 800a266:	9202      	str	r2, [sp, #8]
 800a268:	2200      	movs	r2, #0
 800a26a:	9201      	str	r2, [sp, #4]
 800a26c:	9300      	str	r3, [sp, #0]
 800a26e:	4603      	mov	r3, r0
 800a270:	2200      	movs	r2, #0
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 fec4 	bl	800b000 <USBH_OpenPipe>

    }
    break;
 800a278:	e0ad      	b.n	800a3d6 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800a27a:	2112      	movs	r1, #18
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 f974 	bl	800a56a <USBH_Get_DevDesc>
 800a282:	4603      	mov	r3, r0
 800a284:	2b00      	cmp	r3, #0
 800a286:	f040 80a8 	bne.w	800a3da <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2202      	movs	r2, #2
 800a28e:	705a      	strb	r2, [r3, #1]

    }
    break;
 800a290:	e0a3      	b.n	800a3da <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800a292:	2101      	movs	r1, #1
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 fa14 	bl	800a6c2 <USBH_SetAddress>
 800a29a:	4603      	mov	r3, r0
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	f040 809e 	bne.w	800a3de <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 800a2a2:	2002      	movs	r0, #2
 800a2a4:	f001 f9f1 	bl	800b68a <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2203      	movs	r2, #3
 800a2b4:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	7919      	ldrb	r1, [r3, #4]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800a2ca:	b292      	uxth	r2, r2
 800a2cc:	9202      	str	r2, [sp, #8]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	9201      	str	r2, [sp, #4]
 800a2d2:	9300      	str	r3, [sp, #0]
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2280      	movs	r2, #128	; 0x80
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f000 fe91 	bl	800b000 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	7959      	ldrb	r1, [r3, #5]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800a2f2:	b292      	uxth	r2, r2
 800a2f4:	9202      	str	r2, [sp, #8]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	9201      	str	r2, [sp, #4]
 800a2fa:	9300      	str	r3, [sp, #0]
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2200      	movs	r2, #0
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 fe7d 	bl	800b000 <USBH_OpenPipe>
    }
    break;
 800a306:	e06a      	b.n	800a3de <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800a308:	2109      	movs	r1, #9
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 f955 	bl	800a5ba <USBH_Get_CfgDesc>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d165      	bne.n	800a3e2 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2204      	movs	r2, #4
 800a31a:	705a      	strb	r2, [r3, #1]
    }
    break;
 800a31c:	e061      	b.n	800a3e2 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800a324:	4619      	mov	r1, r3
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 f947 	bl	800a5ba <USBH_Get_CfgDesc>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d159      	bne.n	800a3e6 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2205      	movs	r2, #5
 800a336:	705a      	strb	r2, [r3, #1]
    }
    break;
 800a338:	e055      	b.n	800a3e6 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800a340:	2b00      	cmp	r3, #0
 800a342:	d010      	beq.n	800a366 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800a350:	23ff      	movs	r3, #255	; 0xff
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 f955 	bl	800a602 <USBH_Get_StringDesc>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d145      	bne.n	800a3ea <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2206      	movs	r2, #6
 800a362:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800a364:	e041      	b.n	800a3ea <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2206      	movs	r2, #6
 800a36a:	705a      	strb	r2, [r3, #1]
    break;
 800a36c:	e03d      	b.n	800a3ea <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800a374:	2b00      	cmp	r3, #0
 800a376:	d010      	beq.n	800a39a <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800a384:	23ff      	movs	r3, #255	; 0xff
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 f93b 	bl	800a602 <USBH_Get_StringDesc>
 800a38c:	4603      	mov	r3, r0
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d12d      	bne.n	800a3ee <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2207      	movs	r2, #7
 800a396:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800a398:	e029      	b.n	800a3ee <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2207      	movs	r2, #7
 800a39e:	705a      	strb	r2, [r3, #1]
    break;
 800a3a0:	e025      	b.n	800a3ee <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d00f      	beq.n	800a3cc <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800a3b8:	23ff      	movs	r3, #255	; 0xff
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 f921 	bl	800a602 <USBH_Get_StringDesc>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d115      	bne.n	800a3f2 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800a3ca:	e012      	b.n	800a3f2 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	73fb      	strb	r3, [r7, #15]
    break;
 800a3d0:	e00f      	b.n	800a3f2 <USBH_HandleEnum+0x226>

  default:
    break;
 800a3d2:	bf00      	nop
 800a3d4:	e00e      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3d6:	bf00      	nop
 800a3d8:	e00c      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3da:	bf00      	nop
 800a3dc:	e00a      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3de:	bf00      	nop
 800a3e0:	e008      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3e2:	bf00      	nop
 800a3e4:	e006      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3e6:	bf00      	nop
 800a3e8:	e004      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3ea:	bf00      	nop
 800a3ec:	e002      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3ee:	bf00      	nop
 800a3f0:	e000      	b.n	800a3f4 <USBH_HandleEnum+0x228>
    break;
 800a3f2:	bf00      	nop
  }
  return Status;
 800a3f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3710      	adds	r7, #16
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop

0800a400 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	683a      	ldr	r2, [r7, #0]
 800a40e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800a412:	bf00      	nop
 800a414:	370c      	adds	r7, #12
 800a416:	46bd      	mov	sp, r7
 800a418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41c:	4770      	bx	lr

0800a41e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800a41e:	b580      	push	{r7, lr}
 800a420:	b082      	sub	sp, #8
 800a422:	af00      	add	r7, sp, #0
 800a424:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800a42c:	1c5a      	adds	r2, r3, #1
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 f804 	bl	800a442 <USBH_HandleSof>
}
 800a43a:	bf00      	nop
 800a43c:	3708      	adds	r7, #8
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}

0800a442 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800a442:	b580      	push	{r7, lr}
 800a444:	b082      	sub	sp, #8
 800a446:	af00      	add	r7, sp, #0
 800a448:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	2b0b      	cmp	r3, #11
 800a452:	d10a      	bne.n	800a46a <USBH_HandleSof+0x28>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d005      	beq.n	800a46a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a464:	699b      	ldr	r3, [r3, #24]
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	4798      	blx	r3
  }
}
 800a46a:	bf00      	nop
 800a46c:	3708      	adds	r7, #8
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}

0800a472 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800a472:	b480      	push	{r7}
 800a474:	b083      	sub	sp, #12
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2201      	movs	r2, #1
 800a47e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800a482:	bf00      	nop
}
 800a484:	370c      	adds	r7, #12
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr

0800a48e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800a48e:	b480      	push	{r7}
 800a490:	b083      	sub	sp, #12
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800a49e:	bf00      	nop
}
 800a4a0:	370c      	adds	r7, #12
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a8:	4770      	bx	lr

0800a4aa <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800a4aa:	b480      	push	{r7}
 800a4ac:	b083      	sub	sp, #12
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	370c      	adds	r7, #12
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c2:	4770      	bx	lr

0800a4c4 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b082      	sub	sp, #8
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	b2db      	uxtb	r3, r3
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10f      	bne.n	800a4f6 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2201      	movs	r2, #1
 800a4da:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d00e      	beq.n	800a506 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a4ee:	2104      	movs	r1, #4
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	4798      	blx	r3
 800a4f4:	e007      	b.n	800a506 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d102      	bne.n	800a506 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2202      	movs	r2, #2
 800a504:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a506:	2300      	movs	r3, #0
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3708      	adds	r7, #8
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b082      	sub	sp, #8
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f000 ff6c 	bl	800b3f6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	791b      	ldrb	r3, [r3, #4]
 800a522:	4619      	mov	r1, r3
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 fdb8 	bl	800b09a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	795b      	ldrb	r3, [r3, #5]
 800a52e:	4619      	mov	r1, r3
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 fdb2 	bl	800b09a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2200      	movs	r2, #0
 800a53a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a544:	2b00      	cmp	r3, #0
 800a546:	d005      	beq.n	800a554 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a54e:	2105      	movs	r1, #5
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f000 ff33 	bl	800b3c0 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2203      	movs	r2, #3
 800a55e:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b086      	sub	sp, #24
 800a56e:	af02      	add	r7, sp, #8
 800a570:	6078      	str	r0, [r7, #4]
 800a572:	460b      	mov	r3, r1
 800a574:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800a57c:	78fb      	ldrb	r3, [r7, #3]
 800a57e:	b29b      	uxth	r3, r3
 800a580:	9300      	str	r3, [sp, #0]
 800a582:	4613      	mov	r3, r2
 800a584:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a588:	2100      	movs	r1, #0
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 f864 	bl	800a658 <USBH_GetDescriptor>
 800a590:	4603      	mov	r3, r0
 800a592:	73fb      	strb	r3, [r7, #15]
 800a594:	7bfb      	ldrb	r3, [r7, #15]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10a      	bne.n	800a5b0 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f203 3022 	addw	r0, r3, #802	; 0x322
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a5a6:	78fa      	ldrb	r2, [r7, #3]
 800a5a8:	b292      	uxth	r2, r2
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	f000 f918 	bl	800a7e0 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b086      	sub	sp, #24
 800a5be:	af02      	add	r7, sp, #8
 800a5c0:	6078      	str	r0, [r7, #4]
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	331c      	adds	r3, #28
 800a5ca:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800a5cc:	887b      	ldrh	r3, [r7, #2]
 800a5ce:	9300      	str	r3, [sp, #0]
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a5d6:	2100      	movs	r1, #0
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f000 f83d 	bl	800a658 <USBH_GetDescriptor>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	72fb      	strb	r3, [r7, #11]
 800a5e2:	7afb      	ldrb	r3, [r7, #11]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d107      	bne.n	800a5f8 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800a5ee:	887a      	ldrh	r2, [r7, #2]
 800a5f0:	68f9      	ldr	r1, [r7, #12]
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f000 f964 	bl	800a8c0 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800a5f8:	7afb      	ldrb	r3, [r7, #11]
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3710      	adds	r7, #16
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b088      	sub	sp, #32
 800a606:	af02      	add	r7, sp, #8
 800a608:	60f8      	str	r0, [r7, #12]
 800a60a:	607a      	str	r2, [r7, #4]
 800a60c:	461a      	mov	r2, r3
 800a60e:	460b      	mov	r3, r1
 800a610:	72fb      	strb	r3, [r7, #11]
 800a612:	4613      	mov	r3, r2
 800a614:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800a616:	7afb      	ldrb	r3, [r7, #11]
 800a618:	b29b      	uxth	r3, r3
 800a61a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a61e:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800a626:	893b      	ldrh	r3, [r7, #8]
 800a628:	9300      	str	r3, [sp, #0]
 800a62a:	460b      	mov	r3, r1
 800a62c:	2100      	movs	r1, #0
 800a62e:	68f8      	ldr	r0, [r7, #12]
 800a630:	f000 f812 	bl	800a658 <USBH_GetDescriptor>
 800a634:	4603      	mov	r3, r0
 800a636:	75fb      	strb	r3, [r7, #23]
 800a638:	7dfb      	ldrb	r3, [r7, #23]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d107      	bne.n	800a64e <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a644:	893a      	ldrh	r2, [r7, #8]
 800a646:	6879      	ldr	r1, [r7, #4]
 800a648:	4618      	mov	r0, r3
 800a64a:	f000 fa37 	bl	800aabc <USBH_ParseStringDesc>
  }
  return status;
 800a64e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a650:	4618      	mov	r0, r3
 800a652:	3718      	adds	r7, #24
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}

0800a658 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	60f8      	str	r0, [r7, #12]
 800a660:	607b      	str	r3, [r7, #4]
 800a662:	460b      	mov	r3, r1
 800a664:	72fb      	strb	r3, [r7, #11]
 800a666:	4613      	mov	r3, r2
 800a668:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	789b      	ldrb	r3, [r3, #2]
 800a66e:	2b01      	cmp	r3, #1
 800a670:	d11c      	bne.n	800a6ac <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a672:	7afb      	ldrb	r3, [r7, #11]
 800a674:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a678:	b2da      	uxtb	r2, r3
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2206      	movs	r2, #6
 800a682:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	893a      	ldrh	r2, [r7, #8]
 800a688:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a68a:	893b      	ldrh	r3, [r7, #8]
 800a68c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a690:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a694:	d104      	bne.n	800a6a0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f240 4209 	movw	r2, #1033	; 0x409
 800a69c:	829a      	strh	r2, [r3, #20]
 800a69e:	e002      	b.n	800a6a6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	8b3a      	ldrh	r2, [r7, #24]
 800a6aa:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800a6ac:	8b3b      	ldrh	r3, [r7, #24]
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	6879      	ldr	r1, [r7, #4]
 800a6b2:	68f8      	ldr	r0, [r7, #12]
 800a6b4:	f000 fa50 	bl	800ab58 <USBH_CtlReq>
 800a6b8:	4603      	mov	r3, r0
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b082      	sub	sp, #8
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6078      	str	r0, [r7, #4]
 800a6ca:	460b      	mov	r3, r1
 800a6cc:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	789b      	ldrb	r3, [r3, #2]
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d10f      	bne.n	800a6f6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2205      	movs	r2, #5
 800a6e0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a6e2:	78fb      	ldrb	r3, [r7, #3]
 800a6e4:	b29a      	uxth	r2, r3
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	2100      	movs	r1, #0
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fa2c 	bl	800ab58 <USBH_CtlReq>
 800a700:	4603      	mov	r3, r0
}
 800a702:	4618      	mov	r0, r3
 800a704:	3708      	adds	r7, #8
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b082      	sub	sp, #8
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
 800a712:	460b      	mov	r3, r1
 800a714:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	789b      	ldrb	r3, [r3, #2]
 800a71a:	2b01      	cmp	r3, #1
 800a71c:	d10e      	bne.n	800a73c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2200      	movs	r2, #0
 800a722:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2209      	movs	r2, #9
 800a728:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	887a      	ldrh	r2, [r7, #2]
 800a72e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2200      	movs	r2, #0
 800a734:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2200      	movs	r2, #0
 800a73a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800a73c:	2200      	movs	r2, #0
 800a73e:	2100      	movs	r1, #0
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 fa09 	bl	800ab58 <USBH_CtlReq>
 800a746:	4603      	mov	r3, r0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3708      	adds	r7, #8
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	460b      	mov	r3, r1
 800a75a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	789b      	ldrb	r3, [r3, #2]
 800a760:	2b01      	cmp	r3, #1
 800a762:	d10f      	bne.n	800a784 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2200      	movs	r2, #0
 800a768:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2203      	movs	r2, #3
 800a76e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a770:	78fb      	ldrb	r3, [r7, #3]
 800a772:	b29a      	uxth	r2, r3
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2200      	movs	r2, #0
 800a782:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a784:	2200      	movs	r2, #0
 800a786:	2100      	movs	r1, #0
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f000 f9e5 	bl	800ab58 <USBH_CtlReq>
 800a78e:	4603      	mov	r3, r0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3708      	adds	r7, #8
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	789b      	ldrb	r3, [r3, #2]
 800a7a8:	2b01      	cmp	r3, #1
 800a7aa:	d10f      	bne.n	800a7cc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2202      	movs	r2, #2
 800a7b0:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a7be:	78fb      	ldrb	r3, [r7, #3]
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f000 f9c1 	bl	800ab58 <USBH_CtlReq>
 800a7d6:	4603      	mov	r3, r0
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3708      	adds	r7, #8
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b085      	sub	sp, #20
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	60f8      	str	r0, [r7, #12]
 800a7e8:	60b9      	str	r1, [r7, #8]
 800a7ea:	4613      	mov	r3, r2
 800a7ec:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	781a      	ldrb	r2, [r3, #0]
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	785a      	ldrb	r2, [r3, #1]
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	3302      	adds	r3, #2
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	b29a      	uxth	r2, r3
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	3303      	adds	r3, #3
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	b29b      	uxth	r3, r3
 800a80e:	021b      	lsls	r3, r3, #8
 800a810:	b29b      	uxth	r3, r3
 800a812:	4313      	orrs	r3, r2
 800a814:	b29a      	uxth	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	791a      	ldrb	r2, [r3, #4]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	795a      	ldrb	r2, [r3, #5]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	799a      	ldrb	r2, [r3, #6]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	79da      	ldrb	r2, [r3, #7]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800a83a:	88fb      	ldrh	r3, [r7, #6]
 800a83c:	2b08      	cmp	r3, #8
 800a83e:	d939      	bls.n	800a8b4 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	3308      	adds	r3, #8
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	b29a      	uxth	r2, r3
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	3309      	adds	r3, #9
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	b29b      	uxth	r3, r3
 800a850:	021b      	lsls	r3, r3, #8
 800a852:	b29b      	uxth	r3, r3
 800a854:	4313      	orrs	r3, r2
 800a856:	b29a      	uxth	r2, r3
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	330a      	adds	r3, #10
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	b29a      	uxth	r2, r3
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	330b      	adds	r3, #11
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	021b      	lsls	r3, r3, #8
 800a86e:	b29b      	uxth	r3, r3
 800a870:	4313      	orrs	r3, r2
 800a872:	b29a      	uxth	r2, r3
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	330c      	adds	r3, #12
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	b29a      	uxth	r2, r3
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	330d      	adds	r3, #13
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	b29b      	uxth	r3, r3
 800a888:	021b      	lsls	r3, r3, #8
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	4313      	orrs	r3, r2
 800a88e:	b29a      	uxth	r2, r3
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	7b9a      	ldrb	r2, [r3, #14]
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	7bda      	ldrb	r2, [r3, #15]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	7c1a      	ldrb	r2, [r3, #16]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	7c5a      	ldrb	r2, [r3, #17]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	745a      	strb	r2, [r3, #17]
  }
}
 800a8b4:	bf00      	nop
 800a8b6:	3714      	adds	r7, #20
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b08a      	sub	sp, #40	; 0x28
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	60f8      	str	r0, [r7, #12]
 800a8c8:	60b9      	str	r1, [r7, #8]
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	781a      	ldrb	r2, [r3, #0]
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	785a      	ldrb	r2, [r3, #1]
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	3302      	adds	r3, #2
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	b29a      	uxth	r2, r3
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	3303      	adds	r3, #3
 800a8fe:	781b      	ldrb	r3, [r3, #0]
 800a900:	b29b      	uxth	r3, r3
 800a902:	021b      	lsls	r3, r3, #8
 800a904:	b29b      	uxth	r3, r3
 800a906:	4313      	orrs	r3, r2
 800a908:	b29a      	uxth	r2, r3
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	791a      	ldrb	r2, [r3, #4]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	795a      	ldrb	r2, [r3, #5]
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	799a      	ldrb	r2, [r3, #6]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	79da      	ldrb	r2, [r3, #7]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	7a1a      	ldrb	r2, [r3, #8]
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a936:	88fb      	ldrh	r3, [r7, #6]
 800a938:	2b09      	cmp	r3, #9
 800a93a:	d95f      	bls.n	800a9fc <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800a93c:	2309      	movs	r3, #9
 800a93e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800a940:	2300      	movs	r3, #0
 800a942:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a944:	e051      	b.n	800a9ea <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a946:	f107 0316 	add.w	r3, r7, #22
 800a94a:	4619      	mov	r1, r3
 800a94c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a94e:	f000 f8e8 	bl	800ab22 <USBH_GetNextDesc>
 800a952:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800a954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a956:	785b      	ldrb	r3, [r3, #1]
 800a958:	2b04      	cmp	r3, #4
 800a95a:	d146      	bne.n	800a9ea <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800a95c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a960:	221a      	movs	r2, #26
 800a962:	fb02 f303 	mul.w	r3, r2, r3
 800a966:	3308      	adds	r3, #8
 800a968:	68fa      	ldr	r2, [r7, #12]
 800a96a:	4413      	add	r3, r2
 800a96c:	3302      	adds	r3, #2
 800a96e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800a970:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a972:	69f8      	ldr	r0, [r7, #28]
 800a974:	f000 f846 	bl	800aa04 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a978:	2300      	movs	r3, #0
 800a97a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800a97e:	2300      	movs	r3, #0
 800a980:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a982:	e022      	b.n	800a9ca <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800a984:	f107 0316 	add.w	r3, r7, #22
 800a988:	4619      	mov	r1, r3
 800a98a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a98c:	f000 f8c9 	bl	800ab22 <USBH_GetNextDesc>
 800a990:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a994:	785b      	ldrb	r3, [r3, #1]
 800a996:	2b05      	cmp	r3, #5
 800a998:	d117      	bne.n	800a9ca <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a99a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a99e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a9a2:	3201      	adds	r2, #1
 800a9a4:	00d2      	lsls	r2, r2, #3
 800a9a6:	211a      	movs	r1, #26
 800a9a8:	fb01 f303 	mul.w	r3, r1, r3
 800a9ac:	4413      	add	r3, r2
 800a9ae:	3308      	adds	r3, #8
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	4413      	add	r3, r2
 800a9b4:	3304      	adds	r3, #4
 800a9b6:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800a9b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a9ba:	69b8      	ldr	r0, [r7, #24]
 800a9bc:	f000 f851 	bl	800aa62 <USBH_ParseEPDesc>
            ep_ix++;
 800a9c0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a9ca:	69fb      	ldr	r3, [r7, #28]
 800a9cc:	791b      	ldrb	r3, [r3, #4]
 800a9ce:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	d204      	bcs.n	800a9e0 <USBH_ParseCfgDesc+0x120>
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	885a      	ldrh	r2, [r3, #2]
 800a9da:	8afb      	ldrh	r3, [r7, #22]
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	d8d1      	bhi.n	800a984 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a9e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a9e4:	3301      	adds	r3, #1
 800a9e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a9ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d804      	bhi.n	800a9fc <USBH_ParseCfgDesc+0x13c>
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	885a      	ldrh	r2, [r3, #2]
 800a9f6:	8afb      	ldrh	r3, [r7, #22]
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d8a4      	bhi.n	800a946 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a9fc:	bf00      	nop
 800a9fe:	3728      	adds	r7, #40	; 0x28
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}

0800aa04 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b083      	sub	sp, #12
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	781a      	ldrb	r2, [r3, #0]
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	785a      	ldrb	r2, [r3, #1]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	789a      	ldrb	r2, [r3, #2]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	78da      	ldrb	r2, [r3, #3]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	791a      	ldrb	r2, [r3, #4]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	795a      	ldrb	r2, [r3, #5]
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	799a      	ldrb	r2, [r3, #6]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	79da      	ldrb	r2, [r3, #7]
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	7a1a      	ldrb	r2, [r3, #8]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	721a      	strb	r2, [r3, #8]
}
 800aa56:	bf00      	nop
 800aa58:	370c      	adds	r7, #12
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr

0800aa62 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800aa62:	b480      	push	{r7}
 800aa64:	b083      	sub	sp, #12
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	6078      	str	r0, [r7, #4]
 800aa6a:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	781a      	ldrb	r2, [r3, #0]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	785a      	ldrb	r2, [r3, #1]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	789a      	ldrb	r2, [r3, #2]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	78da      	ldrb	r2, [r3, #3]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	3304      	adds	r3, #4
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	b29a      	uxth	r2, r3
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	3305      	adds	r3, #5
 800aa98:	781b      	ldrb	r3, [r3, #0]
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	021b      	lsls	r3, r3, #8
 800aa9e:	b29b      	uxth	r3, r3
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	b29a      	uxth	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	799a      	ldrb	r2, [r3, #6]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	719a      	strb	r2, [r3, #6]
}
 800aab0:	bf00      	nop
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b087      	sub	sp, #28
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	60f8      	str	r0, [r7, #12]
 800aac4:	60b9      	str	r1, [r7, #8]
 800aac6:	4613      	mov	r3, r2
 800aac8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	3301      	adds	r3, #1
 800aace:	781b      	ldrb	r3, [r3, #0]
 800aad0:	2b03      	cmp	r3, #3
 800aad2:	d120      	bne.n	800ab16 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	1e9a      	subs	r2, r3, #2
 800aada:	88fb      	ldrh	r3, [r7, #6]
 800aadc:	4293      	cmp	r3, r2
 800aade:	bf28      	it	cs
 800aae0:	4613      	movcs	r3, r2
 800aae2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	3302      	adds	r3, #2
 800aae8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800aaea:	2300      	movs	r3, #0
 800aaec:	82fb      	strh	r3, [r7, #22]
 800aaee:	e00b      	b.n	800ab08 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800aaf0:	8afb      	ldrh	r3, [r7, #22]
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	4413      	add	r3, r2
 800aaf6:	781a      	ldrb	r2, [r3, #0]
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	701a      	strb	r2, [r3, #0]
      pdest++;
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	3301      	adds	r3, #1
 800ab00:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800ab02:	8afb      	ldrh	r3, [r7, #22]
 800ab04:	3302      	adds	r3, #2
 800ab06:	82fb      	strh	r3, [r7, #22]
 800ab08:	8afa      	ldrh	r2, [r7, #22]
 800ab0a:	8abb      	ldrh	r3, [r7, #20]
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d3ef      	bcc.n	800aaf0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	2200      	movs	r2, #0
 800ab14:	701a      	strb	r2, [r3, #0]
  }
}
 800ab16:	bf00      	nop
 800ab18:	371c      	adds	r7, #28
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr

0800ab22 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800ab22:	b480      	push	{r7}
 800ab24:	b085      	sub	sp, #20
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
 800ab2a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	881a      	ldrh	r2, [r3, #0]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	781b      	ldrb	r3, [r3, #0]
 800ab34:	b29b      	uxth	r3, r3
 800ab36:	4413      	add	r3, r2
 800ab38:	b29a      	uxth	r2, r3
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	781b      	ldrb	r3, [r3, #0]
 800ab42:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	4413      	add	r3, r2
 800ab48:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3714      	adds	r7, #20
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b086      	sub	sp, #24
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	60f8      	str	r0, [r7, #12]
 800ab60:	60b9      	str	r1, [r7, #8]
 800ab62:	4613      	mov	r3, r2
 800ab64:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ab66:	2301      	movs	r3, #1
 800ab68:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	789b      	ldrb	r3, [r3, #2]
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d002      	beq.n	800ab78 <USBH_CtlReq+0x20>
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d00f      	beq.n	800ab96 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800ab76:	e034      	b.n	800abe2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	68ba      	ldr	r2, [r7, #8]
 800ab7c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	88fa      	ldrh	r2, [r7, #6]
 800ab82:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2201      	movs	r2, #1
 800ab88:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2202      	movs	r2, #2
 800ab8e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800ab90:	2301      	movs	r3, #1
 800ab92:	75fb      	strb	r3, [r7, #23]
    break;
 800ab94:	e025      	b.n	800abe2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800ab96:	68f8      	ldr	r0, [r7, #12]
 800ab98:	f000 f828 	bl	800abec <USBH_HandleControl>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800aba0:	7dfb      	ldrb	r3, [r7, #23]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d108      	bne.n	800abb8 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2201      	movs	r2, #1
 800abaa:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	2200      	movs	r2, #0
 800abb0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800abb2:	2300      	movs	r3, #0
 800abb4:	75fb      	strb	r3, [r7, #23]
    break;
 800abb6:	e013      	b.n	800abe0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800abb8:	7dfb      	ldrb	r3, [r7, #23]
 800abba:	2b03      	cmp	r3, #3
 800abbc:	d108      	bne.n	800abd0 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2201      	movs	r2, #1
 800abc2:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2200      	movs	r2, #0
 800abc8:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800abca:	2303      	movs	r3, #3
 800abcc:	75fb      	strb	r3, [r7, #23]
    break;
 800abce:	e007      	b.n	800abe0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800abd0:	7dfb      	ldrb	r3, [r7, #23]
 800abd2:	2b02      	cmp	r3, #2
 800abd4:	d104      	bne.n	800abe0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2201      	movs	r2, #1
 800abda:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800abdc:	2302      	movs	r3, #2
 800abde:	75fb      	strb	r3, [r7, #23]
    break;
 800abe0:	bf00      	nop
  }
  return status;
 800abe2:	7dfb      	ldrb	r3, [r7, #23]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3718      	adds	r7, #24
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b086      	sub	sp, #24
 800abf0:	af02      	add	r7, sp, #8
 800abf2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800abf4:	2301      	movs	r3, #1
 800abf6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800abf8:	2300      	movs	r3, #0
 800abfa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	7e1b      	ldrb	r3, [r3, #24]
 800ac00:	3b01      	subs	r3, #1
 800ac02:	2b0a      	cmp	r3, #10
 800ac04:	f200 814c 	bhi.w	800aea0 <USBH_HandleControl+0x2b4>
 800ac08:	a201      	add	r2, pc, #4	; (adr r2, 800ac10 <USBH_HandleControl+0x24>)
 800ac0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac0e:	bf00      	nop
 800ac10:	0800ac3d 	.word	0x0800ac3d
 800ac14:	0800ac57 	.word	0x0800ac57
 800ac18:	0800acc1 	.word	0x0800acc1
 800ac1c:	0800ace7 	.word	0x0800ace7
 800ac20:	0800ad1f 	.word	0x0800ad1f
 800ac24:	0800ad4b 	.word	0x0800ad4b
 800ac28:	0800ad9d 	.word	0x0800ad9d
 800ac2c:	0800adbf 	.word	0x0800adbf
 800ac30:	0800adfb 	.word	0x0800adfb
 800ac34:	0800ae23 	.word	0x0800ae23
 800ac38:	0800ae61 	.word	0x0800ae61
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f103 0110 	add.w	r1, r3, #16
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	795b      	ldrb	r3, [r3, #5]
 800ac46:	461a      	mov	r2, r3
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 f939 	bl	800aec0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2202      	movs	r2, #2
 800ac52:	761a      	strb	r2, [r3, #24]
    break;
 800ac54:	e12f      	b.n	800aeb6 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	795b      	ldrb	r3, [r3, #5]
 800ac5a:	4619      	mov	r1, r3
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f000 fcb7 	bl	800b5d0 <USBH_LL_GetURBState>
 800ac62:	4603      	mov	r3, r0
 800ac64:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800ac66:	7bbb      	ldrb	r3, [r7, #14]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d11e      	bne.n	800acaa <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	7c1b      	ldrb	r3, [r3, #16]
 800ac70:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ac74:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	8adb      	ldrh	r3, [r3, #22]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d00a      	beq.n	800ac94 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800ac7e:	7b7b      	ldrb	r3, [r7, #13]
 800ac80:	2b80      	cmp	r3, #128	; 0x80
 800ac82:	d103      	bne.n	800ac8c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2203      	movs	r2, #3
 800ac88:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800ac8a:	e10b      	b.n	800aea4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2205      	movs	r2, #5
 800ac90:	761a      	strb	r2, [r3, #24]
    break;
 800ac92:	e107      	b.n	800aea4 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800ac94:	7b7b      	ldrb	r3, [r7, #13]
 800ac96:	2b80      	cmp	r3, #128	; 0x80
 800ac98:	d103      	bne.n	800aca2 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2209      	movs	r2, #9
 800ac9e:	761a      	strb	r2, [r3, #24]
    break;
 800aca0:	e100      	b.n	800aea4 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2207      	movs	r2, #7
 800aca6:	761a      	strb	r2, [r3, #24]
    break;
 800aca8:	e0fc      	b.n	800aea4 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800acaa:	7bbb      	ldrb	r3, [r7, #14]
 800acac:	2b04      	cmp	r3, #4
 800acae:	d003      	beq.n	800acb8 <USBH_HandleControl+0xcc>
 800acb0:	7bbb      	ldrb	r3, [r7, #14]
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	f040 80f6 	bne.w	800aea4 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	220b      	movs	r2, #11
 800acbc:	761a      	strb	r2, [r3, #24]
    break;
 800acbe:	e0f1      	b.n	800aea4 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800acc6:	b29a      	uxth	r2, r3
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6899      	ldr	r1, [r3, #8]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	899a      	ldrh	r2, [r3, #12]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	791b      	ldrb	r3, [r3, #4]
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	f000 f930 	bl	800af3e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2204      	movs	r2, #4
 800ace2:	761a      	strb	r2, [r3, #24]
    break;
 800ace4:	e0e7      	b.n	800aeb6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	791b      	ldrb	r3, [r3, #4]
 800acea:	4619      	mov	r1, r3
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 fc6f 	bl	800b5d0 <USBH_LL_GetURBState>
 800acf2:	4603      	mov	r3, r0
 800acf4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800acf6:	7bbb      	ldrb	r3, [r7, #14]
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d102      	bne.n	800ad02 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2209      	movs	r2, #9
 800ad00:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800ad02:	7bbb      	ldrb	r3, [r7, #14]
 800ad04:	2b05      	cmp	r3, #5
 800ad06:	d102      	bne.n	800ad0e <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800ad08:	2303      	movs	r3, #3
 800ad0a:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800ad0c:	e0cc      	b.n	800aea8 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800ad0e:	7bbb      	ldrb	r3, [r7, #14]
 800ad10:	2b04      	cmp	r3, #4
 800ad12:	f040 80c9 	bne.w	800aea8 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	220b      	movs	r2, #11
 800ad1a:	761a      	strb	r2, [r3, #24]
    break;
 800ad1c:	e0c4      	b.n	800aea8 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6899      	ldr	r1, [r3, #8]
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	899a      	ldrh	r2, [r3, #12]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	7958      	ldrb	r0, [r3, #5]
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	9300      	str	r3, [sp, #0]
 800ad2e:	4603      	mov	r3, r0
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f000 f8df 	bl	800aef4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ad3c:	b29a      	uxth	r2, r3
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2206      	movs	r2, #6
 800ad46:	761a      	strb	r2, [r3, #24]
    break;
 800ad48:	e0b5      	b.n	800aeb6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	795b      	ldrb	r3, [r3, #5]
 800ad4e:	4619      	mov	r1, r3
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f000 fc3d 	bl	800b5d0 <USBH_LL_GetURBState>
 800ad56:	4603      	mov	r3, r0
 800ad58:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800ad5a:	7bbb      	ldrb	r3, [r7, #14]
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d103      	bne.n	800ad68 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2207      	movs	r2, #7
 800ad64:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800ad66:	e0a1      	b.n	800aeac <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800ad68:	7bbb      	ldrb	r3, [r7, #14]
 800ad6a:	2b05      	cmp	r3, #5
 800ad6c:	d105      	bne.n	800ad7a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	220c      	movs	r2, #12
 800ad72:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800ad74:	2303      	movs	r3, #3
 800ad76:	73fb      	strb	r3, [r7, #15]
    break;
 800ad78:	e098      	b.n	800aeac <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800ad7a:	7bbb      	ldrb	r3, [r7, #14]
 800ad7c:	2b02      	cmp	r3, #2
 800ad7e:	d103      	bne.n	800ad88 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2205      	movs	r2, #5
 800ad84:	761a      	strb	r2, [r3, #24]
    break;
 800ad86:	e091      	b.n	800aeac <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800ad88:	7bbb      	ldrb	r3, [r7, #14]
 800ad8a:	2b04      	cmp	r3, #4
 800ad8c:	f040 808e 	bne.w	800aeac <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	220b      	movs	r2, #11
 800ad94:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800ad96:	2302      	movs	r3, #2
 800ad98:	73fb      	strb	r3, [r7, #15]
    break;
 800ad9a:	e087      	b.n	800aeac <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	791b      	ldrb	r3, [r3, #4]
 800ada0:	2200      	movs	r2, #0
 800ada2:	2100      	movs	r1, #0
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f000 f8ca 	bl	800af3e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800adb0:	b29a      	uxth	r2, r3
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2208      	movs	r2, #8
 800adba:	761a      	strb	r2, [r3, #24]

    break;
 800adbc:	e07b      	b.n	800aeb6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	791b      	ldrb	r3, [r3, #4]
 800adc2:	4619      	mov	r1, r3
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f000 fc03 	bl	800b5d0 <USBH_LL_GetURBState>
 800adca:	4603      	mov	r3, r0
 800adcc:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800adce:	7bbb      	ldrb	r3, [r7, #14]
 800add0:	2b01      	cmp	r3, #1
 800add2:	d105      	bne.n	800ade0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	220d      	movs	r2, #13
 800add8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800adda:	2300      	movs	r3, #0
 800addc:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800adde:	e067      	b.n	800aeb0 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800ade0:	7bbb      	ldrb	r3, [r7, #14]
 800ade2:	2b04      	cmp	r3, #4
 800ade4:	d103      	bne.n	800adee <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	220b      	movs	r2, #11
 800adea:	761a      	strb	r2, [r3, #24]
    break;
 800adec:	e060      	b.n	800aeb0 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800adee:	7bbb      	ldrb	r3, [r7, #14]
 800adf0:	2b05      	cmp	r3, #5
 800adf2:	d15d      	bne.n	800aeb0 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800adf4:	2303      	movs	r3, #3
 800adf6:	73fb      	strb	r3, [r7, #15]
    break;
 800adf8:	e05a      	b.n	800aeb0 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	795a      	ldrb	r2, [r3, #5]
 800adfe:	2301      	movs	r3, #1
 800ae00:	9300      	str	r3, [sp, #0]
 800ae02:	4613      	mov	r3, r2
 800ae04:	2200      	movs	r2, #0
 800ae06:	2100      	movs	r1, #0
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f000 f873 	bl	800aef4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ae14:	b29a      	uxth	r2, r3
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	220a      	movs	r2, #10
 800ae1e:	761a      	strb	r2, [r3, #24]
    break;
 800ae20:	e049      	b.n	800aeb6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	795b      	ldrb	r3, [r3, #5]
 800ae26:	4619      	mov	r1, r3
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 fbd1 	bl	800b5d0 <USBH_LL_GetURBState>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800ae32:	7bbb      	ldrb	r3, [r7, #14]
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d105      	bne.n	800ae44 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	220d      	movs	r2, #13
 800ae40:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800ae42:	e037      	b.n	800aeb4 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800ae44:	7bbb      	ldrb	r3, [r7, #14]
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	d103      	bne.n	800ae52 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2209      	movs	r2, #9
 800ae4e:	761a      	strb	r2, [r3, #24]
    break;
 800ae50:	e030      	b.n	800aeb4 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800ae52:	7bbb      	ldrb	r3, [r7, #14]
 800ae54:	2b04      	cmp	r3, #4
 800ae56:	d12d      	bne.n	800aeb4 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	220b      	movs	r2, #11
 800ae5c:	761a      	strb	r2, [r3, #24]
    break;
 800ae5e:	e029      	b.n	800aeb4 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	7e5b      	ldrb	r3, [r3, #25]
 800ae64:	3301      	adds	r3, #1
 800ae66:	b2da      	uxtb	r2, r3
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	765a      	strb	r2, [r3, #25]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	7e5b      	ldrb	r3, [r3, #25]
 800ae70:	2b02      	cmp	r3, #2
 800ae72:	d809      	bhi.n	800ae88 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800ae74:	6878      	ldr	r0, [r7, #4]
 800ae76:	f000 fabe 	bl	800b3f6 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2201      	movs	r2, #1
 800ae7e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2201      	movs	r2, #1
 800ae84:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800ae86:	e016      	b.n	800aeb6 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800ae8e:	2106      	movs	r1, #6
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2200      	movs	r2, #0
 800ae98:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800ae9a:	2302      	movs	r3, #2
 800ae9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ae9e:	e00a      	b.n	800aeb6 <USBH_HandleControl+0x2ca>

  default:
    break;
 800aea0:	bf00      	nop
 800aea2:	e008      	b.n	800aeb6 <USBH_HandleControl+0x2ca>
    break;
 800aea4:	bf00      	nop
 800aea6:	e006      	b.n	800aeb6 <USBH_HandleControl+0x2ca>
    break;
 800aea8:	bf00      	nop
 800aeaa:	e004      	b.n	800aeb6 <USBH_HandleControl+0x2ca>
    break;
 800aeac:	bf00      	nop
 800aeae:	e002      	b.n	800aeb6 <USBH_HandleControl+0x2ca>
    break;
 800aeb0:	bf00      	nop
 800aeb2:	e000      	b.n	800aeb6 <USBH_HandleControl+0x2ca>
    break;
 800aeb4:	bf00      	nop
  }
  return status;
 800aeb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3710      	adds	r7, #16
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b088      	sub	sp, #32
 800aec4:	af04      	add	r7, sp, #16
 800aec6:	60f8      	str	r0, [r7, #12]
 800aec8:	60b9      	str	r1, [r7, #8]
 800aeca:	4613      	mov	r3, r2
 800aecc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800aece:	79f9      	ldrb	r1, [r7, #7]
 800aed0:	2300      	movs	r3, #0
 800aed2:	9303      	str	r3, [sp, #12]
 800aed4:	2308      	movs	r3, #8
 800aed6:	9302      	str	r3, [sp, #8]
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	9301      	str	r3, [sp, #4]
 800aedc:	2300      	movs	r3, #0
 800aede:	9300      	str	r3, [sp, #0]
 800aee0:	2300      	movs	r3, #0
 800aee2:	2200      	movs	r2, #0
 800aee4:	68f8      	ldr	r0, [r7, #12]
 800aee6:	f000 fb42 	bl	800b56e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800aeea:	2300      	movs	r3, #0
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3710      	adds	r7, #16
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}

0800aef4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b088      	sub	sp, #32
 800aef8:	af04      	add	r7, sp, #16
 800aefa:	60f8      	str	r0, [r7, #12]
 800aefc:	60b9      	str	r1, [r7, #8]
 800aefe:	4611      	mov	r1, r2
 800af00:	461a      	mov	r2, r3
 800af02:	460b      	mov	r3, r1
 800af04:	80fb      	strh	r3, [r7, #6]
 800af06:	4613      	mov	r3, r2
 800af08:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800af10:	2b00      	cmp	r3, #0
 800af12:	d001      	beq.n	800af18 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800af14:	2300      	movs	r3, #0
 800af16:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800af18:	7979      	ldrb	r1, [r7, #5]
 800af1a:	7e3b      	ldrb	r3, [r7, #24]
 800af1c:	9303      	str	r3, [sp, #12]
 800af1e:	88fb      	ldrh	r3, [r7, #6]
 800af20:	9302      	str	r3, [sp, #8]
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	9301      	str	r3, [sp, #4]
 800af26:	2301      	movs	r3, #1
 800af28:	9300      	str	r3, [sp, #0]
 800af2a:	2300      	movs	r3, #0
 800af2c:	2200      	movs	r2, #0
 800af2e:	68f8      	ldr	r0, [r7, #12]
 800af30:	f000 fb1d 	bl	800b56e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800af34:	2300      	movs	r3, #0
}
 800af36:	4618      	mov	r0, r3
 800af38:	3710      	adds	r7, #16
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}

0800af3e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800af3e:	b580      	push	{r7, lr}
 800af40:	b088      	sub	sp, #32
 800af42:	af04      	add	r7, sp, #16
 800af44:	60f8      	str	r0, [r7, #12]
 800af46:	60b9      	str	r1, [r7, #8]
 800af48:	4611      	mov	r1, r2
 800af4a:	461a      	mov	r2, r3
 800af4c:	460b      	mov	r3, r1
 800af4e:	80fb      	strh	r3, [r7, #6]
 800af50:	4613      	mov	r3, r2
 800af52:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800af54:	7979      	ldrb	r1, [r7, #5]
 800af56:	2300      	movs	r3, #0
 800af58:	9303      	str	r3, [sp, #12]
 800af5a:	88fb      	ldrh	r3, [r7, #6]
 800af5c:	9302      	str	r3, [sp, #8]
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	9301      	str	r3, [sp, #4]
 800af62:	2301      	movs	r3, #1
 800af64:	9300      	str	r3, [sp, #0]
 800af66:	2300      	movs	r3, #0
 800af68:	2201      	movs	r2, #1
 800af6a:	68f8      	ldr	r0, [r7, #12]
 800af6c:	f000 faff 	bl	800b56e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800af70:	2300      	movs	r3, #0

}
 800af72:	4618      	mov	r0, r3
 800af74:	3710      	adds	r7, #16
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}

0800af7a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800af7a:	b580      	push	{r7, lr}
 800af7c:	b088      	sub	sp, #32
 800af7e:	af04      	add	r7, sp, #16
 800af80:	60f8      	str	r0, [r7, #12]
 800af82:	60b9      	str	r1, [r7, #8]
 800af84:	4611      	mov	r1, r2
 800af86:	461a      	mov	r2, r3
 800af88:	460b      	mov	r3, r1
 800af8a:	80fb      	strh	r3, [r7, #6]
 800af8c:	4613      	mov	r3, r2
 800af8e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800af96:	2b00      	cmp	r3, #0
 800af98:	d001      	beq.n	800af9e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800af9a:	2300      	movs	r3, #0
 800af9c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800af9e:	7979      	ldrb	r1, [r7, #5]
 800afa0:	7e3b      	ldrb	r3, [r7, #24]
 800afa2:	9303      	str	r3, [sp, #12]
 800afa4:	88fb      	ldrh	r3, [r7, #6]
 800afa6:	9302      	str	r3, [sp, #8]
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	9301      	str	r3, [sp, #4]
 800afac:	2301      	movs	r3, #1
 800afae:	9300      	str	r3, [sp, #0]
 800afb0:	2302      	movs	r3, #2
 800afb2:	2200      	movs	r2, #0
 800afb4:	68f8      	ldr	r0, [r7, #12]
 800afb6:	f000 fada 	bl	800b56e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3710      	adds	r7, #16
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b088      	sub	sp, #32
 800afc8:	af04      	add	r7, sp, #16
 800afca:	60f8      	str	r0, [r7, #12]
 800afcc:	60b9      	str	r1, [r7, #8]
 800afce:	4611      	mov	r1, r2
 800afd0:	461a      	mov	r2, r3
 800afd2:	460b      	mov	r3, r1
 800afd4:	80fb      	strh	r3, [r7, #6]
 800afd6:	4613      	mov	r3, r2
 800afd8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800afda:	7979      	ldrb	r1, [r7, #5]
 800afdc:	2300      	movs	r3, #0
 800afde:	9303      	str	r3, [sp, #12]
 800afe0:	88fb      	ldrh	r3, [r7, #6]
 800afe2:	9302      	str	r3, [sp, #8]
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	9301      	str	r3, [sp, #4]
 800afe8:	2301      	movs	r3, #1
 800afea:	9300      	str	r3, [sp, #0]
 800afec:	2302      	movs	r3, #2
 800afee:	2201      	movs	r2, #1
 800aff0:	68f8      	ldr	r0, [r7, #12]
 800aff2:	f000 fabc 	bl	800b56e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800aff6:	2300      	movs	r3, #0
}
 800aff8:	4618      	mov	r0, r3
 800affa:	3710      	adds	r7, #16
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}

0800b000 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b086      	sub	sp, #24
 800b004:	af04      	add	r7, sp, #16
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	4608      	mov	r0, r1
 800b00a:	4611      	mov	r1, r2
 800b00c:	461a      	mov	r2, r3
 800b00e:	4603      	mov	r3, r0
 800b010:	70fb      	strb	r3, [r7, #3]
 800b012:	460b      	mov	r3, r1
 800b014:	70bb      	strb	r3, [r7, #2]
 800b016:	4613      	mov	r3, r2
 800b018:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800b01a:	7878      	ldrb	r0, [r7, #1]
 800b01c:	78ba      	ldrb	r2, [r7, #2]
 800b01e:	78f9      	ldrb	r1, [r7, #3]
 800b020:	8b3b      	ldrh	r3, [r7, #24]
 800b022:	9302      	str	r3, [sp, #8]
 800b024:	7d3b      	ldrb	r3, [r7, #20]
 800b026:	9301      	str	r3, [sp, #4]
 800b028:	7c3b      	ldrb	r3, [r7, #16]
 800b02a:	9300      	str	r3, [sp, #0]
 800b02c:	4603      	mov	r3, r0
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 fa4f 	bl	800b4d2 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800b034:	2300      	movs	r3, #0

}
 800b036:	4618      	mov	r0, r3
 800b038:	3708      	adds	r7, #8
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}

0800b03e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800b03e:	b580      	push	{r7, lr}
 800b040:	b082      	sub	sp, #8
 800b042:	af00      	add	r7, sp, #0
 800b044:	6078      	str	r0, [r7, #4]
 800b046:	460b      	mov	r3, r1
 800b048:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800b04a:	78fb      	ldrb	r3, [r7, #3]
 800b04c:	4619      	mov	r1, r3
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 fa6e 	bl	800b530 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b054:	2300      	movs	r3, #0

}
 800b056:	4618      	mov	r0, r3
 800b058:	3708      	adds	r7, #8
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b084      	sub	sp, #16
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	460b      	mov	r3, r1
 800b068:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 f831 	bl	800b0d2 <USBH_GetFreePipe>
 800b070:	4603      	mov	r3, r0
 800b072:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b074:	89fb      	ldrh	r3, [r7, #14]
 800b076:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d007      	beq.n	800b08e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800b07e:	78fb      	ldrb	r3, [r7, #3]
 800b080:	89fa      	ldrh	r2, [r7, #14]
 800b082:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	32e0      	adds	r2, #224	; 0xe0
 800b08a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800b08e:	89fb      	ldrh	r3, [r7, #14]
 800b090:	b2db      	uxtb	r3, r3
}
 800b092:	4618      	mov	r0, r3
 800b094:	3710      	adds	r7, #16
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}

0800b09a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b09a:	b480      	push	{r7}
 800b09c:	b083      	sub	sp, #12
 800b09e:	af00      	add	r7, sp, #0
 800b0a0:	6078      	str	r0, [r7, #4]
 800b0a2:	460b      	mov	r3, r1
 800b0a4:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800b0a6:	78fb      	ldrb	r3, [r7, #3]
 800b0a8:	2b0a      	cmp	r3, #10
 800b0aa:	d80b      	bhi.n	800b0c4 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800b0ac:	78fa      	ldrb	r2, [r7, #3]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	32e0      	adds	r2, #224	; 0xe0
 800b0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0b6:	78fa      	ldrb	r2, [r7, #3]
 800b0b8:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	32e0      	adds	r2, #224	; 0xe0
 800b0c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800b0c4:	2300      	movs	r3, #0
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	370c      	adds	r7, #12
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr

0800b0d2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800b0d2:	b480      	push	{r7}
 800b0d4:	b085      	sub	sp, #20
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800b0de:	2300      	movs	r3, #0
 800b0e0:	73fb      	strb	r3, [r7, #15]
 800b0e2:	e00e      	b.n	800b102 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b0e4:	7bfa      	ldrb	r2, [r7, #15]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	32e0      	adds	r2, #224	; 0xe0
 800b0ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d102      	bne.n	800b0fc <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	e007      	b.n	800b10c <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800b0fc:	7bfb      	ldrb	r3, [r7, #15]
 800b0fe:	3301      	adds	r3, #1
 800b100:	73fb      	strb	r3, [r7, #15]
 800b102:	7bfb      	ldrb	r3, [r7, #15]
 800b104:	2b0a      	cmp	r3, #10
 800b106:	d9ed      	bls.n	800b0e4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800b108:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3714      	adds	r7, #20
 800b110:	46bd      	mov	sp, r7
 800b112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b116:	4770      	bx	lr

0800b118 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b11c:	2201      	movs	r2, #1
 800b11e:	490e      	ldr	r1, [pc, #56]	; (800b158 <MX_USB_HOST_Init+0x40>)
 800b120:	480e      	ldr	r0, [pc, #56]	; (800b15c <MX_USB_HOST_Init+0x44>)
 800b122:	f7fe fdbb 	bl	8009c9c <USBH_Init>
 800b126:	4603      	mov	r3, r0
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d001      	beq.n	800b130 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b12c:	f7f5 fdf4 	bl	8000d18 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b130:	490b      	ldr	r1, [pc, #44]	; (800b160 <MX_USB_HOST_Init+0x48>)
 800b132:	480a      	ldr	r0, [pc, #40]	; (800b15c <MX_USB_HOST_Init+0x44>)
 800b134:	f7fe fe25 	bl	8009d82 <USBH_RegisterClass>
 800b138:	4603      	mov	r3, r0
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d001      	beq.n	800b142 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b13e:	f7f5 fdeb 	bl	8000d18 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b142:	4806      	ldr	r0, [pc, #24]	; (800b15c <MX_USB_HOST_Init+0x44>)
 800b144:	f7fe feaa 	bl	8009e9c <USBH_Start>
 800b148:	4603      	mov	r3, r0
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d001      	beq.n	800b152 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b14e:	f7f5 fde3 	bl	8000d18 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b152:	bf00      	nop
 800b154:	bd80      	pop	{r7, pc}
 800b156:	bf00      	nop
 800b158:	0800b179 	.word	0x0800b179
 800b15c:	20000874 	.word	0x20000874
 800b160:	20000024 	.word	0x20000024

0800b164 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b168:	4802      	ldr	r0, [pc, #8]	; (800b174 <MX_USB_HOST_Process+0x10>)
 800b16a:	f7fe fea7 	bl	8009ebc <USBH_Process>
}
 800b16e:	bf00      	nop
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	20000874 	.word	0x20000874

0800b178 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b178:	b480      	push	{r7}
 800b17a:	b083      	sub	sp, #12
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	460b      	mov	r3, r1
 800b182:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b184:	78fb      	ldrb	r3, [r7, #3]
 800b186:	3b01      	subs	r3, #1
 800b188:	2b04      	cmp	r3, #4
 800b18a:	d819      	bhi.n	800b1c0 <USBH_UserProcess+0x48>
 800b18c:	a201      	add	r2, pc, #4	; (adr r2, 800b194 <USBH_UserProcess+0x1c>)
 800b18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b192:	bf00      	nop
 800b194:	0800b1c1 	.word	0x0800b1c1
 800b198:	0800b1b1 	.word	0x0800b1b1
 800b19c:	0800b1c1 	.word	0x0800b1c1
 800b1a0:	0800b1b9 	.word	0x0800b1b9
 800b1a4:	0800b1a9 	.word	0x0800b1a9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b1a8:	4b09      	ldr	r3, [pc, #36]	; (800b1d0 <USBH_UserProcess+0x58>)
 800b1aa:	2203      	movs	r2, #3
 800b1ac:	701a      	strb	r2, [r3, #0]
  break;
 800b1ae:	e008      	b.n	800b1c2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b1b0:	4b07      	ldr	r3, [pc, #28]	; (800b1d0 <USBH_UserProcess+0x58>)
 800b1b2:	2202      	movs	r2, #2
 800b1b4:	701a      	strb	r2, [r3, #0]
  break;
 800b1b6:	e004      	b.n	800b1c2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b1b8:	4b05      	ldr	r3, [pc, #20]	; (800b1d0 <USBH_UserProcess+0x58>)
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	701a      	strb	r2, [r3, #0]
  break;
 800b1be:	e000      	b.n	800b1c2 <USBH_UserProcess+0x4a>

  default:
  break;
 800b1c0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b1c2:	bf00      	nop
 800b1c4:	370c      	adds	r7, #12
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr
 800b1ce:	bf00      	nop
 800b1d0:	200004f0 	.word	0x200004f0

0800b1d4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b08a      	sub	sp, #40	; 0x28
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1dc:	f107 0314 	add.w	r3, r7, #20
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	601a      	str	r2, [r3, #0]
 800b1e4:	605a      	str	r2, [r3, #4]
 800b1e6:	609a      	str	r2, [r3, #8]
 800b1e8:	60da      	str	r2, [r3, #12]
 800b1ea:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b1f4:	d14e      	bne.n	800b294 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1f6:	4b29      	ldr	r3, [pc, #164]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b1f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1fa:	4a28      	ldr	r2, [pc, #160]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b1fc:	f043 0301 	orr.w	r3, r3, #1
 800b200:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b202:	4b26      	ldr	r3, [pc, #152]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b206:	f003 0301 	and.w	r3, r3, #1
 800b20a:	613b      	str	r3, [r7, #16]
 800b20c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b20e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b214:	2302      	movs	r3, #2
 800b216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b218:	2300      	movs	r3, #0
 800b21a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b21c:	2303      	movs	r3, #3
 800b21e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b220:	230a      	movs	r3, #10
 800b222:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b224:	f107 0314 	add.w	r3, r7, #20
 800b228:	4619      	mov	r1, r3
 800b22a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b22e:	f7f7 fb7d 	bl	800292c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b232:	4b1a      	ldr	r3, [pc, #104]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b236:	4a19      	ldr	r2, [pc, #100]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b238:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b23c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b23e:	4b17      	ldr	r3, [pc, #92]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b242:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b246:	60fb      	str	r3, [r7, #12]
 800b248:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b24a:	4b14      	ldr	r3, [pc, #80]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b24c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b24e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b252:	2b00      	cmp	r3, #0
 800b254:	d114      	bne.n	800b280 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b256:	4b11      	ldr	r3, [pc, #68]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b25a:	4a10      	ldr	r2, [pc, #64]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b25c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b260:	6593      	str	r3, [r2, #88]	; 0x58
 800b262:	4b0e      	ldr	r3, [pc, #56]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b26a:	60bb      	str	r3, [r7, #8]
 800b26c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800b26e:	f7f9 ff25 	bl	80050bc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800b272:	4b0a      	ldr	r3, [pc, #40]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b276:	4a09      	ldr	r2, [pc, #36]	; (800b29c <HAL_HCD_MspInit+0xc8>)
 800b278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b27c:	6593      	str	r3, [r2, #88]	; 0x58
 800b27e:	e001      	b.n	800b284 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800b280:	f7f9 ff1c 	bl	80050bc <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b284:	2200      	movs	r2, #0
 800b286:	2100      	movs	r1, #0
 800b288:	2043      	movs	r0, #67	; 0x43
 800b28a:	f7f7 fb14 	bl	80028b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b28e:	2043      	movs	r0, #67	; 0x43
 800b290:	f7f7 fb2d 	bl	80028ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b294:	bf00      	nop
 800b296:	3728      	adds	r7, #40	; 0x28
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	40021000 	.word	0x40021000

0800b2a0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b082      	sub	sp, #8
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7ff f8b5 	bl	800a41e <USBH_LL_IncTimer>
}
 800b2b4:	bf00      	nop
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f7ff f8fa 	bl	800a4c4 <USBH_LL_Connect>
}
 800b2d0:	bf00      	nop
 800b2d2:	3708      	adds	r7, #8
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f7ff f912 	bl	800a510 <USBH_LL_Disconnect>
}
 800b2ec:	bf00      	nop
 800b2ee:	3708      	adds	r7, #8
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	460b      	mov	r3, r1
 800b2fe:	70fb      	strb	r3, [r7, #3]
 800b300:	4613      	mov	r3, r2
 800b302:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b304:	bf00      	nop
 800b306:	370c      	adds	r7, #12
 800b308:	46bd      	mov	sp, r7
 800b30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30e:	4770      	bx	lr

0800b310 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b31e:	4618      	mov	r0, r3
 800b320:	f7ff f8a7 	bl	800a472 <USBH_LL_PortEnabled>
} 
 800b324:	bf00      	nop
 800b326:	3708      	adds	r7, #8
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}

0800b32c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b082      	sub	sp, #8
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7ff f8a7 	bl	800a48e <USBH_LL_PortDisabled>
} 
 800b340:	bf00      	nop
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800b356:	2b01      	cmp	r3, #1
 800b358:	d12a      	bne.n	800b3b0 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b35a:	4a18      	ldr	r2, [pc, #96]	; (800b3bc <USBH_LL_Init+0x74>)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	4a15      	ldr	r2, [pc, #84]	; (800b3bc <USBH_LL_Init+0x74>)
 800b366:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b36a:	4b14      	ldr	r3, [pc, #80]	; (800b3bc <USBH_LL_Init+0x74>)
 800b36c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b370:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b372:	4b12      	ldr	r3, [pc, #72]	; (800b3bc <USBH_LL_Init+0x74>)
 800b374:	2208      	movs	r2, #8
 800b376:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b378:	4b10      	ldr	r3, [pc, #64]	; (800b3bc <USBH_LL_Init+0x74>)
 800b37a:	2201      	movs	r2, #1
 800b37c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b37e:	4b0f      	ldr	r3, [pc, #60]	; (800b3bc <USBH_LL_Init+0x74>)
 800b380:	2200      	movs	r2, #0
 800b382:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b384:	4b0d      	ldr	r3, [pc, #52]	; (800b3bc <USBH_LL_Init+0x74>)
 800b386:	2202      	movs	r2, #2
 800b388:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b38a:	4b0c      	ldr	r3, [pc, #48]	; (800b3bc <USBH_LL_Init+0x74>)
 800b38c:	2200      	movs	r2, #0
 800b38e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b390:	480a      	ldr	r0, [pc, #40]	; (800b3bc <USBH_LL_Init+0x74>)
 800b392:	f7f7 fc8b 	bl	8002cac <HAL_HCD_Init>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d001      	beq.n	800b3a0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b39c:	f7f5 fcbc 	bl	8000d18 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b3a0:	4806      	ldr	r0, [pc, #24]	; (800b3bc <USBH_LL_Init+0x74>)
 800b3a2:	f7f8 f883 	bl	80034ac <HAL_HCD_GetCurrentFrame>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f7ff f828 	bl	800a400 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b3b0:	2300      	movs	r3, #0
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3708      	adds	r7, #8
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	20000c40 	.word	0x20000c40

0800b3c0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b084      	sub	sp, #16
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7f7 fff0 	bl	80033bc <HAL_HCD_Start>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b3e0:	7bfb      	ldrb	r3, [r7, #15]
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f000 f95c 	bl	800b6a0 <USBH_Get_USB_Status>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800b3ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3710      	adds	r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b3f6:	b580      	push	{r7, lr}
 800b3f8:	b084      	sub	sp, #16
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3fe:	2300      	movs	r3, #0
 800b400:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b402:	2300      	movs	r3, #0
 800b404:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b40c:	4618      	mov	r0, r3
 800b40e:	f7f7 fff8 	bl	8003402 <HAL_HCD_Stop>
 800b412:	4603      	mov	r3, r0
 800b414:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b416:	7bfb      	ldrb	r3, [r7, #15]
 800b418:	4618      	mov	r0, r3
 800b41a:	f000 f941 	bl	800b6a0 <USBH_Get_USB_Status>
 800b41e:	4603      	mov	r3, r0
 800b420:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800b422:	7bbb      	ldrb	r3, [r7, #14]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3710      	adds	r7, #16
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b434:	2301      	movs	r3, #1
 800b436:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b43e:	4618      	mov	r0, r3
 800b440:	f7f8 f842 	bl	80034c8 <HAL_HCD_GetCurrentSpeed>
 800b444:	4603      	mov	r3, r0
 800b446:	2b01      	cmp	r3, #1
 800b448:	d007      	beq.n	800b45a <USBH_LL_GetSpeed+0x2e>
 800b44a:	2b01      	cmp	r3, #1
 800b44c:	d302      	bcc.n	800b454 <USBH_LL_GetSpeed+0x28>
 800b44e:	2b02      	cmp	r3, #2
 800b450:	d006      	beq.n	800b460 <USBH_LL_GetSpeed+0x34>
 800b452:	e008      	b.n	800b466 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b454:	2300      	movs	r3, #0
 800b456:	73fb      	strb	r3, [r7, #15]
    break;
 800b458:	e008      	b.n	800b46c <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b45a:	2301      	movs	r3, #1
 800b45c:	73fb      	strb	r3, [r7, #15]
    break;
 800b45e:	e005      	b.n	800b46c <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b460:	2302      	movs	r3, #2
 800b462:	73fb      	strb	r3, [r7, #15]
    break;
 800b464:	e002      	b.n	800b46c <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800b466:	2301      	movs	r3, #1
 800b468:	73fb      	strb	r3, [r7, #15]
    break;
 800b46a:	bf00      	nop
  }
  return  speed;
 800b46c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b46e:	4618      	mov	r0, r3
 800b470:	3710      	adds	r7, #16
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}

0800b476 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b476:	b580      	push	{r7, lr}
 800b478:	b084      	sub	sp, #16
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b47e:	2300      	movs	r3, #0
 800b480:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b482:	2300      	movs	r3, #0
 800b484:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b48c:	4618      	mov	r0, r3
 800b48e:	f7f7 ffd5 	bl	800343c <HAL_HCD_ResetPort>
 800b492:	4603      	mov	r3, r0
 800b494:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800b496:	7bfb      	ldrb	r3, [r7, #15]
 800b498:	4618      	mov	r0, r3
 800b49a:	f000 f901 	bl	800b6a0 <USBH_Get_USB_Status>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800b4a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3710      	adds	r7, #16
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}

0800b4ac <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b082      	sub	sp, #8
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	460b      	mov	r3, r1
 800b4b6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b4be:	78fa      	ldrb	r2, [r7, #3]
 800b4c0:	4611      	mov	r1, r2
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f7f7 ffdd 	bl	8003482 <HAL_HCD_HC_GetXferCount>
 800b4c8:	4603      	mov	r3, r0
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3708      	adds	r7, #8
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b4d2:	b590      	push	{r4, r7, lr}
 800b4d4:	b089      	sub	sp, #36	; 0x24
 800b4d6:	af04      	add	r7, sp, #16
 800b4d8:	6078      	str	r0, [r7, #4]
 800b4da:	4608      	mov	r0, r1
 800b4dc:	4611      	mov	r1, r2
 800b4de:	461a      	mov	r2, r3
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	70fb      	strb	r3, [r7, #3]
 800b4e4:	460b      	mov	r3, r1
 800b4e6:	70bb      	strb	r3, [r7, #2]
 800b4e8:	4613      	mov	r3, r2
 800b4ea:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800b4fa:	787c      	ldrb	r4, [r7, #1]
 800b4fc:	78ba      	ldrb	r2, [r7, #2]
 800b4fe:	78f9      	ldrb	r1, [r7, #3]
 800b500:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b502:	9302      	str	r3, [sp, #8]
 800b504:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b508:	9301      	str	r3, [sp, #4]
 800b50a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	4623      	mov	r3, r4
 800b512:	f7f7 fc2d 	bl	8002d70 <HAL_HCD_HC_Init>
 800b516:	4603      	mov	r3, r0
 800b518:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b51a:	7bfb      	ldrb	r3, [r7, #15]
 800b51c:	4618      	mov	r0, r3
 800b51e:	f000 f8bf 	bl	800b6a0 <USBH_Get_USB_Status>
 800b522:	4603      	mov	r3, r0
 800b524:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800b526:	7bbb      	ldrb	r3, [r7, #14]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3714      	adds	r7, #20
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd90      	pop	{r4, r7, pc}

0800b530 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b084      	sub	sp, #16
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	460b      	mov	r3, r1
 800b53a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b53c:	2300      	movs	r3, #0
 800b53e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b54a:	78fa      	ldrb	r2, [r7, #3]
 800b54c:	4611      	mov	r1, r2
 800b54e:	4618      	mov	r0, r3
 800b550:	f7f7 fca6 	bl	8002ea0 <HAL_HCD_HC_Halt>
 800b554:	4603      	mov	r3, r0
 800b556:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b558:	7bfb      	ldrb	r3, [r7, #15]
 800b55a:	4618      	mov	r0, r3
 800b55c:	f000 f8a0 	bl	800b6a0 <USBH_Get_USB_Status>
 800b560:	4603      	mov	r3, r0
 800b562:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800b564:	7bbb      	ldrb	r3, [r7, #14]
}
 800b566:	4618      	mov	r0, r3
 800b568:	3710      	adds	r7, #16
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}

0800b56e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b56e:	b590      	push	{r4, r7, lr}
 800b570:	b089      	sub	sp, #36	; 0x24
 800b572:	af04      	add	r7, sp, #16
 800b574:	6078      	str	r0, [r7, #4]
 800b576:	4608      	mov	r0, r1
 800b578:	4611      	mov	r1, r2
 800b57a:	461a      	mov	r2, r3
 800b57c:	4603      	mov	r3, r0
 800b57e:	70fb      	strb	r3, [r7, #3]
 800b580:	460b      	mov	r3, r1
 800b582:	70bb      	strb	r3, [r7, #2]
 800b584:	4613      	mov	r3, r2
 800b586:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b588:	2300      	movs	r3, #0
 800b58a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b58c:	2300      	movs	r3, #0
 800b58e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800b596:	787c      	ldrb	r4, [r7, #1]
 800b598:	78ba      	ldrb	r2, [r7, #2]
 800b59a:	78f9      	ldrb	r1, [r7, #3]
 800b59c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b5a0:	9303      	str	r3, [sp, #12]
 800b5a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b5a4:	9302      	str	r3, [sp, #8]
 800b5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5a8:	9301      	str	r3, [sp, #4]
 800b5aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	4623      	mov	r3, r4
 800b5b2:	f7f7 fc99 	bl	8002ee8 <HAL_HCD_HC_SubmitRequest>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b5ba:	7bfb      	ldrb	r3, [r7, #15]
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f000 f86f 	bl	800b6a0 <USBH_Get_USB_Status>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800b5c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3714      	adds	r7, #20
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd90      	pop	{r4, r7, pc}

0800b5d0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	460b      	mov	r3, r1
 800b5da:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b5e2:	78fa      	ldrb	r2, [r7, #3]
 800b5e4:	4611      	mov	r1, r2
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f7f7 ff36 	bl	8003458 <HAL_HCD_HC_GetURBState>
 800b5ec:	4603      	mov	r3, r0
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	3708      	adds	r7, #8
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}

0800b5f6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b5f6:	b580      	push	{r7, lr}
 800b5f8:	b082      	sub	sp, #8
 800b5fa:	af00      	add	r7, sp, #0
 800b5fc:	6078      	str	r0, [r7, #4]
 800b5fe:	460b      	mov	r3, r1
 800b600:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d103      	bne.n	800b614 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b60c:	78fb      	ldrb	r3, [r7, #3]
 800b60e:	4618      	mov	r0, r3
 800b610:	f000 f872 	bl	800b6f8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b614:	20c8      	movs	r0, #200	; 0xc8
 800b616:	f7f7 f83d 	bl	8002694 <HAL_Delay>
  return USBH_OK;
 800b61a:	2300      	movs	r3, #0
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3708      	adds	r7, #8
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}

0800b624 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b624:	b480      	push	{r7}
 800b626:	b085      	sub	sp, #20
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
 800b62c:	460b      	mov	r3, r1
 800b62e:	70fb      	strb	r3, [r7, #3]
 800b630:	4613      	mov	r3, r2
 800b632:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b63a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b63c:	78fa      	ldrb	r2, [r7, #3]
 800b63e:	68f9      	ldr	r1, [r7, #12]
 800b640:	4613      	mov	r3, r2
 800b642:	009b      	lsls	r3, r3, #2
 800b644:	4413      	add	r3, r2
 800b646:	00db      	lsls	r3, r3, #3
 800b648:	440b      	add	r3, r1
 800b64a:	333b      	adds	r3, #59	; 0x3b
 800b64c:	781b      	ldrb	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d00a      	beq.n	800b668 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b652:	78fa      	ldrb	r2, [r7, #3]
 800b654:	68f9      	ldr	r1, [r7, #12]
 800b656:	4613      	mov	r3, r2
 800b658:	009b      	lsls	r3, r3, #2
 800b65a:	4413      	add	r3, r2
 800b65c:	00db      	lsls	r3, r3, #3
 800b65e:	440b      	add	r3, r1
 800b660:	3350      	adds	r3, #80	; 0x50
 800b662:	78ba      	ldrb	r2, [r7, #2]
 800b664:	701a      	strb	r2, [r3, #0]
 800b666:	e009      	b.n	800b67c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b668:	78fa      	ldrb	r2, [r7, #3]
 800b66a:	68f9      	ldr	r1, [r7, #12]
 800b66c:	4613      	mov	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	4413      	add	r3, r2
 800b672:	00db      	lsls	r3, r3, #3
 800b674:	440b      	add	r3, r1
 800b676:	3351      	adds	r3, #81	; 0x51
 800b678:	78ba      	ldrb	r2, [r7, #2]
 800b67a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b67c:	2300      	movs	r3, #0
}
 800b67e:	4618      	mov	r0, r3
 800b680:	3714      	adds	r7, #20
 800b682:	46bd      	mov	sp, r7
 800b684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b688:	4770      	bx	lr

0800b68a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b68a:	b580      	push	{r7, lr}
 800b68c:	b082      	sub	sp, #8
 800b68e:	af00      	add	r7, sp, #0
 800b690:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f7f6 fffe 	bl	8002694 <HAL_Delay>
}
 800b698:	bf00      	nop
 800b69a:	3708      	adds	r7, #8
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b6a0:	b480      	push	{r7}
 800b6a2:	b085      	sub	sp, #20
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b6ae:	79fb      	ldrb	r3, [r7, #7]
 800b6b0:	2b03      	cmp	r3, #3
 800b6b2:	d817      	bhi.n	800b6e4 <USBH_Get_USB_Status+0x44>
 800b6b4:	a201      	add	r2, pc, #4	; (adr r2, 800b6bc <USBH_Get_USB_Status+0x1c>)
 800b6b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ba:	bf00      	nop
 800b6bc:	0800b6cd 	.word	0x0800b6cd
 800b6c0:	0800b6d3 	.word	0x0800b6d3
 800b6c4:	0800b6d9 	.word	0x0800b6d9
 800b6c8:	0800b6df 	.word	0x0800b6df
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	73fb      	strb	r3, [r7, #15]
    break;
 800b6d0:	e00b      	b.n	800b6ea <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b6d2:	2302      	movs	r3, #2
 800b6d4:	73fb      	strb	r3, [r7, #15]
    break;
 800b6d6:	e008      	b.n	800b6ea <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b6d8:	2301      	movs	r3, #1
 800b6da:	73fb      	strb	r3, [r7, #15]
    break;
 800b6dc:	e005      	b.n	800b6ea <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b6de:	2302      	movs	r3, #2
 800b6e0:	73fb      	strb	r3, [r7, #15]
    break;
 800b6e2:	e002      	b.n	800b6ea <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b6e4:	2302      	movs	r3, #2
 800b6e6:	73fb      	strb	r3, [r7, #15]
    break;
 800b6e8:	bf00      	nop
  }
  return usb_status;
 800b6ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3714      	adds	r7, #20
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f6:	4770      	bx	lr

0800b6f8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	4603      	mov	r3, r0
 800b700:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800b702:	79fb      	ldrb	r3, [r7, #7]
 800b704:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b706:	79fb      	ldrb	r3, [r7, #7]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d102      	bne.n	800b712 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800b70c:	2301      	movs	r3, #1
 800b70e:	73fb      	strb	r3, [r7, #15]
 800b710:	e001      	b.n	800b716 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800b712:	2300      	movs	r3, #0
 800b714:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800b716:	7bfb      	ldrb	r3, [r7, #15]
 800b718:	461a      	mov	r2, r3
 800b71a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b71e:	4803      	ldr	r0, [pc, #12]	; (800b72c <MX_DriverVbusFS+0x34>)
 800b720:	f7f7 faac 	bl	8002c7c <HAL_GPIO_WritePin>
}
 800b724:	bf00      	nop
 800b726:	3710      	adds	r7, #16
 800b728:	46bd      	mov	sp, r7
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	48000800 	.word	0x48000800

0800b730 <__errno>:
 800b730:	4b01      	ldr	r3, [pc, #4]	; (800b738 <__errno+0x8>)
 800b732:	6818      	ldr	r0, [r3, #0]
 800b734:	4770      	bx	lr
 800b736:	bf00      	nop
 800b738:	20000044 	.word	0x20000044

0800b73c <__libc_init_array>:
 800b73c:	b570      	push	{r4, r5, r6, lr}
 800b73e:	4e0d      	ldr	r6, [pc, #52]	; (800b774 <__libc_init_array+0x38>)
 800b740:	4c0d      	ldr	r4, [pc, #52]	; (800b778 <__libc_init_array+0x3c>)
 800b742:	1ba4      	subs	r4, r4, r6
 800b744:	10a4      	asrs	r4, r4, #2
 800b746:	2500      	movs	r5, #0
 800b748:	42a5      	cmp	r5, r4
 800b74a:	d109      	bne.n	800b760 <__libc_init_array+0x24>
 800b74c:	4e0b      	ldr	r6, [pc, #44]	; (800b77c <__libc_init_array+0x40>)
 800b74e:	4c0c      	ldr	r4, [pc, #48]	; (800b780 <__libc_init_array+0x44>)
 800b750:	f000 fc36 	bl	800bfc0 <_init>
 800b754:	1ba4      	subs	r4, r4, r6
 800b756:	10a4      	asrs	r4, r4, #2
 800b758:	2500      	movs	r5, #0
 800b75a:	42a5      	cmp	r5, r4
 800b75c:	d105      	bne.n	800b76a <__libc_init_array+0x2e>
 800b75e:	bd70      	pop	{r4, r5, r6, pc}
 800b760:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b764:	4798      	blx	r3
 800b766:	3501      	adds	r5, #1
 800b768:	e7ee      	b.n	800b748 <__libc_init_array+0xc>
 800b76a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b76e:	4798      	blx	r3
 800b770:	3501      	adds	r5, #1
 800b772:	e7f2      	b.n	800b75a <__libc_init_array+0x1e>
 800b774:	0800d4e4 	.word	0x0800d4e4
 800b778:	0800d4e4 	.word	0x0800d4e4
 800b77c:	0800d4e4 	.word	0x0800d4e4
 800b780:	0800d4e8 	.word	0x0800d4e8

0800b784 <malloc>:
 800b784:	4b02      	ldr	r3, [pc, #8]	; (800b790 <malloc+0xc>)
 800b786:	4601      	mov	r1, r0
 800b788:	6818      	ldr	r0, [r3, #0]
 800b78a:	f000 b885 	b.w	800b898 <_malloc_r>
 800b78e:	bf00      	nop
 800b790:	20000044 	.word	0x20000044

0800b794 <free>:
 800b794:	4b02      	ldr	r3, [pc, #8]	; (800b7a0 <free+0xc>)
 800b796:	4601      	mov	r1, r0
 800b798:	6818      	ldr	r0, [r3, #0]
 800b79a:	f000 b82f 	b.w	800b7fc <_free_r>
 800b79e:	bf00      	nop
 800b7a0:	20000044 	.word	0x20000044

0800b7a4 <memcpy>:
 800b7a4:	b510      	push	{r4, lr}
 800b7a6:	1e43      	subs	r3, r0, #1
 800b7a8:	440a      	add	r2, r1
 800b7aa:	4291      	cmp	r1, r2
 800b7ac:	d100      	bne.n	800b7b0 <memcpy+0xc>
 800b7ae:	bd10      	pop	{r4, pc}
 800b7b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7b8:	e7f7      	b.n	800b7aa <memcpy+0x6>

0800b7ba <memmove>:
 800b7ba:	4288      	cmp	r0, r1
 800b7bc:	b510      	push	{r4, lr}
 800b7be:	eb01 0302 	add.w	r3, r1, r2
 800b7c2:	d807      	bhi.n	800b7d4 <memmove+0x1a>
 800b7c4:	1e42      	subs	r2, r0, #1
 800b7c6:	4299      	cmp	r1, r3
 800b7c8:	d00a      	beq.n	800b7e0 <memmove+0x26>
 800b7ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7ce:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b7d2:	e7f8      	b.n	800b7c6 <memmove+0xc>
 800b7d4:	4283      	cmp	r3, r0
 800b7d6:	d9f5      	bls.n	800b7c4 <memmove+0xa>
 800b7d8:	1881      	adds	r1, r0, r2
 800b7da:	1ad2      	subs	r2, r2, r3
 800b7dc:	42d3      	cmn	r3, r2
 800b7de:	d100      	bne.n	800b7e2 <memmove+0x28>
 800b7e0:	bd10      	pop	{r4, pc}
 800b7e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b7e6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b7ea:	e7f7      	b.n	800b7dc <memmove+0x22>

0800b7ec <memset>:
 800b7ec:	4402      	add	r2, r0
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	d100      	bne.n	800b7f6 <memset+0xa>
 800b7f4:	4770      	bx	lr
 800b7f6:	f803 1b01 	strb.w	r1, [r3], #1
 800b7fa:	e7f9      	b.n	800b7f0 <memset+0x4>

0800b7fc <_free_r>:
 800b7fc:	b538      	push	{r3, r4, r5, lr}
 800b7fe:	4605      	mov	r5, r0
 800b800:	2900      	cmp	r1, #0
 800b802:	d045      	beq.n	800b890 <_free_r+0x94>
 800b804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b808:	1f0c      	subs	r4, r1, #4
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	bfb8      	it	lt
 800b80e:	18e4      	addlt	r4, r4, r3
 800b810:	f000 f8cc 	bl	800b9ac <__malloc_lock>
 800b814:	4a1f      	ldr	r2, [pc, #124]	; (800b894 <_free_r+0x98>)
 800b816:	6813      	ldr	r3, [r2, #0]
 800b818:	4610      	mov	r0, r2
 800b81a:	b933      	cbnz	r3, 800b82a <_free_r+0x2e>
 800b81c:	6063      	str	r3, [r4, #4]
 800b81e:	6014      	str	r4, [r2, #0]
 800b820:	4628      	mov	r0, r5
 800b822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b826:	f000 b8c2 	b.w	800b9ae <__malloc_unlock>
 800b82a:	42a3      	cmp	r3, r4
 800b82c:	d90c      	bls.n	800b848 <_free_r+0x4c>
 800b82e:	6821      	ldr	r1, [r4, #0]
 800b830:	1862      	adds	r2, r4, r1
 800b832:	4293      	cmp	r3, r2
 800b834:	bf04      	itt	eq
 800b836:	681a      	ldreq	r2, [r3, #0]
 800b838:	685b      	ldreq	r3, [r3, #4]
 800b83a:	6063      	str	r3, [r4, #4]
 800b83c:	bf04      	itt	eq
 800b83e:	1852      	addeq	r2, r2, r1
 800b840:	6022      	streq	r2, [r4, #0]
 800b842:	6004      	str	r4, [r0, #0]
 800b844:	e7ec      	b.n	800b820 <_free_r+0x24>
 800b846:	4613      	mov	r3, r2
 800b848:	685a      	ldr	r2, [r3, #4]
 800b84a:	b10a      	cbz	r2, 800b850 <_free_r+0x54>
 800b84c:	42a2      	cmp	r2, r4
 800b84e:	d9fa      	bls.n	800b846 <_free_r+0x4a>
 800b850:	6819      	ldr	r1, [r3, #0]
 800b852:	1858      	adds	r0, r3, r1
 800b854:	42a0      	cmp	r0, r4
 800b856:	d10b      	bne.n	800b870 <_free_r+0x74>
 800b858:	6820      	ldr	r0, [r4, #0]
 800b85a:	4401      	add	r1, r0
 800b85c:	1858      	adds	r0, r3, r1
 800b85e:	4282      	cmp	r2, r0
 800b860:	6019      	str	r1, [r3, #0]
 800b862:	d1dd      	bne.n	800b820 <_free_r+0x24>
 800b864:	6810      	ldr	r0, [r2, #0]
 800b866:	6852      	ldr	r2, [r2, #4]
 800b868:	605a      	str	r2, [r3, #4]
 800b86a:	4401      	add	r1, r0
 800b86c:	6019      	str	r1, [r3, #0]
 800b86e:	e7d7      	b.n	800b820 <_free_r+0x24>
 800b870:	d902      	bls.n	800b878 <_free_r+0x7c>
 800b872:	230c      	movs	r3, #12
 800b874:	602b      	str	r3, [r5, #0]
 800b876:	e7d3      	b.n	800b820 <_free_r+0x24>
 800b878:	6820      	ldr	r0, [r4, #0]
 800b87a:	1821      	adds	r1, r4, r0
 800b87c:	428a      	cmp	r2, r1
 800b87e:	bf04      	itt	eq
 800b880:	6811      	ldreq	r1, [r2, #0]
 800b882:	6852      	ldreq	r2, [r2, #4]
 800b884:	6062      	str	r2, [r4, #4]
 800b886:	bf04      	itt	eq
 800b888:	1809      	addeq	r1, r1, r0
 800b88a:	6021      	streq	r1, [r4, #0]
 800b88c:	605c      	str	r4, [r3, #4]
 800b88e:	e7c7      	b.n	800b820 <_free_r+0x24>
 800b890:	bd38      	pop	{r3, r4, r5, pc}
 800b892:	bf00      	nop
 800b894:	200004f4 	.word	0x200004f4

0800b898 <_malloc_r>:
 800b898:	b570      	push	{r4, r5, r6, lr}
 800b89a:	1ccd      	adds	r5, r1, #3
 800b89c:	f025 0503 	bic.w	r5, r5, #3
 800b8a0:	3508      	adds	r5, #8
 800b8a2:	2d0c      	cmp	r5, #12
 800b8a4:	bf38      	it	cc
 800b8a6:	250c      	movcc	r5, #12
 800b8a8:	2d00      	cmp	r5, #0
 800b8aa:	4606      	mov	r6, r0
 800b8ac:	db01      	blt.n	800b8b2 <_malloc_r+0x1a>
 800b8ae:	42a9      	cmp	r1, r5
 800b8b0:	d903      	bls.n	800b8ba <_malloc_r+0x22>
 800b8b2:	230c      	movs	r3, #12
 800b8b4:	6033      	str	r3, [r6, #0]
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	bd70      	pop	{r4, r5, r6, pc}
 800b8ba:	f000 f877 	bl	800b9ac <__malloc_lock>
 800b8be:	4a21      	ldr	r2, [pc, #132]	; (800b944 <_malloc_r+0xac>)
 800b8c0:	6814      	ldr	r4, [r2, #0]
 800b8c2:	4621      	mov	r1, r4
 800b8c4:	b991      	cbnz	r1, 800b8ec <_malloc_r+0x54>
 800b8c6:	4c20      	ldr	r4, [pc, #128]	; (800b948 <_malloc_r+0xb0>)
 800b8c8:	6823      	ldr	r3, [r4, #0]
 800b8ca:	b91b      	cbnz	r3, 800b8d4 <_malloc_r+0x3c>
 800b8cc:	4630      	mov	r0, r6
 800b8ce:	f000 f83d 	bl	800b94c <_sbrk_r>
 800b8d2:	6020      	str	r0, [r4, #0]
 800b8d4:	4629      	mov	r1, r5
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	f000 f838 	bl	800b94c <_sbrk_r>
 800b8dc:	1c43      	adds	r3, r0, #1
 800b8de:	d124      	bne.n	800b92a <_malloc_r+0x92>
 800b8e0:	230c      	movs	r3, #12
 800b8e2:	6033      	str	r3, [r6, #0]
 800b8e4:	4630      	mov	r0, r6
 800b8e6:	f000 f862 	bl	800b9ae <__malloc_unlock>
 800b8ea:	e7e4      	b.n	800b8b6 <_malloc_r+0x1e>
 800b8ec:	680b      	ldr	r3, [r1, #0]
 800b8ee:	1b5b      	subs	r3, r3, r5
 800b8f0:	d418      	bmi.n	800b924 <_malloc_r+0x8c>
 800b8f2:	2b0b      	cmp	r3, #11
 800b8f4:	d90f      	bls.n	800b916 <_malloc_r+0x7e>
 800b8f6:	600b      	str	r3, [r1, #0]
 800b8f8:	50cd      	str	r5, [r1, r3]
 800b8fa:	18cc      	adds	r4, r1, r3
 800b8fc:	4630      	mov	r0, r6
 800b8fe:	f000 f856 	bl	800b9ae <__malloc_unlock>
 800b902:	f104 000b 	add.w	r0, r4, #11
 800b906:	1d23      	adds	r3, r4, #4
 800b908:	f020 0007 	bic.w	r0, r0, #7
 800b90c:	1ac3      	subs	r3, r0, r3
 800b90e:	d0d3      	beq.n	800b8b8 <_malloc_r+0x20>
 800b910:	425a      	negs	r2, r3
 800b912:	50e2      	str	r2, [r4, r3]
 800b914:	e7d0      	b.n	800b8b8 <_malloc_r+0x20>
 800b916:	428c      	cmp	r4, r1
 800b918:	684b      	ldr	r3, [r1, #4]
 800b91a:	bf16      	itet	ne
 800b91c:	6063      	strne	r3, [r4, #4]
 800b91e:	6013      	streq	r3, [r2, #0]
 800b920:	460c      	movne	r4, r1
 800b922:	e7eb      	b.n	800b8fc <_malloc_r+0x64>
 800b924:	460c      	mov	r4, r1
 800b926:	6849      	ldr	r1, [r1, #4]
 800b928:	e7cc      	b.n	800b8c4 <_malloc_r+0x2c>
 800b92a:	1cc4      	adds	r4, r0, #3
 800b92c:	f024 0403 	bic.w	r4, r4, #3
 800b930:	42a0      	cmp	r0, r4
 800b932:	d005      	beq.n	800b940 <_malloc_r+0xa8>
 800b934:	1a21      	subs	r1, r4, r0
 800b936:	4630      	mov	r0, r6
 800b938:	f000 f808 	bl	800b94c <_sbrk_r>
 800b93c:	3001      	adds	r0, #1
 800b93e:	d0cf      	beq.n	800b8e0 <_malloc_r+0x48>
 800b940:	6025      	str	r5, [r4, #0]
 800b942:	e7db      	b.n	800b8fc <_malloc_r+0x64>
 800b944:	200004f4 	.word	0x200004f4
 800b948:	200004f8 	.word	0x200004f8

0800b94c <_sbrk_r>:
 800b94c:	b538      	push	{r3, r4, r5, lr}
 800b94e:	4c06      	ldr	r4, [pc, #24]	; (800b968 <_sbrk_r+0x1c>)
 800b950:	2300      	movs	r3, #0
 800b952:	4605      	mov	r5, r0
 800b954:	4608      	mov	r0, r1
 800b956:	6023      	str	r3, [r4, #0]
 800b958:	f7f6 fd26 	bl	80023a8 <_sbrk>
 800b95c:	1c43      	adds	r3, r0, #1
 800b95e:	d102      	bne.n	800b966 <_sbrk_r+0x1a>
 800b960:	6823      	ldr	r3, [r4, #0]
 800b962:	b103      	cbz	r3, 800b966 <_sbrk_r+0x1a>
 800b964:	602b      	str	r3, [r5, #0]
 800b966:	bd38      	pop	{r3, r4, r5, pc}
 800b968:	20000f04 	.word	0x20000f04

0800b96c <siprintf>:
 800b96c:	b40e      	push	{r1, r2, r3}
 800b96e:	b500      	push	{lr}
 800b970:	b09c      	sub	sp, #112	; 0x70
 800b972:	ab1d      	add	r3, sp, #116	; 0x74
 800b974:	9002      	str	r0, [sp, #8]
 800b976:	9006      	str	r0, [sp, #24]
 800b978:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b97c:	4809      	ldr	r0, [pc, #36]	; (800b9a4 <siprintf+0x38>)
 800b97e:	9107      	str	r1, [sp, #28]
 800b980:	9104      	str	r1, [sp, #16]
 800b982:	4909      	ldr	r1, [pc, #36]	; (800b9a8 <siprintf+0x3c>)
 800b984:	f853 2b04 	ldr.w	r2, [r3], #4
 800b988:	9105      	str	r1, [sp, #20]
 800b98a:	6800      	ldr	r0, [r0, #0]
 800b98c:	9301      	str	r3, [sp, #4]
 800b98e:	a902      	add	r1, sp, #8
 800b990:	f000 f868 	bl	800ba64 <_svfiprintf_r>
 800b994:	9b02      	ldr	r3, [sp, #8]
 800b996:	2200      	movs	r2, #0
 800b998:	701a      	strb	r2, [r3, #0]
 800b99a:	b01c      	add	sp, #112	; 0x70
 800b99c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9a0:	b003      	add	sp, #12
 800b9a2:	4770      	bx	lr
 800b9a4:	20000044 	.word	0x20000044
 800b9a8:	ffff0208 	.word	0xffff0208

0800b9ac <__malloc_lock>:
 800b9ac:	4770      	bx	lr

0800b9ae <__malloc_unlock>:
 800b9ae:	4770      	bx	lr

0800b9b0 <__ssputs_r>:
 800b9b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9b4:	688e      	ldr	r6, [r1, #8]
 800b9b6:	429e      	cmp	r6, r3
 800b9b8:	4682      	mov	sl, r0
 800b9ba:	460c      	mov	r4, r1
 800b9bc:	4690      	mov	r8, r2
 800b9be:	4699      	mov	r9, r3
 800b9c0:	d837      	bhi.n	800ba32 <__ssputs_r+0x82>
 800b9c2:	898a      	ldrh	r2, [r1, #12]
 800b9c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9c8:	d031      	beq.n	800ba2e <__ssputs_r+0x7e>
 800b9ca:	6825      	ldr	r5, [r4, #0]
 800b9cc:	6909      	ldr	r1, [r1, #16]
 800b9ce:	1a6f      	subs	r7, r5, r1
 800b9d0:	6965      	ldr	r5, [r4, #20]
 800b9d2:	2302      	movs	r3, #2
 800b9d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9d8:	fb95 f5f3 	sdiv	r5, r5, r3
 800b9dc:	f109 0301 	add.w	r3, r9, #1
 800b9e0:	443b      	add	r3, r7
 800b9e2:	429d      	cmp	r5, r3
 800b9e4:	bf38      	it	cc
 800b9e6:	461d      	movcc	r5, r3
 800b9e8:	0553      	lsls	r3, r2, #21
 800b9ea:	d530      	bpl.n	800ba4e <__ssputs_r+0x9e>
 800b9ec:	4629      	mov	r1, r5
 800b9ee:	f7ff ff53 	bl	800b898 <_malloc_r>
 800b9f2:	4606      	mov	r6, r0
 800b9f4:	b950      	cbnz	r0, 800ba0c <__ssputs_r+0x5c>
 800b9f6:	230c      	movs	r3, #12
 800b9f8:	f8ca 3000 	str.w	r3, [sl]
 800b9fc:	89a3      	ldrh	r3, [r4, #12]
 800b9fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba02:	81a3      	strh	r3, [r4, #12]
 800ba04:	f04f 30ff 	mov.w	r0, #4294967295
 800ba08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba0c:	463a      	mov	r2, r7
 800ba0e:	6921      	ldr	r1, [r4, #16]
 800ba10:	f7ff fec8 	bl	800b7a4 <memcpy>
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba1e:	81a3      	strh	r3, [r4, #12]
 800ba20:	6126      	str	r6, [r4, #16]
 800ba22:	6165      	str	r5, [r4, #20]
 800ba24:	443e      	add	r6, r7
 800ba26:	1bed      	subs	r5, r5, r7
 800ba28:	6026      	str	r6, [r4, #0]
 800ba2a:	60a5      	str	r5, [r4, #8]
 800ba2c:	464e      	mov	r6, r9
 800ba2e:	454e      	cmp	r6, r9
 800ba30:	d900      	bls.n	800ba34 <__ssputs_r+0x84>
 800ba32:	464e      	mov	r6, r9
 800ba34:	4632      	mov	r2, r6
 800ba36:	4641      	mov	r1, r8
 800ba38:	6820      	ldr	r0, [r4, #0]
 800ba3a:	f7ff febe 	bl	800b7ba <memmove>
 800ba3e:	68a3      	ldr	r3, [r4, #8]
 800ba40:	1b9b      	subs	r3, r3, r6
 800ba42:	60a3      	str	r3, [r4, #8]
 800ba44:	6823      	ldr	r3, [r4, #0]
 800ba46:	441e      	add	r6, r3
 800ba48:	6026      	str	r6, [r4, #0]
 800ba4a:	2000      	movs	r0, #0
 800ba4c:	e7dc      	b.n	800ba08 <__ssputs_r+0x58>
 800ba4e:	462a      	mov	r2, r5
 800ba50:	f000 fa88 	bl	800bf64 <_realloc_r>
 800ba54:	4606      	mov	r6, r0
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d1e2      	bne.n	800ba20 <__ssputs_r+0x70>
 800ba5a:	6921      	ldr	r1, [r4, #16]
 800ba5c:	4650      	mov	r0, sl
 800ba5e:	f7ff fecd 	bl	800b7fc <_free_r>
 800ba62:	e7c8      	b.n	800b9f6 <__ssputs_r+0x46>

0800ba64 <_svfiprintf_r>:
 800ba64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba68:	461d      	mov	r5, r3
 800ba6a:	898b      	ldrh	r3, [r1, #12]
 800ba6c:	061f      	lsls	r7, r3, #24
 800ba6e:	b09d      	sub	sp, #116	; 0x74
 800ba70:	4680      	mov	r8, r0
 800ba72:	460c      	mov	r4, r1
 800ba74:	4616      	mov	r6, r2
 800ba76:	d50f      	bpl.n	800ba98 <_svfiprintf_r+0x34>
 800ba78:	690b      	ldr	r3, [r1, #16]
 800ba7a:	b96b      	cbnz	r3, 800ba98 <_svfiprintf_r+0x34>
 800ba7c:	2140      	movs	r1, #64	; 0x40
 800ba7e:	f7ff ff0b 	bl	800b898 <_malloc_r>
 800ba82:	6020      	str	r0, [r4, #0]
 800ba84:	6120      	str	r0, [r4, #16]
 800ba86:	b928      	cbnz	r0, 800ba94 <_svfiprintf_r+0x30>
 800ba88:	230c      	movs	r3, #12
 800ba8a:	f8c8 3000 	str.w	r3, [r8]
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba92:	e0c8      	b.n	800bc26 <_svfiprintf_r+0x1c2>
 800ba94:	2340      	movs	r3, #64	; 0x40
 800ba96:	6163      	str	r3, [r4, #20]
 800ba98:	2300      	movs	r3, #0
 800ba9a:	9309      	str	r3, [sp, #36]	; 0x24
 800ba9c:	2320      	movs	r3, #32
 800ba9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baa2:	2330      	movs	r3, #48	; 0x30
 800baa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800baa8:	9503      	str	r5, [sp, #12]
 800baaa:	f04f 0b01 	mov.w	fp, #1
 800baae:	4637      	mov	r7, r6
 800bab0:	463d      	mov	r5, r7
 800bab2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bab6:	b10b      	cbz	r3, 800babc <_svfiprintf_r+0x58>
 800bab8:	2b25      	cmp	r3, #37	; 0x25
 800baba:	d13e      	bne.n	800bb3a <_svfiprintf_r+0xd6>
 800babc:	ebb7 0a06 	subs.w	sl, r7, r6
 800bac0:	d00b      	beq.n	800bada <_svfiprintf_r+0x76>
 800bac2:	4653      	mov	r3, sl
 800bac4:	4632      	mov	r2, r6
 800bac6:	4621      	mov	r1, r4
 800bac8:	4640      	mov	r0, r8
 800baca:	f7ff ff71 	bl	800b9b0 <__ssputs_r>
 800bace:	3001      	adds	r0, #1
 800bad0:	f000 80a4 	beq.w	800bc1c <_svfiprintf_r+0x1b8>
 800bad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bad6:	4453      	add	r3, sl
 800bad8:	9309      	str	r3, [sp, #36]	; 0x24
 800bada:	783b      	ldrb	r3, [r7, #0]
 800badc:	2b00      	cmp	r3, #0
 800bade:	f000 809d 	beq.w	800bc1c <_svfiprintf_r+0x1b8>
 800bae2:	2300      	movs	r3, #0
 800bae4:	f04f 32ff 	mov.w	r2, #4294967295
 800bae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800baec:	9304      	str	r3, [sp, #16]
 800baee:	9307      	str	r3, [sp, #28]
 800baf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800baf4:	931a      	str	r3, [sp, #104]	; 0x68
 800baf6:	462f      	mov	r7, r5
 800baf8:	2205      	movs	r2, #5
 800bafa:	f817 1b01 	ldrb.w	r1, [r7], #1
 800bafe:	4850      	ldr	r0, [pc, #320]	; (800bc40 <_svfiprintf_r+0x1dc>)
 800bb00:	f7f4 fb66 	bl	80001d0 <memchr>
 800bb04:	9b04      	ldr	r3, [sp, #16]
 800bb06:	b9d0      	cbnz	r0, 800bb3e <_svfiprintf_r+0xda>
 800bb08:	06d9      	lsls	r1, r3, #27
 800bb0a:	bf44      	itt	mi
 800bb0c:	2220      	movmi	r2, #32
 800bb0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bb12:	071a      	lsls	r2, r3, #28
 800bb14:	bf44      	itt	mi
 800bb16:	222b      	movmi	r2, #43	; 0x2b
 800bb18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bb1c:	782a      	ldrb	r2, [r5, #0]
 800bb1e:	2a2a      	cmp	r2, #42	; 0x2a
 800bb20:	d015      	beq.n	800bb4e <_svfiprintf_r+0xea>
 800bb22:	9a07      	ldr	r2, [sp, #28]
 800bb24:	462f      	mov	r7, r5
 800bb26:	2000      	movs	r0, #0
 800bb28:	250a      	movs	r5, #10
 800bb2a:	4639      	mov	r1, r7
 800bb2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb30:	3b30      	subs	r3, #48	; 0x30
 800bb32:	2b09      	cmp	r3, #9
 800bb34:	d94d      	bls.n	800bbd2 <_svfiprintf_r+0x16e>
 800bb36:	b1b8      	cbz	r0, 800bb68 <_svfiprintf_r+0x104>
 800bb38:	e00f      	b.n	800bb5a <_svfiprintf_r+0xf6>
 800bb3a:	462f      	mov	r7, r5
 800bb3c:	e7b8      	b.n	800bab0 <_svfiprintf_r+0x4c>
 800bb3e:	4a40      	ldr	r2, [pc, #256]	; (800bc40 <_svfiprintf_r+0x1dc>)
 800bb40:	1a80      	subs	r0, r0, r2
 800bb42:	fa0b f000 	lsl.w	r0, fp, r0
 800bb46:	4318      	orrs	r0, r3
 800bb48:	9004      	str	r0, [sp, #16]
 800bb4a:	463d      	mov	r5, r7
 800bb4c:	e7d3      	b.n	800baf6 <_svfiprintf_r+0x92>
 800bb4e:	9a03      	ldr	r2, [sp, #12]
 800bb50:	1d11      	adds	r1, r2, #4
 800bb52:	6812      	ldr	r2, [r2, #0]
 800bb54:	9103      	str	r1, [sp, #12]
 800bb56:	2a00      	cmp	r2, #0
 800bb58:	db01      	blt.n	800bb5e <_svfiprintf_r+0xfa>
 800bb5a:	9207      	str	r2, [sp, #28]
 800bb5c:	e004      	b.n	800bb68 <_svfiprintf_r+0x104>
 800bb5e:	4252      	negs	r2, r2
 800bb60:	f043 0302 	orr.w	r3, r3, #2
 800bb64:	9207      	str	r2, [sp, #28]
 800bb66:	9304      	str	r3, [sp, #16]
 800bb68:	783b      	ldrb	r3, [r7, #0]
 800bb6a:	2b2e      	cmp	r3, #46	; 0x2e
 800bb6c:	d10c      	bne.n	800bb88 <_svfiprintf_r+0x124>
 800bb6e:	787b      	ldrb	r3, [r7, #1]
 800bb70:	2b2a      	cmp	r3, #42	; 0x2a
 800bb72:	d133      	bne.n	800bbdc <_svfiprintf_r+0x178>
 800bb74:	9b03      	ldr	r3, [sp, #12]
 800bb76:	1d1a      	adds	r2, r3, #4
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	9203      	str	r2, [sp, #12]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	bfb8      	it	lt
 800bb80:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb84:	3702      	adds	r7, #2
 800bb86:	9305      	str	r3, [sp, #20]
 800bb88:	4d2e      	ldr	r5, [pc, #184]	; (800bc44 <_svfiprintf_r+0x1e0>)
 800bb8a:	7839      	ldrb	r1, [r7, #0]
 800bb8c:	2203      	movs	r2, #3
 800bb8e:	4628      	mov	r0, r5
 800bb90:	f7f4 fb1e 	bl	80001d0 <memchr>
 800bb94:	b138      	cbz	r0, 800bba6 <_svfiprintf_r+0x142>
 800bb96:	2340      	movs	r3, #64	; 0x40
 800bb98:	1b40      	subs	r0, r0, r5
 800bb9a:	fa03 f000 	lsl.w	r0, r3, r0
 800bb9e:	9b04      	ldr	r3, [sp, #16]
 800bba0:	4303      	orrs	r3, r0
 800bba2:	3701      	adds	r7, #1
 800bba4:	9304      	str	r3, [sp, #16]
 800bba6:	7839      	ldrb	r1, [r7, #0]
 800bba8:	4827      	ldr	r0, [pc, #156]	; (800bc48 <_svfiprintf_r+0x1e4>)
 800bbaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbae:	2206      	movs	r2, #6
 800bbb0:	1c7e      	adds	r6, r7, #1
 800bbb2:	f7f4 fb0d 	bl	80001d0 <memchr>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d038      	beq.n	800bc2c <_svfiprintf_r+0x1c8>
 800bbba:	4b24      	ldr	r3, [pc, #144]	; (800bc4c <_svfiprintf_r+0x1e8>)
 800bbbc:	bb13      	cbnz	r3, 800bc04 <_svfiprintf_r+0x1a0>
 800bbbe:	9b03      	ldr	r3, [sp, #12]
 800bbc0:	3307      	adds	r3, #7
 800bbc2:	f023 0307 	bic.w	r3, r3, #7
 800bbc6:	3308      	adds	r3, #8
 800bbc8:	9303      	str	r3, [sp, #12]
 800bbca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbcc:	444b      	add	r3, r9
 800bbce:	9309      	str	r3, [sp, #36]	; 0x24
 800bbd0:	e76d      	b.n	800baae <_svfiprintf_r+0x4a>
 800bbd2:	fb05 3202 	mla	r2, r5, r2, r3
 800bbd6:	2001      	movs	r0, #1
 800bbd8:	460f      	mov	r7, r1
 800bbda:	e7a6      	b.n	800bb2a <_svfiprintf_r+0xc6>
 800bbdc:	2300      	movs	r3, #0
 800bbde:	3701      	adds	r7, #1
 800bbe0:	9305      	str	r3, [sp, #20]
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	250a      	movs	r5, #10
 800bbe6:	4638      	mov	r0, r7
 800bbe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbec:	3a30      	subs	r2, #48	; 0x30
 800bbee:	2a09      	cmp	r2, #9
 800bbf0:	d903      	bls.n	800bbfa <_svfiprintf_r+0x196>
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d0c8      	beq.n	800bb88 <_svfiprintf_r+0x124>
 800bbf6:	9105      	str	r1, [sp, #20]
 800bbf8:	e7c6      	b.n	800bb88 <_svfiprintf_r+0x124>
 800bbfa:	fb05 2101 	mla	r1, r5, r1, r2
 800bbfe:	2301      	movs	r3, #1
 800bc00:	4607      	mov	r7, r0
 800bc02:	e7f0      	b.n	800bbe6 <_svfiprintf_r+0x182>
 800bc04:	ab03      	add	r3, sp, #12
 800bc06:	9300      	str	r3, [sp, #0]
 800bc08:	4622      	mov	r2, r4
 800bc0a:	4b11      	ldr	r3, [pc, #68]	; (800bc50 <_svfiprintf_r+0x1ec>)
 800bc0c:	a904      	add	r1, sp, #16
 800bc0e:	4640      	mov	r0, r8
 800bc10:	f3af 8000 	nop.w
 800bc14:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bc18:	4681      	mov	r9, r0
 800bc1a:	d1d6      	bne.n	800bbca <_svfiprintf_r+0x166>
 800bc1c:	89a3      	ldrh	r3, [r4, #12]
 800bc1e:	065b      	lsls	r3, r3, #25
 800bc20:	f53f af35 	bmi.w	800ba8e <_svfiprintf_r+0x2a>
 800bc24:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc26:	b01d      	add	sp, #116	; 0x74
 800bc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc2c:	ab03      	add	r3, sp, #12
 800bc2e:	9300      	str	r3, [sp, #0]
 800bc30:	4622      	mov	r2, r4
 800bc32:	4b07      	ldr	r3, [pc, #28]	; (800bc50 <_svfiprintf_r+0x1ec>)
 800bc34:	a904      	add	r1, sp, #16
 800bc36:	4640      	mov	r0, r8
 800bc38:	f000 f882 	bl	800bd40 <_printf_i>
 800bc3c:	e7ea      	b.n	800bc14 <_svfiprintf_r+0x1b0>
 800bc3e:	bf00      	nop
 800bc40:	0800d4a8 	.word	0x0800d4a8
 800bc44:	0800d4ae 	.word	0x0800d4ae
 800bc48:	0800d4b2 	.word	0x0800d4b2
 800bc4c:	00000000 	.word	0x00000000
 800bc50:	0800b9b1 	.word	0x0800b9b1

0800bc54 <_printf_common>:
 800bc54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc58:	4691      	mov	r9, r2
 800bc5a:	461f      	mov	r7, r3
 800bc5c:	688a      	ldr	r2, [r1, #8]
 800bc5e:	690b      	ldr	r3, [r1, #16]
 800bc60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bc64:	4293      	cmp	r3, r2
 800bc66:	bfb8      	it	lt
 800bc68:	4613      	movlt	r3, r2
 800bc6a:	f8c9 3000 	str.w	r3, [r9]
 800bc6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bc72:	4606      	mov	r6, r0
 800bc74:	460c      	mov	r4, r1
 800bc76:	b112      	cbz	r2, 800bc7e <_printf_common+0x2a>
 800bc78:	3301      	adds	r3, #1
 800bc7a:	f8c9 3000 	str.w	r3, [r9]
 800bc7e:	6823      	ldr	r3, [r4, #0]
 800bc80:	0699      	lsls	r1, r3, #26
 800bc82:	bf42      	ittt	mi
 800bc84:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bc88:	3302      	addmi	r3, #2
 800bc8a:	f8c9 3000 	strmi.w	r3, [r9]
 800bc8e:	6825      	ldr	r5, [r4, #0]
 800bc90:	f015 0506 	ands.w	r5, r5, #6
 800bc94:	d107      	bne.n	800bca6 <_printf_common+0x52>
 800bc96:	f104 0a19 	add.w	sl, r4, #25
 800bc9a:	68e3      	ldr	r3, [r4, #12]
 800bc9c:	f8d9 2000 	ldr.w	r2, [r9]
 800bca0:	1a9b      	subs	r3, r3, r2
 800bca2:	42ab      	cmp	r3, r5
 800bca4:	dc28      	bgt.n	800bcf8 <_printf_common+0xa4>
 800bca6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800bcaa:	6822      	ldr	r2, [r4, #0]
 800bcac:	3300      	adds	r3, #0
 800bcae:	bf18      	it	ne
 800bcb0:	2301      	movne	r3, #1
 800bcb2:	0692      	lsls	r2, r2, #26
 800bcb4:	d42d      	bmi.n	800bd12 <_printf_common+0xbe>
 800bcb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bcba:	4639      	mov	r1, r7
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	47c0      	blx	r8
 800bcc0:	3001      	adds	r0, #1
 800bcc2:	d020      	beq.n	800bd06 <_printf_common+0xb2>
 800bcc4:	6823      	ldr	r3, [r4, #0]
 800bcc6:	68e5      	ldr	r5, [r4, #12]
 800bcc8:	f8d9 2000 	ldr.w	r2, [r9]
 800bccc:	f003 0306 	and.w	r3, r3, #6
 800bcd0:	2b04      	cmp	r3, #4
 800bcd2:	bf08      	it	eq
 800bcd4:	1aad      	subeq	r5, r5, r2
 800bcd6:	68a3      	ldr	r3, [r4, #8]
 800bcd8:	6922      	ldr	r2, [r4, #16]
 800bcda:	bf0c      	ite	eq
 800bcdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bce0:	2500      	movne	r5, #0
 800bce2:	4293      	cmp	r3, r2
 800bce4:	bfc4      	itt	gt
 800bce6:	1a9b      	subgt	r3, r3, r2
 800bce8:	18ed      	addgt	r5, r5, r3
 800bcea:	f04f 0900 	mov.w	r9, #0
 800bcee:	341a      	adds	r4, #26
 800bcf0:	454d      	cmp	r5, r9
 800bcf2:	d11a      	bne.n	800bd2a <_printf_common+0xd6>
 800bcf4:	2000      	movs	r0, #0
 800bcf6:	e008      	b.n	800bd0a <_printf_common+0xb6>
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	4652      	mov	r2, sl
 800bcfc:	4639      	mov	r1, r7
 800bcfe:	4630      	mov	r0, r6
 800bd00:	47c0      	blx	r8
 800bd02:	3001      	adds	r0, #1
 800bd04:	d103      	bne.n	800bd0e <_printf_common+0xba>
 800bd06:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd0e:	3501      	adds	r5, #1
 800bd10:	e7c3      	b.n	800bc9a <_printf_common+0x46>
 800bd12:	18e1      	adds	r1, r4, r3
 800bd14:	1c5a      	adds	r2, r3, #1
 800bd16:	2030      	movs	r0, #48	; 0x30
 800bd18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd1c:	4422      	add	r2, r4
 800bd1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd26:	3302      	adds	r3, #2
 800bd28:	e7c5      	b.n	800bcb6 <_printf_common+0x62>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	4622      	mov	r2, r4
 800bd2e:	4639      	mov	r1, r7
 800bd30:	4630      	mov	r0, r6
 800bd32:	47c0      	blx	r8
 800bd34:	3001      	adds	r0, #1
 800bd36:	d0e6      	beq.n	800bd06 <_printf_common+0xb2>
 800bd38:	f109 0901 	add.w	r9, r9, #1
 800bd3c:	e7d8      	b.n	800bcf0 <_printf_common+0x9c>
	...

0800bd40 <_printf_i>:
 800bd40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd44:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800bd48:	460c      	mov	r4, r1
 800bd4a:	7e09      	ldrb	r1, [r1, #24]
 800bd4c:	b085      	sub	sp, #20
 800bd4e:	296e      	cmp	r1, #110	; 0x6e
 800bd50:	4617      	mov	r7, r2
 800bd52:	4606      	mov	r6, r0
 800bd54:	4698      	mov	r8, r3
 800bd56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd58:	f000 80b3 	beq.w	800bec2 <_printf_i+0x182>
 800bd5c:	d822      	bhi.n	800bda4 <_printf_i+0x64>
 800bd5e:	2963      	cmp	r1, #99	; 0x63
 800bd60:	d036      	beq.n	800bdd0 <_printf_i+0x90>
 800bd62:	d80a      	bhi.n	800bd7a <_printf_i+0x3a>
 800bd64:	2900      	cmp	r1, #0
 800bd66:	f000 80b9 	beq.w	800bedc <_printf_i+0x19c>
 800bd6a:	2958      	cmp	r1, #88	; 0x58
 800bd6c:	f000 8083 	beq.w	800be76 <_printf_i+0x136>
 800bd70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd74:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800bd78:	e032      	b.n	800bde0 <_printf_i+0xa0>
 800bd7a:	2964      	cmp	r1, #100	; 0x64
 800bd7c:	d001      	beq.n	800bd82 <_printf_i+0x42>
 800bd7e:	2969      	cmp	r1, #105	; 0x69
 800bd80:	d1f6      	bne.n	800bd70 <_printf_i+0x30>
 800bd82:	6820      	ldr	r0, [r4, #0]
 800bd84:	6813      	ldr	r3, [r2, #0]
 800bd86:	0605      	lsls	r5, r0, #24
 800bd88:	f103 0104 	add.w	r1, r3, #4
 800bd8c:	d52a      	bpl.n	800bde4 <_printf_i+0xa4>
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	6011      	str	r1, [r2, #0]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	da03      	bge.n	800bd9e <_printf_i+0x5e>
 800bd96:	222d      	movs	r2, #45	; 0x2d
 800bd98:	425b      	negs	r3, r3
 800bd9a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800bd9e:	486f      	ldr	r0, [pc, #444]	; (800bf5c <_printf_i+0x21c>)
 800bda0:	220a      	movs	r2, #10
 800bda2:	e039      	b.n	800be18 <_printf_i+0xd8>
 800bda4:	2973      	cmp	r1, #115	; 0x73
 800bda6:	f000 809d 	beq.w	800bee4 <_printf_i+0x1a4>
 800bdaa:	d808      	bhi.n	800bdbe <_printf_i+0x7e>
 800bdac:	296f      	cmp	r1, #111	; 0x6f
 800bdae:	d020      	beq.n	800bdf2 <_printf_i+0xb2>
 800bdb0:	2970      	cmp	r1, #112	; 0x70
 800bdb2:	d1dd      	bne.n	800bd70 <_printf_i+0x30>
 800bdb4:	6823      	ldr	r3, [r4, #0]
 800bdb6:	f043 0320 	orr.w	r3, r3, #32
 800bdba:	6023      	str	r3, [r4, #0]
 800bdbc:	e003      	b.n	800bdc6 <_printf_i+0x86>
 800bdbe:	2975      	cmp	r1, #117	; 0x75
 800bdc0:	d017      	beq.n	800bdf2 <_printf_i+0xb2>
 800bdc2:	2978      	cmp	r1, #120	; 0x78
 800bdc4:	d1d4      	bne.n	800bd70 <_printf_i+0x30>
 800bdc6:	2378      	movs	r3, #120	; 0x78
 800bdc8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bdcc:	4864      	ldr	r0, [pc, #400]	; (800bf60 <_printf_i+0x220>)
 800bdce:	e055      	b.n	800be7c <_printf_i+0x13c>
 800bdd0:	6813      	ldr	r3, [r2, #0]
 800bdd2:	1d19      	adds	r1, r3, #4
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	6011      	str	r1, [r2, #0]
 800bdd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bddc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bde0:	2301      	movs	r3, #1
 800bde2:	e08c      	b.n	800befe <_printf_i+0x1be>
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	6011      	str	r1, [r2, #0]
 800bde8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bdec:	bf18      	it	ne
 800bdee:	b21b      	sxthne	r3, r3
 800bdf0:	e7cf      	b.n	800bd92 <_printf_i+0x52>
 800bdf2:	6813      	ldr	r3, [r2, #0]
 800bdf4:	6825      	ldr	r5, [r4, #0]
 800bdf6:	1d18      	adds	r0, r3, #4
 800bdf8:	6010      	str	r0, [r2, #0]
 800bdfa:	0628      	lsls	r0, r5, #24
 800bdfc:	d501      	bpl.n	800be02 <_printf_i+0xc2>
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	e002      	b.n	800be08 <_printf_i+0xc8>
 800be02:	0668      	lsls	r0, r5, #25
 800be04:	d5fb      	bpl.n	800bdfe <_printf_i+0xbe>
 800be06:	881b      	ldrh	r3, [r3, #0]
 800be08:	4854      	ldr	r0, [pc, #336]	; (800bf5c <_printf_i+0x21c>)
 800be0a:	296f      	cmp	r1, #111	; 0x6f
 800be0c:	bf14      	ite	ne
 800be0e:	220a      	movne	r2, #10
 800be10:	2208      	moveq	r2, #8
 800be12:	2100      	movs	r1, #0
 800be14:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be18:	6865      	ldr	r5, [r4, #4]
 800be1a:	60a5      	str	r5, [r4, #8]
 800be1c:	2d00      	cmp	r5, #0
 800be1e:	f2c0 8095 	blt.w	800bf4c <_printf_i+0x20c>
 800be22:	6821      	ldr	r1, [r4, #0]
 800be24:	f021 0104 	bic.w	r1, r1, #4
 800be28:	6021      	str	r1, [r4, #0]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d13d      	bne.n	800beaa <_printf_i+0x16a>
 800be2e:	2d00      	cmp	r5, #0
 800be30:	f040 808e 	bne.w	800bf50 <_printf_i+0x210>
 800be34:	4665      	mov	r5, ip
 800be36:	2a08      	cmp	r2, #8
 800be38:	d10b      	bne.n	800be52 <_printf_i+0x112>
 800be3a:	6823      	ldr	r3, [r4, #0]
 800be3c:	07db      	lsls	r3, r3, #31
 800be3e:	d508      	bpl.n	800be52 <_printf_i+0x112>
 800be40:	6923      	ldr	r3, [r4, #16]
 800be42:	6862      	ldr	r2, [r4, #4]
 800be44:	429a      	cmp	r2, r3
 800be46:	bfde      	ittt	le
 800be48:	2330      	movle	r3, #48	; 0x30
 800be4a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800be4e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800be52:	ebac 0305 	sub.w	r3, ip, r5
 800be56:	6123      	str	r3, [r4, #16]
 800be58:	f8cd 8000 	str.w	r8, [sp]
 800be5c:	463b      	mov	r3, r7
 800be5e:	aa03      	add	r2, sp, #12
 800be60:	4621      	mov	r1, r4
 800be62:	4630      	mov	r0, r6
 800be64:	f7ff fef6 	bl	800bc54 <_printf_common>
 800be68:	3001      	adds	r0, #1
 800be6a:	d14d      	bne.n	800bf08 <_printf_i+0x1c8>
 800be6c:	f04f 30ff 	mov.w	r0, #4294967295
 800be70:	b005      	add	sp, #20
 800be72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be76:	4839      	ldr	r0, [pc, #228]	; (800bf5c <_printf_i+0x21c>)
 800be78:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800be7c:	6813      	ldr	r3, [r2, #0]
 800be7e:	6821      	ldr	r1, [r4, #0]
 800be80:	1d1d      	adds	r5, r3, #4
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	6015      	str	r5, [r2, #0]
 800be86:	060a      	lsls	r2, r1, #24
 800be88:	d50b      	bpl.n	800bea2 <_printf_i+0x162>
 800be8a:	07ca      	lsls	r2, r1, #31
 800be8c:	bf44      	itt	mi
 800be8e:	f041 0120 	orrmi.w	r1, r1, #32
 800be92:	6021      	strmi	r1, [r4, #0]
 800be94:	b91b      	cbnz	r3, 800be9e <_printf_i+0x15e>
 800be96:	6822      	ldr	r2, [r4, #0]
 800be98:	f022 0220 	bic.w	r2, r2, #32
 800be9c:	6022      	str	r2, [r4, #0]
 800be9e:	2210      	movs	r2, #16
 800bea0:	e7b7      	b.n	800be12 <_printf_i+0xd2>
 800bea2:	064d      	lsls	r5, r1, #25
 800bea4:	bf48      	it	mi
 800bea6:	b29b      	uxthmi	r3, r3
 800bea8:	e7ef      	b.n	800be8a <_printf_i+0x14a>
 800beaa:	4665      	mov	r5, ip
 800beac:	fbb3 f1f2 	udiv	r1, r3, r2
 800beb0:	fb02 3311 	mls	r3, r2, r1, r3
 800beb4:	5cc3      	ldrb	r3, [r0, r3]
 800beb6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800beba:	460b      	mov	r3, r1
 800bebc:	2900      	cmp	r1, #0
 800bebe:	d1f5      	bne.n	800beac <_printf_i+0x16c>
 800bec0:	e7b9      	b.n	800be36 <_printf_i+0xf6>
 800bec2:	6813      	ldr	r3, [r2, #0]
 800bec4:	6825      	ldr	r5, [r4, #0]
 800bec6:	6961      	ldr	r1, [r4, #20]
 800bec8:	1d18      	adds	r0, r3, #4
 800beca:	6010      	str	r0, [r2, #0]
 800becc:	0628      	lsls	r0, r5, #24
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	d501      	bpl.n	800bed6 <_printf_i+0x196>
 800bed2:	6019      	str	r1, [r3, #0]
 800bed4:	e002      	b.n	800bedc <_printf_i+0x19c>
 800bed6:	066a      	lsls	r2, r5, #25
 800bed8:	d5fb      	bpl.n	800bed2 <_printf_i+0x192>
 800beda:	8019      	strh	r1, [r3, #0]
 800bedc:	2300      	movs	r3, #0
 800bede:	6123      	str	r3, [r4, #16]
 800bee0:	4665      	mov	r5, ip
 800bee2:	e7b9      	b.n	800be58 <_printf_i+0x118>
 800bee4:	6813      	ldr	r3, [r2, #0]
 800bee6:	1d19      	adds	r1, r3, #4
 800bee8:	6011      	str	r1, [r2, #0]
 800beea:	681d      	ldr	r5, [r3, #0]
 800beec:	6862      	ldr	r2, [r4, #4]
 800beee:	2100      	movs	r1, #0
 800bef0:	4628      	mov	r0, r5
 800bef2:	f7f4 f96d 	bl	80001d0 <memchr>
 800bef6:	b108      	cbz	r0, 800befc <_printf_i+0x1bc>
 800bef8:	1b40      	subs	r0, r0, r5
 800befa:	6060      	str	r0, [r4, #4]
 800befc:	6863      	ldr	r3, [r4, #4]
 800befe:	6123      	str	r3, [r4, #16]
 800bf00:	2300      	movs	r3, #0
 800bf02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf06:	e7a7      	b.n	800be58 <_printf_i+0x118>
 800bf08:	6923      	ldr	r3, [r4, #16]
 800bf0a:	462a      	mov	r2, r5
 800bf0c:	4639      	mov	r1, r7
 800bf0e:	4630      	mov	r0, r6
 800bf10:	47c0      	blx	r8
 800bf12:	3001      	adds	r0, #1
 800bf14:	d0aa      	beq.n	800be6c <_printf_i+0x12c>
 800bf16:	6823      	ldr	r3, [r4, #0]
 800bf18:	079b      	lsls	r3, r3, #30
 800bf1a:	d413      	bmi.n	800bf44 <_printf_i+0x204>
 800bf1c:	68e0      	ldr	r0, [r4, #12]
 800bf1e:	9b03      	ldr	r3, [sp, #12]
 800bf20:	4298      	cmp	r0, r3
 800bf22:	bfb8      	it	lt
 800bf24:	4618      	movlt	r0, r3
 800bf26:	e7a3      	b.n	800be70 <_printf_i+0x130>
 800bf28:	2301      	movs	r3, #1
 800bf2a:	464a      	mov	r2, r9
 800bf2c:	4639      	mov	r1, r7
 800bf2e:	4630      	mov	r0, r6
 800bf30:	47c0      	blx	r8
 800bf32:	3001      	adds	r0, #1
 800bf34:	d09a      	beq.n	800be6c <_printf_i+0x12c>
 800bf36:	3501      	adds	r5, #1
 800bf38:	68e3      	ldr	r3, [r4, #12]
 800bf3a:	9a03      	ldr	r2, [sp, #12]
 800bf3c:	1a9b      	subs	r3, r3, r2
 800bf3e:	42ab      	cmp	r3, r5
 800bf40:	dcf2      	bgt.n	800bf28 <_printf_i+0x1e8>
 800bf42:	e7eb      	b.n	800bf1c <_printf_i+0x1dc>
 800bf44:	2500      	movs	r5, #0
 800bf46:	f104 0919 	add.w	r9, r4, #25
 800bf4a:	e7f5      	b.n	800bf38 <_printf_i+0x1f8>
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d1ac      	bne.n	800beaa <_printf_i+0x16a>
 800bf50:	7803      	ldrb	r3, [r0, #0]
 800bf52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf56:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf5a:	e76c      	b.n	800be36 <_printf_i+0xf6>
 800bf5c:	0800d4b9 	.word	0x0800d4b9
 800bf60:	0800d4ca 	.word	0x0800d4ca

0800bf64 <_realloc_r>:
 800bf64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf66:	4607      	mov	r7, r0
 800bf68:	4614      	mov	r4, r2
 800bf6a:	460e      	mov	r6, r1
 800bf6c:	b921      	cbnz	r1, 800bf78 <_realloc_r+0x14>
 800bf6e:	4611      	mov	r1, r2
 800bf70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bf74:	f7ff bc90 	b.w	800b898 <_malloc_r>
 800bf78:	b922      	cbnz	r2, 800bf84 <_realloc_r+0x20>
 800bf7a:	f7ff fc3f 	bl	800b7fc <_free_r>
 800bf7e:	4625      	mov	r5, r4
 800bf80:	4628      	mov	r0, r5
 800bf82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf84:	f000 f814 	bl	800bfb0 <_malloc_usable_size_r>
 800bf88:	42a0      	cmp	r0, r4
 800bf8a:	d20f      	bcs.n	800bfac <_realloc_r+0x48>
 800bf8c:	4621      	mov	r1, r4
 800bf8e:	4638      	mov	r0, r7
 800bf90:	f7ff fc82 	bl	800b898 <_malloc_r>
 800bf94:	4605      	mov	r5, r0
 800bf96:	2800      	cmp	r0, #0
 800bf98:	d0f2      	beq.n	800bf80 <_realloc_r+0x1c>
 800bf9a:	4631      	mov	r1, r6
 800bf9c:	4622      	mov	r2, r4
 800bf9e:	f7ff fc01 	bl	800b7a4 <memcpy>
 800bfa2:	4631      	mov	r1, r6
 800bfa4:	4638      	mov	r0, r7
 800bfa6:	f7ff fc29 	bl	800b7fc <_free_r>
 800bfaa:	e7e9      	b.n	800bf80 <_realloc_r+0x1c>
 800bfac:	4635      	mov	r5, r6
 800bfae:	e7e7      	b.n	800bf80 <_realloc_r+0x1c>

0800bfb0 <_malloc_usable_size_r>:
 800bfb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfb4:	1f18      	subs	r0, r3, #4
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	bfbc      	itt	lt
 800bfba:	580b      	ldrlt	r3, [r1, r0]
 800bfbc:	18c0      	addlt	r0, r0, r3
 800bfbe:	4770      	bx	lr

0800bfc0 <_init>:
 800bfc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfc2:	bf00      	nop
 800bfc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfc6:	bc08      	pop	{r3}
 800bfc8:	469e      	mov	lr, r3
 800bfca:	4770      	bx	lr

0800bfcc <_fini>:
 800bfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfce:	bf00      	nop
 800bfd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfd2:	bc08      	pop	{r3}
 800bfd4:	469e      	mov	lr, r3
 800bfd6:	4770      	bx	lr
