;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	CMP 10, 0
	SLT @372, @603
	SLT @3, 0
	SUB 0, 802
	CMP 0, @200
	CMP 0, @-0
	SLT @372, @603
	SUB @121, 106
	DJN 12, <-62
	DAT #-1, #-20
	SUB @121, 106
	SUB @121, 106
	ADD @372, @603
	SUB 0, @200
	CMP 10, 0
	CMP @37, <-60
	CMP 10, 0
	DJN 12, <-62
	MOV -1, <-20
	CMP @127, 620
	MOV -1, <-20
	JMP <527, 101
	CMP @121, 106
	JMN 0, <802
	CMP 10, 0
	SPL <300, 91
	SLT 30, 9
	SUB 601, <-20
	CMP 0, @200
	SPL 0, <802
	SPL 0, <802
	SUB 10, 0
	SUB <0, @2
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	SLT 30, 9
	ADD 270, 11
	SLT 30, 9
	SUB 1, 0
	ADD 300, 90
	ADD 300, 90
	ADD 300, 90
	JMP -7, @-20
