// Seed: 107464111
module module_0 (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    output uwire id_7,
    input wire id_8,
    output uwire id_9,
    input tri id_10,
    output supply1 id_11,
    input tri id_12,
    input tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    input wire id_16,
    output tri1 id_17,
    input supply0 id_18,
    output tri1 id_19,
    input tri1 id_20,
    input wor id_21,
    output supply1 id_22,
    input wor id_23,
    output wire id_24,
    input uwire id_25,
    output supply0 id_26,
    input tri0 id_27,
    output tri0 id_28,
    output wire id_29,
    input wand id_30,
    input wire id_31,
    output tri0 id_32,
    input wand id_33,
    input tri1 id_34
);
  id_36(
      .id_0(id_19), .id_1(id_25 == ~id_23), .id_2(id_9)
  ); id_37(
      .id_0(id_28)
  );
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output supply1 id_2,
    output tri id_3,
    output supply1 id_4,
    output wor id_5,
    output wire id_6,
    input wire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10
    , id_22, id_23,
    input wire id_11,
    output tri id_12,
    input tri1 id_13,
    input supply1 id_14,
    input wand id_15
    , id_24, id_25,
    output tri id_16,
    output wire id_17,
    output supply1 id_18,
    input tri0 id_19,
    input tri1 id_20
);
  assign id_6 = id_19;
  module_0(
      id_20,
      id_9,
      id_3,
      id_9,
      id_10,
      id_18,
      id_0,
      id_17,
      id_7,
      id_9,
      id_7,
      id_5,
      id_20,
      id_7,
      id_16,
      id_19,
      id_8,
      id_3,
      id_19,
      id_5,
      id_10,
      id_10,
      id_3,
      id_15,
      id_2,
      id_20,
      id_3,
      id_13,
      id_2,
      id_9,
      id_7,
      id_14,
      id_18,
      id_15,
      id_20
  );
endmodule
