

================================================================
== Vitis HLS Report for 'DPEComputation'
================================================================
* Date:           Wed Nov  2 23:07:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1331|     1331|  13.310 us|  13.310 us|  1331|  1331|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58  |DPEComputation_Pipeline_VITIS_LOOP_291_2  |       22|       22|   0.220 us|   0.220 us|    22|    22|       no|
        |grp_DPEComputation_Pipeline_VITIS_LOOP_287_1_fu_67  |DPEComputation_Pipeline_VITIS_LOOP_287_1  |       22|       22|   0.220 us|   0.220 us|    22|    22|       no|
        |grp_DPEComputation_Pipeline_VITIS_LOOP_296_3_fu_73  |DPEComputation_Pipeline_VITIS_LOOP_296_3  |     1282|     1282|  12.820 us|  12.820 us|  1282|  1282|       no|
        |grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84  |DPEComputation_Pipeline_VITIS_LOOP_303_4  |       22|       22|   0.220 us|   0.220 us|    22|    22|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    60|     3375|     3816|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|       27|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|    60|     3402|     4053|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |grp_DPEComputation_Pipeline_VITIS_LOOP_287_1_fu_67  |DPEComputation_Pipeline_VITIS_LOOP_287_1  |        0|   0|     7|    48|    0|
    |grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58  |DPEComputation_Pipeline_VITIS_LOOP_291_2  |        0|   0|    13|    76|    0|
    |grp_DPEComputation_Pipeline_VITIS_LOOP_296_3_fu_73  |DPEComputation_Pipeline_VITIS_LOOP_296_3  |        0|  60|  3337|  3599|    0|
    |grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84  |DPEComputation_Pipeline_VITIS_LOOP_303_4  |        0|   0|    18|    93|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                          |        0|  60|  3375|  3816|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_output_buf_V_U  |DPEComputation_local_output_buf_V  |        2|  0|   0|    0|   640|   32|     1|        20480|
    +----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                   |        2|  0|   0|    0|   640|   32|     1|        20480|
    +----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln292_fu_118_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln305_fu_143_p2              |         +|   0|  0|  17|          10|          10|
    |icmp_ln286_fu_92_p2              |      icmp|   0|  0|  17|          27|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  53|          48|          22|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |buffer_out_address0          |  14|          3|   10|         30|
    |buffer_out_ce0               |  14|          3|    1|          3|
    |buffer_out_we0               |   9|          2|    1|          2|
    |local_output_buf_V_address0  |  26|          5|   10|         50|
    |local_output_buf_V_ce0       |  26|          5|    1|          5|
    |local_output_buf_V_ce1       |   9|          2|    1|          2|
    |local_output_buf_V_d0        |  20|          4|   32|        128|
    |local_output_buf_V_we0       |  20|          4|    1|          4|
    |local_output_buf_V_we1       |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 184|         37|   59|        233|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                              | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |add_ln292_reg_160                                                |  8|   0|   10|          2|
    |add_ln305_reg_165                                                |  8|   0|   10|          2|
    |ap_CS_fsm                                                        |  6|   0|    6|          0|
    |grp_DPEComputation_Pipeline_VITIS_LOOP_287_1_fu_67_ap_start_reg  |  1|   0|    1|          0|
    |grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_DPEComputation_Pipeline_VITIS_LOOP_296_3_fu_73_ap_start_reg  |  1|   0|    1|          0|
    |grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln286_reg_156                                               |  1|   0|    1|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                            | 27|   0|   31|          4|
    +-----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|      DPEComputation|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|      DPEComputation|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|      DPEComputation|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|      DPEComputation|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|      DPEComputation|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|      DPEComputation|  return value|
|IACT_TEMP_BUFFER_address0    |  out|    5|   ap_memory|    IACT_TEMP_BUFFER|         array|
|IACT_TEMP_BUFFER_ce0         |  out|    1|   ap_memory|    IACT_TEMP_BUFFER|         array|
|IACT_TEMP_BUFFER_q0          |   in|   32|   ap_memory|    IACT_TEMP_BUFFER|         array|
|block_idx_x                  |   in|   27|     ap_none|         block_idx_x|        scalar|
|block_idx_y                  |   in|    6|     ap_none|         block_idx_y|        scalar|
|processing_buffer_address0   |  out|    5|   ap_memory|   processing_buffer|         array|
|processing_buffer_ce0        |  out|    1|   ap_memory|   processing_buffer|         array|
|processing_buffer_q0         |   in|  640|   ap_memory|   processing_buffer|         array|
|bit_buffer_weights_address0  |  out|    5|   ap_memory|  bit_buffer_weights|         array|
|bit_buffer_weights_ce0       |  out|    1|   ap_memory|  bit_buffer_weights|         array|
|bit_buffer_weights_q0        |   in|   20|   ap_memory|  bit_buffer_weights|         array|
|buffer_out_address0          |  out|   10|   ap_memory|          buffer_out|         array|
|buffer_out_ce0               |  out|    1|   ap_memory|          buffer_out|         array|
|buffer_out_we0               |  out|    1|   ap_memory|          buffer_out|         array|
|buffer_out_d0                |  out|   32|   ap_memory|          buffer_out|         array|
|buffer_out_q0                |   in|   32|   ap_memory|          buffer_out|         array|
+-----------------------------+-----+-----+------------+--------------------+--------------+

