#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jun 24 22:05:53 2024
# Process ID: 186219
# Current directory: /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1
# Command line: vivado -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file: /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1/ila_0.vds
# Journal file: /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1/vivado.jou
# Running On        :qian
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :2299.920 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16648 MB
# Swap memory       :4294 MB
# Total Virtual     :20943 MB
# Available Virtual :12238 MB
#-----------------------------------------------------------
source ila_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.902 ; gain = 0.027 ; free physical = 1243 ; free virtual = 11320
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
Command: synth_design -top ila_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 186364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2159.984 ; gain = 412.746 ; free physical = 352 ; free virtual = 10039
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/nakashima/Downloads/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:3217]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:3217]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:3217]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/synth/ila_0.v:106]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2593.430 ; gain = 846.191 ; free physical = 468 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2593.430 ; gain = 846.191 ; free physical = 468 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2593.430 ; gain = 846.191 ; free physical = 468 ; free virtual = 9253
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2593.430 ; gain = 0.000 ; free physical = 486 ; free virtual = 9262
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.461 ; gain = 0.000 ; free physical = 488 ; free virtual = 9261
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances
  CFGLUT5 => SRLC32E: 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2657.461 ; gain = 0.000 ; free physical = 487 ; free virtual = 9261
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2657.461 ; gain = 910.223 ; free physical = 500 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 500 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 500 ; free virtual = 9261
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 496 ; free virtual = 9262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 406 ; free virtual = 9204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 384 ; free virtual = 9580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 392 ; free virtual = 9585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 762 ; free virtual = 9569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 901 ; free virtual = 9537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 901 ; free virtual = 9537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 901 ; free virtual = 9537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 901 ; free virtual = 9537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 915 ; free virtual = 9549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 915 ; free virtual = 9549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    34|
|2     |CFGLUT5  |    65|
|3     |LUT1     |    31|
|4     |LUT2     |    56|
|5     |LUT3     |   157|
|6     |LUT4     |   118|
|7     |LUT5     |    75|
|8     |LUT6     |   435|
|9     |MUXF7    |     3|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     6|
|12    |SRL16E   |    32|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1395|
|16    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.465 ; gain = 918.227 ; free physical = 915 ; free virtual = 9549
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2710 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2665.465 ; gain = 854.195 ; free physical = 920 ; free virtual = 9554
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2665.473 ; gain = 918.227 ; free physical = 920 ; free virtual = 9554
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.473 ; gain = 0.000 ; free physical = 1288 ; free virtual = 9880
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.492 ; gain = 0.000 ; free physical = 1290 ; free virtual = 9883
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances
  CFGLUT5 => SRLC32E: 9 instances

Synth Design complete | Checksum: 7779d4c6
INFO: [Common 17-83] Releasing license: Synthesis
192 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 2721.492 ; gain = 1301.590 ; free physical = 1290 ; free virtual = 9883
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2254.500; main = 1885.479; forked = 417.713
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3711.074; main = 2721.496; forked = 1045.605
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.504 ; gain = 0.000 ; free physical = 1290 ; free virtual = 9883
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1/ila_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_0, cache-ID = 31f6b3bd527905cc
INFO: [Coretcl 2-1174] Renamed 140 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.504 ; gain = 0.000 ; free physical = 1195 ; free virtual = 9841
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/ila_0_synth_1/ila_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ila_0_utilization_synth.rpt -pb ila_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 22:07:26 2024...
