<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW5AST-138B" pn="GW5AST-LV138FPG676AES">gw5ast138b-002</Device>
    <FileList>
        <File path="../../core/src/alu.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/alubr.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/common/fifo.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/common/membus_if.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/core.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/csrunit.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/inst_decode.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/memunit.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/packages/config.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/packages/corectrl.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/packages/csr.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/packages/eei.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/reg_forward.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/top.sv" type="file.verilog" enable="1"/>
        <File path="../../core/src/top_gowin.sv" type="file.verilog" enable="1"/>
        <File path="src/gowin_pll/gowin_pll.v" type="file.verilog" enable="1"/>
        <File path="src/top.cst" type="file.cst" enable="1"/>
        <File path="src/timing.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
