Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Binary_to_7Seg_tb_behav xil_defaultlib.Binary_to_7Seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_to_BCD_converter2
Compiling module xil_defaultlib.segment_controller
Compiling module xil_defaultlib.Binary_to_7Seg
Compiling module xil_defaultlib.Binary_to_7Seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Binary_to_7Seg_tb_behav
