Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Oct 14 18:00:34 2018
| Host         : eecs-digital-23 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.411        0.000                      0                  385        0.103        0.000                      0                  385        4.230        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.411        0.000                      0                  385        0.103        0.000                      0                  385        4.230        0.000                       0                   186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.722ns (23.029%)  route 2.413ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT4 (Prop_lut4_I1_O)        0.215     5.705 r  adx/StC_Adxl_Ctrl[10]_i_5/O
                         net (fo=11, routed)          0.632     6.337    adx/StC_Adxl_Ctrl[10]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     6.434 r  adx/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.493     6.927    adx/Cmd_Reg[1]0_in[7]
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.097     7.024 r  adx/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.365     7.389    adx/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][1]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.373    13.800    adx/Cmd_Reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.722ns (23.029%)  route 2.413ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT4 (Prop_lut4_I1_O)        0.215     5.705 r  adx/StC_Adxl_Ctrl[10]_i_5/O
                         net (fo=11, routed)          0.632     6.337    adx/StC_Adxl_Ctrl[10]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     6.434 r  adx/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.493     6.927    adx/Cmd_Reg[1]0_in[7]
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.097     7.024 r  adx/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.365     7.389    adx/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][2]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.373    13.800    adx/Cmd_Reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.722ns (23.029%)  route 2.413ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT4 (Prop_lut4_I1_O)        0.215     5.705 r  adx/StC_Adxl_Ctrl[10]_i_5/O
                         net (fo=11, routed)          0.632     6.337    adx/StC_Adxl_Ctrl[10]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     6.434 r  adx/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.493     6.927    adx/Cmd_Reg[1]0_in[7]
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.097     7.024 r  adx/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.365     7.389    adx/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][4]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.373    13.800    adx/Cmd_Reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.722ns (23.029%)  route 2.413ns (76.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT4 (Prop_lut4_I1_O)        0.215     5.705 r  adx/StC_Adxl_Ctrl[10]_i_5/O
                         net (fo=11, routed)          0.632     6.337    adx/StC_Adxl_Ctrl[10]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     6.434 r  adx/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.493     6.927    adx/Cmd_Reg[1]0_in[7]
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.097     7.024 r  adx/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.365     7.389    adx/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  adx/Cmd_Reg_reg[0][6]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.373    13.800    adx/Cmd_Reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.878ns (24.935%)  route 2.643ns (75.065%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.229     5.719 r  adx/Cmd_Reg[0][6]_i_5/O
                         net (fo=3, routed)           0.851     6.569    adx/Cmd_Reg[0][6]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.239     6.808 r  adx/Cmd_Reg[1][6]_i_2/O
                         net (fo=7, routed)           0.869     7.678    adx/Cmd_Reg[1][6]_i_2_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I2_O)        0.097     7.775 r  adx/Cmd_Reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     7.775    adx/Cmd_Reg[1][0]_i_1_n_0
    SLICE_X7Y96          FDRE                                         r  adx/Cmd_Reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  adx/Cmd_Reg_reg[1][0]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.030    14.203    adx/Cmd_Reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.878ns (25.666%)  route 2.543ns (74.334%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.229     5.719 r  adx/Cmd_Reg[0][6]_i_5/O
                         net (fo=3, routed)           0.851     6.569    adx/Cmd_Reg[0][6]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.239     6.808 r  adx/Cmd_Reg[1][6]_i_2/O
                         net (fo=7, routed)           0.769     7.577    adx/Cmd_Reg[1][6]_i_2_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.097     7.674 r  adx/Cmd_Reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     7.674    adx/Cmd_Reg[1][2]_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  adx/Cmd_Reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  adx/Cmd_Reg_reg[1][2]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.030    14.203    adx/Cmd_Reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[1][1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.781ns (24.664%)  route 2.386ns (75.336%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.229     5.719 r  adx/Cmd_Reg[0][6]_i_5/O
                         net (fo=3, routed)           0.851     6.569    adx/Cmd_Reg[0][6]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.239     6.808 r  adx/Cmd_Reg[1][6]_i_2/O
                         net (fo=7, routed)           0.612     7.420    adx/Cmd_Reg[1][6]_i_2_n_0
    SLICE_X7Y97          FDSE                                         r  adx/Cmd_Reg_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDSE                                         r  adx/Cmd_Reg_reg[1][1]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X7Y97          FDSE (Setup_fdse_C_CE)      -0.150    14.023    adx/Cmd_Reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.781ns (24.664%)  route 2.386ns (75.336%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     4.567 f  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.923     5.490    adx/CE_Cnt_Num_Reads
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.229     5.719 r  adx/Cmd_Reg[0][6]_i_5/O
                         net (fo=3, routed)           0.851     6.569    adx/Cmd_Reg[0][6]_i_5_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.239     6.808 r  adx/Cmd_Reg[1][6]_i_2/O
                         net (fo=7, routed)           0.612     7.420    adx/Cmd_Reg[1][6]_i_2_n_0
    SLICE_X7Y97          FDRE                                         r  adx/Cmd_Reg_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.217    13.995    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  adx/Cmd_Reg_reg[1][6]/C
                         clock pessimism              0.214    14.209    
                         clock uncertainty           -0.035    14.173    
    SLICE_X7Y97          FDRE (Setup_fdre_C_CE)      -0.150    14.023    adx/Cmd_Reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.632ns (20.256%)  route 2.488ns (79.744%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  adx/StC_Adxl_Ctrl_reg[2]/Q
                         net (fo=28, routed)          1.267     5.861    adx/StC_Adxl_Ctrl_reg_n_0_[2]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.097     5.958 r  adx/StC_Adxl_Ctrl[8]_i_4/O
                         net (fo=3, routed)           0.511     6.469    adx/StC_Adxl_Ctrl[8]_i_4_n_0
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.097     6.566 r  adx/StC_Adxl_Ctrl[11]_i_6/O
                         net (fo=1, routed)           0.345     6.912    adx/StC_Adxl_Ctrl[11]_i_6_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.097     7.009 r  adx/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.365     7.374    adx/StN_Adxl_Ctrl
    SLICE_X3Y98          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.220    13.998    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.150    14.042    adx/StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 adx/StC_Adxl_Ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.632ns (20.282%)  route 2.484ns (79.718%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.322     4.254    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  adx/StC_Adxl_Ctrl_reg[2]/Q
                         net (fo=28, routed)          1.267     5.861    adx/StC_Adxl_Ctrl_reg_n_0_[2]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.097     5.958 r  adx/StC_Adxl_Ctrl[8]_i_4/O
                         net (fo=3, routed)           0.511     6.469    adx/StC_Adxl_Ctrl[8]_i_4_n_0
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.097     6.566 r  adx/StC_Adxl_Ctrl[11]_i_6/O
                         net (fo=1, routed)           0.345     6.912    adx/StC_Adxl_Ctrl[11]_i_6_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.097     7.009 r  adx/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.361     7.370    adx/StN_Adxl_Ctrl
    SLICE_X1Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.220    13.998    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.150    14.042    adx/StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  6.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_Num_Reads_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.246%)  route 0.149ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.605     1.524    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.149     1.801    adx/CE_Cnt_Num_Reads
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.872     2.037    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_CE)       -0.093     1.698    adx/Cnt_Num_Reads_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_Num_Reads_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.246%)  route 0.149ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.605     1.524    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.149     1.801    adx/CE_Cnt_Num_Reads
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.872     2.037    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_CE)       -0.093     1.698    adx/Cnt_Num_Reads_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_Num_Reads_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.246%)  route 0.149ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.605     1.524    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.149     1.801    adx/CE_Cnt_Num_Reads
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.872     2.037    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_CE)       -0.093     1.698    adx/Cnt_Num_Reads_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adx/StC_Adxl_Ctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_Num_Reads_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.246%)  route 0.149ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.605     1.524    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  adx/StC_Adxl_Ctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  adx/StC_Adxl_Ctrl_reg[7]/Q
                         net (fo=33, routed)          0.149     1.801    adx/CE_Cnt_Num_Reads
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.872     2.037    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  adx/Cnt_Num_Reads_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_CE)       -0.093     1.698    adx/Cnt_Num_Reads_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adx/Cnt_SS_Inactive_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_SS_Inactive_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.540%)  route 0.297ns (61.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.576     1.495    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  adx/Cnt_SS_Inactive_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  adx/Cnt_SS_Inactive_reg[5]/Q
                         net (fo=6, routed)           0.297     1.933    adx/Cnt_SS_Inactive[5]
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  adx/Cnt_SS_Inactive[6]_i_1/O
                         net (fo=1, routed)           0.000     1.978    adx/Cnt_SS_Inactive_2[6]
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.841     2.006    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.092     1.852    adx/Cnt_SS_Inactive_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 adx/Cnt_SS_Inactive_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_SS_Inactive_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.189ns (37.445%)  route 0.316ns (62.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.576     1.495    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  adx/Cnt_SS_Inactive_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  adx/Cnt_SS_Inactive_reg[5]/Q
                         net (fo=6, routed)           0.316     1.952    adx/Cnt_SS_Inactive[5]
    SLICE_X9Y100         LUT5 (Prop_lut5_I2_O)        0.048     2.000 r  adx/Cnt_SS_Inactive[8]_i_1/O
                         net (fo=1, routed)           0.000     2.000    adx/Cnt_SS_Inactive_2[8]
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.841     2.006    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[8]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.107     1.867    adx/Cnt_SS_Inactive_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 adx/Cnt_SS_Inactive_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_SS_Inactive_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.071%)  route 0.316ns (62.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.576     1.495    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  adx/Cnt_SS_Inactive_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  adx/Cnt_SS_Inactive_reg[5]/Q
                         net (fo=6, routed)           0.316     1.952    adx/Cnt_SS_Inactive[5]
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.045     1.997 r  adx/Cnt_SS_Inactive[7]_i_1/O
                         net (fo=1, routed)           0.000     1.997    adx/Cnt_SS_Inactive_2[7]
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.841     2.006    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[7]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.091     1.851    adx/Cnt_SS_Inactive_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 adx/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Data_Reg_reg[5][2]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.604     1.523    adx/SPI_Interface/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  adx/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  adx/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.107     1.795    adx/Dout[2]
    SLICE_X2Y95          SRL16E                                       r  adx/Data_Reg_reg[5][2]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.877     2.042    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          SRL16E                                       r  adx/Data_Reg_reg[5][2]_srl6/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.648    adx/Data_Reg_reg[5][2]_srl6
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 adx/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.215%)  route 0.101ns (41.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.604     1.523    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  adx/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  adx/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.101     1.766    adx/Cmd_Reg_reg[1][6]
    SLICE_X4Y98          FDRE                                         r  adx/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.875     2.040    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  adx/Cmd_Reg_reg[2][6]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.070     1.609    adx/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 adx/Cnt_SS_Inactive_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adx/Cnt_SS_Inactive_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.776%)  route 0.334ns (64.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.576     1.495    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  adx/Cnt_SS_Inactive_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  adx/Cnt_SS_Inactive_reg[5]/Q
                         net (fo=6, routed)           0.334     1.970    adx/Cnt_SS_Inactive[5]
    SLICE_X9Y100         LUT6 (Prop_lut6_I2_O)        0.045     2.015 r  adx/Cnt_SS_Inactive[9]_i_2/O
                         net (fo=1, routed)           0.000     2.015    adx/Cnt_SS_Inactive_2[9]
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.841     2.006    adx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  adx/Cnt_SS_Inactive_reg[9]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.092     1.852    adx/Cnt_SS_Inactive_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y97     adx/ACCEL_X_SUM_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y97     adx/ACCEL_X_SUM_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y97     adx/ACCEL_X_SUM_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     adx/ACCEL_X_SUM_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     adx/ACCEL_X_SUM_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     adx/ACCEL_X_SUM_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     adx/ACCEL_X_SUM_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     adx/ACCEL_X_SUM_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     adx/ACCEL_X_SUM_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y96     adx/Data_Reg_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y96     adx/Data_Reg_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][2]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y96     adx/Data_Reg_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y95     adx/Data_Reg_reg[5][6]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y97     adx/Data_Reg_reg[5][7]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y97     adx/Data_Reg_reg[5][7]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X2Y96     adx/Data_Reg_reg[5][0]_srl5/CLK



