=====
SETUP
4.747
15.327
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
7.259
8.358
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s25
13.965
14.991
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s22
14.991
15.141
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s15
15.141
15.318
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0
15.327
=====
SETUP
5.153
14.921
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24
6.877
7.909
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26
9.542
10.568
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s22
10.999
12.031
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s29
13.495
14.594
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s26
14.594
14.743
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s15
14.743
14.906
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0
14.921
=====
SETUP
5.167
14.907
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
7.259
8.358
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s24
13.480
14.579
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s22
14.579
14.728
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s15
14.728
14.891
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0
14.907
=====
SETUP
5.237
14.837
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19
5.341
6.440
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16
6.445
7.267
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22
8.247
9.346
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s27
13.475
14.501
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s24
14.501
14.651
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n363_s15
14.651
14.828
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0
14.837
=====
SETUP
5.257
14.817
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s23
11.125
12.157
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s26
13.455
14.481
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s23
14.481
14.631
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s15
14.631
14.808
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0
14.817
=====
SETUP
5.560
14.514
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23
11.600
12.661
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s26
13.088
14.187
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s23
14.187
14.336
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s15
14.336
14.499
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0
14.514
=====
SETUP
5.618
14.456
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s23
11.125
12.157
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s29
13.306
14.128
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s26
14.128
14.277
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s15
14.277
14.440
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0
14.456
=====
SETUP
5.648
14.426
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23
11.093
11.915
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s27
13.064
14.090
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s24
14.090
14.240
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s15
14.240
14.417
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0
14.426
=====
SETUP
5.690
14.383
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24
6.877
7.909
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26
9.542
10.574
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s23
11.571
12.597
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s27
13.022
14.048
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s24
14.048
14.198
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s15
14.198
14.375
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0
14.383
=====
SETUP
5.691
14.383
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s25
6.403
7.435
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s25
9.069
10.168
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23
11.473
12.534
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s28
12.957
14.056
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s25
14.056
14.205
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s15
14.205
14.368
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0
14.383
=====
SETUP
5.693
14.381
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24
6.877
7.909
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26
9.542
10.568
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s22
10.999
12.031
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s26
13.019
14.045
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s23
14.045
14.195
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s15
14.195
14.372
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0
14.381
=====
SETUP
5.716
14.358
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
7.259
8.358
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s25
12.996
14.022
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s22
14.022
14.172
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n741_s15
14.172
14.349
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0
14.358
=====
SETUP
5.730
14.344
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
7.259
8.358
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s25
12.982
14.008
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s22
14.008
14.158
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s15
14.158
14.335
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0
14.344
=====
SETUP
5.740
14.334
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s24
11.120
12.152
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s36
12.972
13.998
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s33
13.998
14.148
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s15
14.148
14.325
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0
14.334
=====
SETUP
5.751
14.323
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_15_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s25
6.403
7.435
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s25
9.069
10.168
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23
11.473
12.534
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s26
12.961
13.987
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s23
13.987
14.137
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s15
14.137
14.314
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0
14.323
=====
SETUP
5.763
14.311
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s23
11.285
12.107
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s26
12.949
13.975
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s23
13.975
14.125
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s15
14.125
14.302
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0
14.311
=====
SETUP
5.791
14.283
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s23
11.285
12.107
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s27
12.921
13.947
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s24
13.947
14.097
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s15
14.097
14.274
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0
14.283
=====
SETUP
5.865
14.208
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
6.232
7.331
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s25
9.136
9.938
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s23
10.363
11.462
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s29
12.782
13.881
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s26
13.881
14.030
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n353_s15
14.030
14.193
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0
14.208
=====
SETUP
5.948
14.126
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19
5.341
6.440
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16
6.445
7.267
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22
8.247
9.346
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s27
12.977
13.799
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s24
13.799
13.948
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s15
13.948
14.111
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0
14.126
=====
SETUP
6.067
14.007
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_15_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s24
6.877
7.909
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s26
9.542
10.574
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s22
11.401
12.027
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s30
12.858
13.680
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s27
13.680
13.829
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s15
13.829
13.992
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0
14.007
=====
SETUP
6.068
14.006
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s23
11.125
12.151
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s30
12.580
13.679
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s27
13.679
13.828
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s15
13.828
13.991
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0
14.006
=====
SETUP
6.168
13.906
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s23
10.609
11.708
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s27
12.544
13.570
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s24
13.570
13.720
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n351_s15
13.720
13.897
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_14_s0
13.906
=====
SETUP
6.192
13.882
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s23
11.285
12.107
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s26
12.921
13.546
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s23
13.546
13.696
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s15
13.696
13.873
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0
13.882
=====
SETUP
6.380
13.694
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23
11.093
11.915
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s26
12.733
13.358
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s23
13.358
13.508
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s15
13.508
13.685
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0
13.694
=====
SETUP
6.397
13.677
20.074
clk_i_ibuf
0.000
4.230
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0
4.474
4.932
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s27
6.711
7.533
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
8.683
9.782
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23
11.600
12.699
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s27
12.716
13.341
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s24
13.341
13.491
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s15
13.491
13.668
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0
13.677
=====
HOLD
0.648
3.882
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_23_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.882
=====
HOLD
0.648
3.882
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_16_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.882
=====
HOLD
0.648
3.882
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.882
=====
HOLD
0.648
3.882
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.882
=====
HOLD
0.652
3.886
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_22_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.886
=====
HOLD
0.652
3.886
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_17_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.886
=====
HOLD
0.658
3.892
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst
3.892
=====
HOLD
0.665
3.899
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst
3.899
=====
HOLD
0.665
3.899
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst
3.899
=====
HOLD
0.675
3.912
3.236
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_13_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.912
=====
HOLD
0.678
3.914
3.236
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_18_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.914
=====
HOLD
0.679
3.913
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst
3.913
=====
HOLD
0.693
3.927
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst
3.927
=====
HOLD
0.693
3.927
3.234
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/mult36x36_inst
3.927
=====
HOLD
0.697
3.933
3.236
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.933
=====
HOLD
0.697
3.933
3.236
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_24_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/dds2_multi/mult36x36_inst
3.933
=====
HOLD
0.731
4.196
3.465
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s
4.196
=====
HOLD
0.732
4.197
3.465
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s
4.197
=====
HOLD
0.937
4.248
3.311
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0
4.248
=====
HOLD
0.937
4.248
3.311
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0
4.248
=====
HOLD
0.937
4.248
3.311
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0
4.248
=====
HOLD
0.937
4.248
3.311
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0
4.248
=====
HOLD
0.937
4.248
3.311
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0
4.248
=====
HOLD
0.937
4.248
3.311
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_14_s0
4.248
=====
HOLD
0.937
4.248
3.311
clk_i_ibuf
0.000
3.126
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0
3.311
3.644
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0
4.248
