// Seed: 2367231884
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  logic id_4;
  type_10(
      .id_0(1)
  );
  type_11 id_5 (
      .id_0(1),
      .id_1(~id_4)
  );
  logic id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always #1;
  assign id_1 = 1;
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
`timescale 1 ps / 1ps
