
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Tue Feb 28 14:32:37 2023
| Design       : top_video_zone_display
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                          1000.000     {0 500}        Declared               115           2  {clk} 
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                          673.076      {0 336.538}    Generated (top_video_zone_display|clk)
                                                                             123           0  {u_video_clock_gen/u_pll_e1/goppll/CLKOUT1}
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                          134.615      {0 67.307}     Generated (top_video_zone_display|clk)
                                                                              49           0  {u_video_clock_gen/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_video_zone_display|clk              
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                              1.000 MHz     160.026 MHz       1000.000          6.249        993.751
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                              1.486 MHz     177.620 MHz        673.076          5.630        667.446
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                              7.429 MHz     555.864 MHz        134.615          1.799        132.816
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                   993.751       0.000              0            397
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   667.446       0.000              0            356
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   132.816       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   131.303       0.000              0             30
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                     0.365       0.000              0            397
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                     0.232       0.000              0            356
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.364       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.070       0.000              0             30
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk                        499.380       0.000              0            115
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   335.918       0.000              0            123
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                    65.790       0.000              0             49
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                   995.137       0.000              0            397
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   668.831       0.000              0            356
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   133.246       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   131.893       0.000              0             30
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                     0.307       0.000              0            397
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                     0.225       0.000              0            356
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.317       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.111       0.000              0             30
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk                        499.700       0.000              0            115
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   336.238       0.000              0            123
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                    65.790       0.000              0             49
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.697
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.823       4.387         ntclkbufg_1      
 CLMS_114_221/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK

 CLMS_114_221/Q1                   tco                   0.261       4.648 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/Q
                                   net (fanout=2)        0.887       5.535         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                         0.276       5.811 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/gateop_A2/Cout
                                                         0.000       5.811         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
 CLMS_114_225/Y2                   td                    0.198       6.009 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.972       6.981         u_top_uart_cmd_resolve/u_m_decoder/N270 [2]
                                                         0.382       7.363 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_0/gateop_A2/Cout
                                                         0.000       7.363         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [2]
 CLMA_114_236/COUT                 td                    0.097       7.460 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.460         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [6]
                                                         0.060       7.520 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       7.520         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_240/COUT                 td                    0.097       7.617 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.617         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.060       7.677 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       7.677         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_244/COUT                 td                    0.097       7.774 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.774         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.060       7.834 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       7.834         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_248/Y3                   td                    0.340       8.174 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.844       9.018         _N9              
                                                         0.276       9.294 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.294         u_top_uart_cmd_resolve/u_m_decoder/_N352
 CLMA_106_217/COUT                 td                    0.097       9.391 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.391         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                         0.060       9.451 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.451         u_top_uart_cmd_resolve/u_m_decoder/_N356
 CLMA_106_221/COUT                 td                    0.097       9.548 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.548         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                         0.060       9.608 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.608         u_top_uart_cmd_resolve/u_m_decoder/_N360
 CLMA_106_225/COUT                 td                    0.097       9.705 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.705         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                         0.060       9.765 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.765         u_top_uart_cmd_resolve/u_m_decoder/_N364
 CLMA_106_229/COUT                 td                    0.097       9.862 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.862         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                         0.060       9.922 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.922         u_top_uart_cmd_resolve/u_m_decoder/_N368
 CLMA_106_233/COUT                 td                    0.097      10.019 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.019         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                         0.060      10.079 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.079         u_top_uart_cmd_resolve/u_m_decoder/_N372
 CLMA_106_237/COUT                 td                    0.097      10.176 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.176         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                         0.060      10.236 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.236         u_top_uart_cmd_resolve/u_m_decoder/_N376
 CLMA_106_241/COUT                 td                    0.097      10.333 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.333         u_top_uart_cmd_resolve/u_m_decoder/_N378
                                                         0.059      10.392 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.392         u_top_uart_cmd_resolve/u_m_decoder/_N380
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.392         Logic Levels: 12 
                                                                                   Logic: 3.302ns(54.988%), Route: 2.703ns(45.012%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1001.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N10             
 USCM_74_105/CLK_USCM              td                    0.000    1002.148 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.549    1003.697         ntclkbufg_1      
 CLMA_106_245/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.667    1004.364                          
 clock uncertainty                                      -0.050    1004.314                          

 Setup time                                             -0.171    1004.143                          

 Data required time                                               1004.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.143                          
 Data arrival time                                                  10.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.697
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.823       4.387         ntclkbufg_1      
 CLMS_114_221/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK

 CLMS_114_221/Q1                   tco                   0.261       4.648 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/Q
                                   net (fanout=2)        0.887       5.535         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                         0.276       5.811 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/gateop_A2/Cout
                                                         0.000       5.811         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
 CLMS_114_225/Y2                   td                    0.198       6.009 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.972       6.981         u_top_uart_cmd_resolve/u_m_decoder/N270 [2]
                                                         0.382       7.363 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_0/gateop_A2/Cout
                                                         0.000       7.363         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [2]
 CLMA_114_236/COUT                 td                    0.097       7.460 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.460         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [6]
                                                         0.060       7.520 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       7.520         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_240/COUT                 td                    0.097       7.617 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.617         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.060       7.677 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       7.677         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_244/COUT                 td                    0.097       7.774 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.774         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.060       7.834 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       7.834         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_248/Y3                   td                    0.340       8.174 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.844       9.018         _N9              
                                                         0.276       9.294 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.294         u_top_uart_cmd_resolve/u_m_decoder/_N352
 CLMA_106_217/COUT                 td                    0.097       9.391 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.391         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                         0.060       9.451 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.451         u_top_uart_cmd_resolve/u_m_decoder/_N356
 CLMA_106_221/COUT                 td                    0.097       9.548 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.548         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                         0.060       9.608 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.608         u_top_uart_cmd_resolve/u_m_decoder/_N360
 CLMA_106_225/COUT                 td                    0.097       9.705 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.705         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                         0.060       9.765 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.765         u_top_uart_cmd_resolve/u_m_decoder/_N364
 CLMA_106_229/COUT                 td                    0.097       9.862 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.862         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                         0.060       9.922 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.922         u_top_uart_cmd_resolve/u_m_decoder/_N368
 CLMA_106_233/COUT                 td                    0.097      10.019 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.019         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                         0.060      10.079 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.079         u_top_uart_cmd_resolve/u_m_decoder/_N372
 CLMA_106_237/COUT                 td                    0.097      10.176 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.176         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                         0.060      10.236 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.236         u_top_uart_cmd_resolve/u_m_decoder/_N376
 CLMA_106_241/COUT                 td                    0.095      10.331 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.331         u_top_uart_cmd_resolve/u_m_decoder/_N378
 CLMA_106_245/CIN                                                          f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.331         Logic Levels: 12 
                                                                                   Logic: 3.241ns(54.526%), Route: 2.703ns(45.474%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1001.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N10             
 USCM_74_105/CLK_USCM              td                    0.000    1002.148 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.549    1003.697         ntclkbufg_1      
 CLMA_106_245/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.667    1004.364                          
 clock uncertainty                                      -0.050    1004.314                          

 Setup time                                             -0.171    1004.143                          

 Data required time                                               1004.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.143                          
 Data arrival time                                                  10.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.692
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.823       4.387         ntclkbufg_1      
 CLMS_114_221/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK

 CLMS_114_221/Q1                   tco                   0.261       4.648 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/Q
                                   net (fanout=2)        0.887       5.535         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                         0.276       5.811 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/gateop_A2/Cout
                                                         0.000       5.811         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
 CLMS_114_225/Y2                   td                    0.198       6.009 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.972       6.981         u_top_uart_cmd_resolve/u_m_decoder/N270 [2]
                                                         0.382       7.363 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_0/gateop_A2/Cout
                                                         0.000       7.363         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [2]
 CLMA_114_236/COUT                 td                    0.097       7.460 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.460         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [6]
                                                         0.060       7.520 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       7.520         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_240/COUT                 td                    0.097       7.617 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.617         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.060       7.677 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       7.677         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_244/COUT                 td                    0.097       7.774 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.774         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.060       7.834 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       7.834         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_248/Y3                   td                    0.340       8.174 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.844       9.018         _N9              
                                                         0.276       9.294 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.294         u_top_uart_cmd_resolve/u_m_decoder/_N352
 CLMA_106_217/COUT                 td                    0.097       9.391 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.391         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                         0.060       9.451 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.451         u_top_uart_cmd_resolve/u_m_decoder/_N356
 CLMA_106_221/COUT                 td                    0.097       9.548 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.548         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                         0.060       9.608 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.608         u_top_uart_cmd_resolve/u_m_decoder/_N360
 CLMA_106_225/COUT                 td                    0.097       9.705 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.705         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                         0.060       9.765 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.765         u_top_uart_cmd_resolve/u_m_decoder/_N364
 CLMA_106_229/COUT                 td                    0.097       9.862 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.862         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                         0.060       9.922 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.922         u_top_uart_cmd_resolve/u_m_decoder/_N368
 CLMA_106_233/COUT                 td                    0.097      10.019 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.019         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                         0.060      10.079 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.079         u_top_uart_cmd_resolve/u_m_decoder/_N372
 CLMA_106_237/COUT                 td                    0.097      10.176 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.176         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                         0.059      10.235 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.235         u_top_uart_cmd_resolve/u_m_decoder/_N376
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.235         Logic Levels: 11 
                                                                                   Logic: 3.145ns(53.779%), Route: 2.703ns(46.221%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1001.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N10             
 USCM_74_105/CLK_USCM              td                    0.000    1002.148 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.544    1003.692         ntclkbufg_1      
 CLMA_106_241/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.667    1004.359                          
 clock uncertainty                                      -0.050    1004.309                          

 Setup time                                             -0.171    1004.138                          

 Data required time                                               1004.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.138                          
 Data arrival time                                                  10.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7]/opit_0/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.379
  Launch Clock Delay      :  3.649
  Clock Pessimism Removal :  -0.689
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.501       3.649         ntclkbufg_1      
 CLMA_118_213/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_213/Q0                   tco                   0.219       3.868 r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.175       4.043         u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [7]
 CLMA_118_217/M0                                                           r       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7]/opit_0/D

 Data arrival time                                                   4.043         Logic Levels: 0  
                                                                                   Logic: 0.219ns(55.584%), Route: 0.175ns(44.416%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.815       4.379         ntclkbufg_1      
 CLMA_118_217/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7]/opit_0/CLK
 clock pessimism                                        -0.689       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.012       3.678                          

 Data required time                                                  3.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.678                          
 Data arrival time                                                   4.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  3.678
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.530       3.678         ntclkbufg_1      
 CLMA_118_236/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/CLK

 CLMA_118_236/Q1                   tco                   0.218       3.896 f       u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/Q
                                   net (fanout=1)        0.256       4.152         u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [1]
 CLMS_114_233/CD                                                           f       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/D

 Data arrival time                                                   4.152         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.992%), Route: 0.256ns(54.008%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.838       4.402         ntclkbufg_1      
 CLMS_114_233/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/CLK
 clock pessimism                                        -0.667       3.735                          
 clock uncertainty                                       0.000       3.735                          

 Hold time                                               0.033       3.768                          

 Data required time                                                  3.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.768                          
 Data arrival time                                                   4.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[2]/opit_0/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/r_cmdcode[2]/opit_0_inv/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.384
  Launch Clock Delay      :  3.654
  Clock Pessimism Removal :  -0.689
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.506       3.654         ntclkbufg_1      
 CLMA_118_217/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[2]/opit_0/CLK

 CLMA_118_217/Q1                   tco                   0.218       3.872 f       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[2]/opit_0/Q
                                   net (fanout=5)        0.245       4.117         u_top_uart_cmd_resolve/w_rx_data [2]
 CLMA_118_220/AD                                                           f       u_top_uart_cmd_resolve/u_m_decoder/r_cmdcode[2]/opit_0_inv/D

 Data arrival time                                                   4.117         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.084%), Route: 0.245ns(52.916%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.820       4.384         ntclkbufg_1      
 CLMA_118_220/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdcode[2]/opit_0_inv/CLK
 clock pessimism                                        -0.689       3.695                          
 clock uncertainty                                       0.000       3.695                          

 Hold time                                               0.033       3.728                          

 Data required time                                                  3.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.728                          
 Data arrival time                                                   4.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[3]/opit_0/CLK
Endpoint    : rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.047
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  0.780
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.869       4.893         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encr/n1q_m[3]/opit_0/CLK

 CLMA_118_249/Q3                   tco                   0.261       5.154 r       rgb2dvi/encr/n1q_m[3]/opit_0/Q
                                   net (fanout=9)        0.988       6.142         rgb2dvi/encr/n1q_m [3]
 CLMA_126_276/Y1                   td                    0.469       6.611 r       rgb2dvi/encr/N99.lt_0/gateop_A2/Y1
                                   net (fanout=5)        0.486       7.097         _N7              
 CLMA_118_269/Y0                   td                    0.383       7.480 r       rgb2dvi/encr/N229/gateop_perm/Z
                                   net (fanout=3)        0.444       7.924         rgb2dvi/encr/N229
 CLMS_114_273/Y0                   td                    0.164       8.088 r       rgb2dvi/encr/N245_3[1]/gateop/Z
                                   net (fanout=2)        0.860       8.948         rgb2dvi/encr/nb1 [2]
 CLMA_118_272/COUT                 td                    0.326       9.274 r       rgb2dvi/encr/N245_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.274         rgb2dvi/encr/_N554
 CLMA_118_276/Y0                   td                    0.198       9.472 r       rgb2dvi/encr/N245_5_5/gateop_perm/Y
                                   net (fanout=1)        0.596      10.068         rgb2dvi/encr/N245 [4]
 CLMA_118_273/D1                                                           r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  10.068         Logic Levels: 5  
                                                                                   Logic: 1.801ns(34.802%), Route: 3.374ns(65.198%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.916     674.085 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     674.085         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     674.139 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     674.434         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435     674.869 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     675.597         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.597 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.526     677.123         ntclkbufg_2      
 CLMA_118_273/CLK                                                          r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.780     677.903                          
 clock uncertainty                                      -0.150     677.753                          

 Setup time                                             -0.239     677.514                          

 Data required time                                                677.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                677.514                          
 Data arrival time                                                  10.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       667.446                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[3]/opit_0/CLK
Endpoint    : rgb2dvi/encr/cnt[1]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.055
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.869       4.893         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encr/n1q_m[3]/opit_0/CLK

 CLMA_118_249/Q3                   tco                   0.261       5.154 r       rgb2dvi/encr/n1q_m[3]/opit_0/Q
                                   net (fanout=9)        0.988       6.142         rgb2dvi/encr/n1q_m [3]
 CLMA_126_276/Y1                   td                    0.469       6.611 r       rgb2dvi/encr/N99.lt_0/gateop_A2/Y1
                                   net (fanout=5)        0.486       7.097         _N7              
 CLMA_118_269/Y0                   td                    0.383       7.480 r       rgb2dvi/encr/N229/gateop_perm/Z
                                   net (fanout=3)        0.576       8.056         rgb2dvi/encr/N229
 CLMS_114_273/Y1                   td                    0.169       8.225 r       rgb2dvi/encr/N245_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.295       8.520         rgb2dvi/encr/nb1 [1]
 CLMA_118_272/Y1                   td                    0.377       8.897 r       rgb2dvi/encr/N245_5_1/gateop_A2/Y1
                                   net (fanout=1)        0.725       9.622         rgb2dvi/encr/N245 [1]
 CLMA_114_268/A1                                                           r       rgb2dvi/encr/cnt[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.622         Logic Levels: 4  
                                                                                   Logic: 1.659ns(35.081%), Route: 3.070ns(64.919%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.916     674.085 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     674.085         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     674.139 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     674.434         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435     674.869 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     675.597         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.597 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.534     677.131         ntclkbufg_2      
 CLMA_114_268/CLK                                                          r       rgb2dvi/encr/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.757     677.888                          
 clock uncertainty                                      -0.150     677.738                          

 Setup time                                             -0.248     677.490                          

 Data required time                                                677.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                677.490                          
 Data arrival time                                                   9.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       667.868                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[3]/opit_0/CLK
Endpoint    : rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.055
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.869       4.893         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encr/n1q_m[3]/opit_0/CLK

 CLMA_118_249/Q3                   tco                   0.261       5.154 r       rgb2dvi/encr/n1q_m[3]/opit_0/Q
                                   net (fanout=9)        0.988       6.142         rgb2dvi/encr/n1q_m [3]
 CLMA_126_276/Y1                   td                    0.469       6.611 r       rgb2dvi/encr/N99.lt_0/gateop_A2/Y1
                                   net (fanout=5)        0.486       7.097         _N7              
 CLMA_118_269/Y0                   td                    0.383       7.480 r       rgb2dvi/encr/N229/gateop_perm/Z
                                   net (fanout=3)        0.444       7.924         rgb2dvi/encr/N229
 CLMS_114_273/Y0                   td                    0.164       8.088 r       rgb2dvi/encr/N245_3[1]/gateop/Z
                                   net (fanout=2)        0.860       8.948         rgb2dvi/encr/nb1 [2]
 CLMA_118_272/Y3                   td                    0.463       9.411 r       rgb2dvi/encr/N245_5_3/gateop_A2/Y1
                                   net (fanout=1)        0.282       9.693         rgb2dvi/encr/N245 [3]
 CLMA_114_268/D4                                                           r       rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.693         Logic Levels: 4  
                                                                                   Logic: 1.740ns(36.250%), Route: 3.060ns(63.750%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.916     674.085 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     674.085         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     674.139 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     674.434         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435     674.869 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     675.597         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.597 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.534     677.131         ntclkbufg_2      
 CLMA_114_268/CLK                                                          r       rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.757     677.888                          
 clock uncertainty                                      -0.150     677.738                          

 Setup time                                             -0.132     677.606                          

 Data required time                                                677.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                677.606                          
 Data arrival time                                                   9.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       667.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar/v_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_color_bar/vs_reg/opit_0_inv_MUX4TO1Q/S1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.905
  Launch Clock Delay      :  4.073
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.552       4.073         ntclkbufg_2      
 CLMA_102_244/CLK                                                          r       u_color_bar/v_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_244/Q2                   tco                   0.218       4.291 f       u_color_bar/v_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.262       4.553         u_color_bar/v_cnt [2]
 CLMS_102_249/A4                                                           f       u_color_bar/vs_reg/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   4.553         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.417%), Route: 0.262ns(54.583%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.881       4.905         ntclkbufg_2      
 CLMS_102_249/CLK                                                          r       u_color_bar/vs_reg/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.503       4.402                          
 clock uncertainty                                       0.000       4.402                          

 Hold time                                              -0.081       4.321                          

 Data required time                                                  4.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.321                          
 Data arrival time                                                   4.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar/h_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_color_bar/active_x[5]/opit_0_inv_A2Q21/I04
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.883
  Launch Clock Delay      :  4.091
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.570       4.091         ntclkbufg_2      
 CLMA_98_249/CLK                                                           r       u_color_bar/h_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_249/Q0                    tco                   0.218       4.309 f       u_color_bar/h_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.311       4.620         u_color_bar/h_cnt [4]
 CLMA_106_244/A4                                                           f       u_color_bar/active_x[5]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   4.620         Logic Levels: 0  
                                                                                   Logic: 0.218ns(41.210%), Route: 0.311ns(58.790%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.859       4.883         ntclkbufg_2      
 CLMA_106_244/CLK                                                          r       u_color_bar/active_x[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.503       4.380                          
 clock uncertainty                                       0.000       4.380                          

 Hold time                                              -0.081       4.299                          

 Data required time                                                  4.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.299                          
 Data arrival time                                                   4.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/vid_pData_zoned[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/din_q[0]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.893
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  -0.780
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.556       4.077         ntclkbufg_2      
 CLMA_118_248/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_248/Q0                   tco                   0.219       4.296 r       u_video_zone_judge/vid_pData_zoned[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.135       4.431         vid_pData_zoned[8]
 CLMA_118_249/M1                                                           r       rgb2dvi/encr/din_q[0]/opit_0/D

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.864%), Route: 0.135ns(38.136%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.869       4.893         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encr/din_q[0]/opit_0/CLK
 clock pessimism                                        -0.780       4.113                          
 clock uncertainty                                       0.000       4.113                          

 Hold time                                              -0.012       4.101                          

 Data required time                                                  4.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.101                          
 Data arrival time                                                   4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.059
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.855       4.877         ntclkbufg_0      
 CLMA_146_341/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_146_341/Q0                   tco                   0.261       5.138 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.584         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_146_329/Y0                   td                    0.282       5.866 r       rgb2dvi/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.443       6.309         rgb2dvi/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   6.309         Logic Levels: 1  
                                                                                   Logic: 0.543ns(37.919%), Route: 0.889ns(62.081%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.916     135.624 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.624         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     135.678 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     135.973         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433     136.406 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     137.134         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000     137.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.540     138.674         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.757     139.431                          
 clock uncertainty                                      -0.150     139.281                          

 Setup time                                             -0.156     139.125                          

 Data required time                                                139.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.125                          
 Data arrival time                                                   6.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.816                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.074
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.855       4.877         ntclkbufg_0      
 CLMA_146_341/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_146_341/Q2                   tco                   0.261       5.138 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.419       5.557         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_344/Y0                   td                    0.164       5.721 r       rgb2dvi/serdes_4b_10to1_m0/N69/gateop/Z
                                   net (fanout=1)        0.567       6.288         rgb2dvi/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   6.288         Logic Levels: 1  
                                                                                   Logic: 0.425ns(30.120%), Route: 0.986ns(69.880%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.916     135.624 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.624         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     135.678 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     135.973         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433     136.406 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     137.134         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000     137.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.555     138.689         ntclkbufg_0      
 IOL_151_349/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.757     139.446                          
 clock uncertainty                                      -0.150     139.296                          

 Setup time                                             -0.156     139.140                          

 Data required time                                                139.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.140                          
 Data arrival time                                                   6.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.852                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       4.842         ntclkbufg_0      
 CLMA_146_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK

 CLMA_146_312/Q0                   tco                   0.261       5.103 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/Q
                                   net (fanout=2)        0.315       5.418         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l [0]
 CLMA_146_301/Y0                   td                    0.164       5.582 r       rgb2dvi/serdes_4b_10to1_m0/N59/gateop/Z
                                   net (fanout=1)        0.564       6.146         rgb2dvi/serdes_4b_10to1_m0/N59
 IOL_151_297/TX_DATA[1]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]

 Data arrival time                                                   6.146         Logic Levels: 1  
                                                                                   Logic: 0.425ns(32.592%), Route: 0.879ns(67.408%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.916     135.624 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.624         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     135.678 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     135.973         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433     136.406 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     137.134         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000     137.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.520     138.654         ntclkbufg_0      
 IOL_151_297/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.757     139.411                          
 clock uncertainty                                      -0.150     139.261                          

 Setup time                                             -0.156     139.105                          

 Data required time                                                139.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.105                          
 Data arrival time                                                   6.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.959                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.847
  Launch Clock Delay      :  4.032
  Clock Pessimism Removal :  -0.814
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.513       4.032         ntclkbufg_0      
 CLMA_146_301/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK

 CLMA_146_301/Q1                   tco                   0.219       4.251 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/Q
                                   net (fanout=1)        0.134       4.385         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [1]
 CLMA_146_301/M0                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D

 Data arrival time                                                   4.385         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.825       4.847         ntclkbufg_0      
 CLMA_146_301/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
 clock pessimism                                        -0.814       4.033                          
 clock uncertainty                                       0.000       4.033                          

 Hold time                                              -0.012       4.021                          

 Data required time                                                  4.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.021                          
 Data arrival time                                                   4.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.027
  Clock Pessimism Removal :  -0.814
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.508       4.027         ntclkbufg_0      
 CLMA_146_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_146_312/Q2                   tco                   0.219       4.246 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.136       4.382         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_146_312/M2                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D

 Data arrival time                                                   4.382         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.690%), Route: 0.136ns(38.310%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       4.842         ntclkbufg_0      
 CLMA_146_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
 clock pessimism                                        -0.814       4.028                          
 clock uncertainty                                       0.000       4.028                          

 Hold time                                              -0.012       4.016                          

 Data required time                                                  4.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.016                          
 Data arrival time                                                   4.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.032
  Clock Pessimism Removal :  -0.779
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.513       4.032         ntclkbufg_0      
 CLMA_146_316/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_146_316/Q3                   tco                   0.218       4.250 f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.235       4.485         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_146_312/M1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   4.485         Logic Levels: 0  
                                                                                   Logic: 0.218ns(48.124%), Route: 0.235ns(51.876%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       4.842         ntclkbufg_0      
 CLMA_146_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -0.779       4.063                          
 clock uncertainty                                       0.000       4.063                          

 Hold time                                              -0.016       4.047                          

 Data required time                                                  4.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.047                          
 Data arrival time                                                   4.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.024
  Launch Clock Delay      :  4.846
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    1.100    1347.345 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.345         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067    1347.412 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1347.778         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523    1348.301 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875    1349.176         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1349.176 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.822    1350.998         ntclkbufg_2      
 CLMS_142_301/CLK                                                          r       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_142_301/Q0                   tco                   0.261    1351.259 r       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        2.004    1353.263         rgb2dvi/blue [2] 
 CLMA_142_304/B3                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                1353.263         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.523%), Route: 2.004ns(88.477%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.916    1481.774 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.774         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1481.828 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1482.123         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433    1482.556 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728    1483.284         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000    1483.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.505    1484.789         ntclkbufg_0      
 CLMA_142_304/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1485.057                          
 clock uncertainty                                      -0.150    1484.907                          

 Setup time                                             -0.341    1484.566                          

 Data required time                                               1484.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1484.566                          
 Data arrival time                                                1353.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       131.303                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encg/dout[8]/opit_0_inv/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.866
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    1.100    1347.345 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.345         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067    1347.412 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1347.778         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523    1348.301 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875    1349.176         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1349.176 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.842    1351.018         ntclkbufg_2      
 CLMS_142_333/CLK                                                          r       rgb2dvi/encg/dout[8]/opit_0_inv/CLK

 CLMS_142_333/Q3                   tco                   0.261    1351.279 r       rgb2dvi/encg/dout[8]/opit_0_inv/Q
                                   net (fanout=1)        1.624    1352.903         rgb2dvi/red [8]  
 CLMA_146_337/C3                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                1352.903         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.846%), Route: 1.624ns(86.154%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.916    1481.774 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.774         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1481.828 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1482.123         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433    1482.556 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728    1483.284         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000    1483.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.537    1484.821         ntclkbufg_0      
 CLMA_146_337/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1485.089                          
 clock uncertainty                                      -0.150    1484.939                          

 Setup time                                             -0.351    1484.588                          

 Data required time                                               1484.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1484.588                          
 Data arrival time                                                1352.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       131.685                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.031
  Launch Clock Delay      :  4.846
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    1.100    1347.345 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.345         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067    1347.412 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1347.778         _N10             
 PLL_82_319/CLK_OUT1               td                    0.523    1348.301 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875    1349.176         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1349.176 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.822    1350.998         ntclkbufg_2      
 CLMS_142_301/CLK                                                          r       rgb2dvi/encb/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_301/Q3                   tco                   0.261    1351.259 r       rgb2dvi/encb/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.612    1352.871         rgb2dvi/blue [8] 
 CLMA_138_297/C3                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                1352.871         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.935%), Route: 1.612ns(86.065%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.916    1481.774 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.774         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1481.828 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1482.123         _N10             
 PLL_82_319/CLK_OUT0               td                    0.433    1482.556 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728    1483.284         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000    1483.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.512    1484.796         ntclkbufg_0      
 CLMA_138_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1485.064                          
 clock uncertainty                                      -0.150    1484.914                          

 Setup time                                             -0.351    1484.563                          

 Data required time                                               1484.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1484.563                          
 Data arrival time                                                1352.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       131.692                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.839
  Launch Clock Delay      :  4.031
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.510       4.031         ntclkbufg_2      
 CLMA_142_300/CLK                                                          r       rgb2dvi/encr/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.218       4.249 f       rgb2dvi/encr/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.376       4.625         rgb2dvi/green [8]
 CLMS_142_313/D1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.625         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.700%), Route: 0.376ns(63.300%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.817       4.839         ntclkbufg_0      
 CLMS_142_313/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.571                          
 clock uncertainty                                       0.150       4.721                          

 Hold time                                              -0.166       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                   4.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.070                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.846
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.529       4.050         ntclkbufg_2      
 CLMS_142_333/CLK                                                          r       rgb2dvi/encr/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_333/Q0                   tco                   0.218       4.268 f       rgb2dvi/encr/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.373       4.641         rgb2dvi/green [0]
 CLMA_138_321/C1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.641         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.887%), Route: 0.373ns(63.113%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.824       4.846         ntclkbufg_0      
 CLMA_138_321/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.578                          
 clock uncertainty                                       0.150       4.728                          

 Hold time                                              -0.166       4.562                          

 Data required time                                                  4.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.562                          
 Data arrival time                                                   4.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.079                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.545  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.844
  Launch Clock Delay      :  4.031
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N10             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.510       4.031         ntclkbufg_2      
 CLMS_142_301/CLK                                                          r       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_142_301/Q0                   tco                   0.218       4.249 f       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        0.470       4.719         rgb2dvi/blue [2] 
 CLMS_142_317/B1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.719         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.686%), Route: 0.470ns(68.314%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.822       4.844         ntclkbufg_0      
 CLMS_142_317/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.576                          
 clock uncertainty                                       0.150       4.726                          

 Hold time                                              -0.167       4.559                          

 Data required time                                                  4.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.559                          
 Data arrival time                                                   4.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.160                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.200       1.293 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.066       1.359 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       1.764         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.285 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       3.165         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.165 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       5.000         ntclkbufg_0      
 IOL_151_349/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       5.480 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.480         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020       7.500 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       7.596         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   7.596         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.200       1.293 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.066       1.359 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       1.764         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.285 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       3.165         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.165 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       5.000         ntclkbufg_0      
 IOL_151_350/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.480       5.480 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.480         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    2.020       7.500 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       7.592         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   7.592         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.451%), Route: 0.092ns(3.549%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.200       1.293 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.066       1.359 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       1.764         _N10             
 PLL_82_319/CLK_OUT0               td                    0.521       2.285 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       3.165         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       3.165 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       4.985         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.480       5.465 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.465         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    2.020       7.485 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095       7.580         nt_tmds_data_n[1]
 A11                                                                       f       tmds_data_n[1] (port)

 Data arrival time                                                   7.580         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.339%), Route: 0.095ns(3.661%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.916       0.945 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.092       1.037 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.463       1.500         nt_uart_rx       
 CLMS_126_217/A4                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.500         Logic Levels: 2  
                                                                                   Logic: 1.008ns(67.200%), Route: 0.492ns(32.800%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[3]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.916       0.945 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.092       1.037 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.486       1.523         nt_uart_rx       
 CLMA_126_212/B1                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.523         Logic Levels: 2  
                                                                                   Logic: 1.008ns(66.185%), Route: 0.515ns(33.815%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 f       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.999       1.028 f       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.093       1.121 f       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.445       1.566         nt_uart_rx       
 CLMA_118_213/D0                                                           f       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.566         Logic Levels: 2  
                                                                                   Logic: 1.092ns(69.732%), Route: 0.474ns(30.268%)
====================================================================================================

{top_video_zone_display|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           Low Pulse Width   CLMS_114_229/CLK        u_top_uart_cmd_resolve/u_m_decoder/byte1[2][3]/opit_0/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_114_229/CLK        u_top_uart_cmd_resolve/u_m_decoder/byte1[2][3]/opit_0/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_114_229/CLK        u_top_uart_cmd_resolve/u_m_decoder/byte1[2][4]/opit_0/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 335.918     336.538         0.620           Low Pulse Width   CLMS_126_289/CLK        rgb2dvi/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK
 335.918     336.538         0.620           High Pulse Width  CLMS_126_289/CLK        rgb2dvi/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK
 335.918     336.538         0.620           High Pulse Width  CLMS_126_289/CLK        rgb2dvi/encb/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 65.790      67.307          1.517           High Pulse Width  IOL_151_298/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_350/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_338/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.940
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.413       3.394         ntclkbufg_1      
 CLMS_114_221/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK

 CLMS_114_221/Q1                   tco                   0.200       3.594 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/Q
                                   net (fanout=2)        0.669       4.263         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                         0.212       4.475 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/gateop_A2/Cout
                                                         0.000       4.475         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
 CLMS_114_225/COUT                 td                    0.080       4.555 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.555         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
 CLMS_114_229/Y1                   td                    0.292       4.847 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.641       5.488         u_top_uart_cmd_resolve/u_m_decoder/N270 [5]
 CLMA_114_236/COUT                 td                    0.250       5.738 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.738         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [6]
                                                         0.052       5.790 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       5.790         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_240/COUT                 td                    0.080       5.870 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.870         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.052       5.922 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       5.922         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_244/COUT                 td                    0.080       6.002 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.002         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.052       6.054 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       6.054         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_248/Y3                   td                    0.260       6.314 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.644       6.958         _N9              
                                                         0.212       7.170 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.170         u_top_uart_cmd_resolve/u_m_decoder/_N352
 CLMA_106_217/COUT                 td                    0.080       7.250 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.250         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                         0.052       7.302 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.302         u_top_uart_cmd_resolve/u_m_decoder/_N356
 CLMA_106_221/COUT                 td                    0.080       7.382 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.382         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                         0.052       7.434 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.434         u_top_uart_cmd_resolve/u_m_decoder/_N360
 CLMA_106_225/COUT                 td                    0.080       7.514 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.514         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                         0.052       7.566 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.566         u_top_uart_cmd_resolve/u_m_decoder/_N364
 CLMA_106_229/COUT                 td                    0.080       7.646 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.646         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                         0.052       7.698 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.698         u_top_uart_cmd_resolve/u_m_decoder/_N368
 CLMA_106_233/COUT                 td                    0.080       7.778 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.778         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                         0.052       7.830 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.830         u_top_uart_cmd_resolve/u_m_decoder/_N372
 CLMA_106_237/COUT                 td                    0.080       7.910 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.910         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                         0.052       7.962 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.962         u_top_uart_cmd_resolve/u_m_decoder/_N376
 CLMA_106_241/COUT                 td                    0.080       8.042 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.042         u_top_uart_cmd_resolve/u_m_decoder/_N378
                                                         0.052       8.094 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.094         u_top_uart_cmd_resolve/u_m_decoder/_N380
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.094         Logic Levels: 13 
                                                                                   Logic: 2.746ns(58.426%), Route: 1.954ns(41.574%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1000.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N10             
 USCM_74_105/CLK_USCM              td                    0.000    1001.705 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.235    1002.940         ntclkbufg_1      
 CLMA_106_245/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.446    1003.386                          
 clock uncertainty                                      -0.050    1003.336                          

 Setup time                                             -0.105    1003.231                          

 Data required time                                               1003.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.231                          
 Data arrival time                                                   8.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.940
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.413       3.394         ntclkbufg_1      
 CLMS_114_221/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK

 CLMS_114_221/Q1                   tco                   0.200       3.594 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/Q
                                   net (fanout=2)        0.669       4.263         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                         0.212       4.475 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/gateop_A2/Cout
                                                         0.000       4.475         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
 CLMS_114_225/COUT                 td                    0.080       4.555 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.555         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
 CLMS_114_229/Y1                   td                    0.292       4.847 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.641       5.488         u_top_uart_cmd_resolve/u_m_decoder/N270 [5]
 CLMA_114_236/COUT                 td                    0.250       5.738 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.738         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [6]
                                                         0.052       5.790 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       5.790         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_240/COUT                 td                    0.080       5.870 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.870         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.052       5.922 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       5.922         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_244/COUT                 td                    0.080       6.002 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.002         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.052       6.054 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       6.054         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_248/Y3                   td                    0.260       6.314 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.644       6.958         _N9              
                                                         0.212       7.170 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.170         u_top_uart_cmd_resolve/u_m_decoder/_N352
 CLMA_106_217/COUT                 td                    0.080       7.250 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.250         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                         0.052       7.302 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.302         u_top_uart_cmd_resolve/u_m_decoder/_N356
 CLMA_106_221/COUT                 td                    0.080       7.382 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.382         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                         0.052       7.434 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.434         u_top_uart_cmd_resolve/u_m_decoder/_N360
 CLMA_106_225/COUT                 td                    0.080       7.514 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.514         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                         0.052       7.566 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.566         u_top_uart_cmd_resolve/u_m_decoder/_N364
 CLMA_106_229/COUT                 td                    0.080       7.646 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.646         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                         0.052       7.698 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.698         u_top_uart_cmd_resolve/u_m_decoder/_N368
 CLMA_106_233/COUT                 td                    0.080       7.778 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.778         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                         0.052       7.830 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.830         u_top_uart_cmd_resolve/u_m_decoder/_N372
 CLMA_106_237/COUT                 td                    0.080       7.910 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.910         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                         0.052       7.962 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.962         u_top_uart_cmd_resolve/u_m_decoder/_N376
 CLMA_106_241/COUT                 td                    0.079       8.041 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.041         u_top_uart_cmd_resolve/u_m_decoder/_N378
 CLMA_106_245/CIN                                                          f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.041         Logic Levels: 13 
                                                                                   Logic: 2.693ns(57.951%), Route: 1.954ns(42.049%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1000.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N10             
 USCM_74_105/CLK_USCM              td                    0.000    1001.705 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.235    1002.940         ntclkbufg_1      
 CLMA_106_245/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.446    1003.386                          
 clock uncertainty                                      -0.050    1003.336                          

 Setup time                                             -0.105    1003.231                          

 Data required time                                               1003.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.231                          
 Data arrival time                                                   8.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.936
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.413       3.394         ntclkbufg_1      
 CLMS_114_221/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/CLK

 CLMS_114_221/Q1                   tco                   0.200       3.594 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv/Q
                                   net (fanout=2)        0.669       4.263         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1]
                                                         0.212       4.475 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/gateop_A2/Cout
                                                         0.000       4.475         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2]
 CLMS_114_225/COUT                 td                    0.080       4.555 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.555         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
 CLMS_114_229/Y1                   td                    0.292       4.847 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.641       5.488         u_top_uart_cmd_resolve/u_m_decoder/N270 [5]
 CLMA_114_236/COUT                 td                    0.250       5.738 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.738         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [6]
                                                         0.052       5.790 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       5.790         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_240/COUT                 td                    0.080       5.870 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.870         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.052       5.922 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       5.922         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_244/COUT                 td                    0.080       6.002 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.002         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.052       6.054 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       6.054         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_248/Y3                   td                    0.260       6.314 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.644       6.958         _N9              
                                                         0.212       7.170 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.170         u_top_uart_cmd_resolve/u_m_decoder/_N352
 CLMA_106_217/COUT                 td                    0.080       7.250 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.250         u_top_uart_cmd_resolve/u_m_decoder/_N354
                                                         0.052       7.302 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.302         u_top_uart_cmd_resolve/u_m_decoder/_N356
 CLMA_106_221/COUT                 td                    0.080       7.382 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.382         u_top_uart_cmd_resolve/u_m_decoder/_N358
                                                         0.052       7.434 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.434         u_top_uart_cmd_resolve/u_m_decoder/_N360
 CLMA_106_225/COUT                 td                    0.080       7.514 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.514         u_top_uart_cmd_resolve/u_m_decoder/_N362
                                                         0.052       7.566 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.566         u_top_uart_cmd_resolve/u_m_decoder/_N364
 CLMA_106_229/COUT                 td                    0.080       7.646 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.646         u_top_uart_cmd_resolve/u_m_decoder/_N366
                                                         0.052       7.698 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.698         u_top_uart_cmd_resolve/u_m_decoder/_N368
 CLMA_106_233/COUT                 td                    0.080       7.778 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.778         u_top_uart_cmd_resolve/u_m_decoder/_N370
                                                         0.052       7.830 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.830         u_top_uart_cmd_resolve/u_m_decoder/_N372
 CLMA_106_237/COUT                 td                    0.080       7.910 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.910         u_top_uart_cmd_resolve/u_m_decoder/_N374
                                                         0.052       7.962 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.962         u_top_uart_cmd_resolve/u_m_decoder/_N376
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.962         Logic Levels: 12 
                                                                                   Logic: 2.614ns(57.224%), Route: 1.954ns(42.776%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1000.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N10             
 USCM_74_105/CLK_USCM              td                    0.000    1001.705 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.231    1002.936         ntclkbufg_1      
 CLMA_106_241/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.446    1003.382                          
 clock uncertainty                                      -0.050    1003.332                          

 Setup time                                             -0.105    1003.227                          

 Data required time                                               1003.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.227                          
 Data arrival time                                                   7.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7]/opit_0/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.386
  Launch Clock Delay      :  2.896
  Clock Pessimism Removal :  -0.459
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.191       2.896         ntclkbufg_1      
 CLMA_118_213/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_213/Q0                   tco                   0.186       3.082 r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.150       3.232         u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [7]
 CLMA_118_217/M0                                                           r       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7]/opit_0/D

 Data arrival time                                                   3.232         Logic Levels: 0  
                                                                                   Logic: 0.186ns(55.357%), Route: 0.150ns(44.643%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.405       3.386         ntclkbufg_1      
 CLMA_118_217/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7]/opit_0/CLK
 clock pessimism                                        -0.459       2.927                          
 clock uncertainty                                       0.000       2.927                          

 Hold time                                              -0.002       2.925                          

 Data required time                                                  2.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.925                          
 Data arrival time                                                   3.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]/opit_0_inv_L5Q_perm/L4
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.382
  Launch Clock Delay      :  2.896
  Clock Pessimism Removal :  -0.458
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.191       2.896         ntclkbufg_1      
 CLMA_118_212/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_118_212/Q3                   tco                   0.185       3.081 f       u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.130       3.211         u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt [2]
 CLMA_118_213/D4                                                           f       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.211         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.401       3.382         ntclkbufg_1      
 CLMA_118_213/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458       2.924                          
 clock uncertainty                                       0.000       2.924                          

 Hold time                                              -0.044       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[0]/opit_0/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.397
  Launch Clock Delay      :  2.907
  Clock Pessimism Removal :  -0.459
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.202       2.907         ntclkbufg_1      
 CLMS_126_217/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_217/Q0                   tco                   0.186       3.093 r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.191       3.284         u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [0]
 CLMS_126_221/M0                                                           r       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[0]/opit_0/D

 Data arrival time                                                   3.284         Logic Levels: 0  
                                                                                   Logic: 0.186ns(49.337%), Route: 0.191ns(50.663%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N10             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.416       3.397         ntclkbufg_1      
 CLMS_126_221/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[0]/opit_0/CLK
 clock pessimism                                        -0.459       2.938                          
 clock uncertainty                                       0.000       2.938                          

 Hold time                                              -0.002       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[3]/opit_0/CLK
Endpoint    : rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  3.775
  Clock Pessimism Removal :  0.518
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.460       3.775         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encr/n1q_m[3]/opit_0/CLK

 CLMA_118_249/Q3                   tco                   0.198       3.973 f       rgb2dvi/encr/n1q_m[3]/opit_0/Q
                                   net (fanout=9)        0.734       4.707         rgb2dvi/encr/n1q_m [3]
 CLMA_126_276/Y1                   td                    0.360       5.067 r       rgb2dvi/encr/N99.lt_0/gateop_A2/Y1
                                   net (fanout=5)        0.367       5.434         _N7              
 CLMA_118_269/Y0                   td                    0.294       5.728 r       rgb2dvi/encr/N229/gateop_perm/Z
                                   net (fanout=3)        0.334       6.062         rgb2dvi/encr/N229
 CLMS_114_273/Y0                   td                    0.125       6.187 r       rgb2dvi/encr/N245_3[1]/gateop/Z
                                   net (fanout=2)        0.650       6.837         rgb2dvi/encr/nb1 [2]
 CLMA_118_272/COUT                 td                    0.250       7.087 r       rgb2dvi/encr/N245_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.087         rgb2dvi/encr/_N554
 CLMA_118_276/Y0                   td                    0.151       7.238 r       rgb2dvi/encr/N245_5_5/gateop_perm/Y
                                   net (fanout=1)        0.442       7.680         rgb2dvi/encr/N245 [4]
 CLMA_118_273/D1                                                           r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.680         Logic Levels: 5  
                                                                                   Logic: 1.378ns(35.288%), Route: 2.527ns(64.712%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.734     673.903 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     673.903         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     673.941 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     674.190         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319     674.509 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     675.060         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.060 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.220     676.280         ntclkbufg_2      
 CLMA_118_273/CLK                                                          r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.518     676.798                          
 clock uncertainty                                      -0.150     676.648                          

 Setup time                                             -0.137     676.511                          

 Data required time                                                676.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                676.511                          
 Data arrival time                                                   7.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       668.831                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/de_reg/opit_0/CLK
Endpoint    : rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.186
  Launch Clock Delay      :  3.775
  Clock Pessimism Removal :  0.504
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.460       3.775         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encb/de_reg/opit_0/CLK

 CLMA_118_249/Q0                   tco                   0.198       3.973 f       rgb2dvi/encb/de_reg/opit_0/Q
                                   net (fanout=57)       1.331       5.304         rgb2dvi/encb/de_reg
 CLMS_142_333/Y1                   td                    0.129       5.433 r       rgb2dvi/encg/dout[0]/opit_0_inv_L5Q/Z
                                   net (fanout=2)        0.470       5.903         rgb2dvi/encg/N229
 CLMS_134_317/Y1                   td                    0.293       6.196 r       rgb2dvi/encg/N245_8.fsub_0/gateop_A2/Y1
                                   net (fanout=1)        0.466       6.662         rgb2dvi/encg/nb2 [3]
 CLMS_134_301/COUT                 td                    0.250       6.912 r       rgb2dvi/encg/N245_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.912         rgb2dvi/encg/_N523
 CLMS_134_305/Y0                   td                    0.151       7.063 r       rgb2dvi/encg/N245_5_5/gateop/Y
                                   net (fanout=1)        0.353       7.416         rgb2dvi/encg/N245 [4]
 CLMA_138_304/B4                                                           r       rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.416         Logic Levels: 4  
                                                                                   Logic: 1.021ns(28.042%), Route: 2.620ns(71.958%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.734     673.903 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     673.903         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     673.941 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     674.190         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319     674.509 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     675.060         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.060 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.202     676.262         ntclkbufg_2      
 CLMA_138_304/CLK                                                          r       rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.504     676.766                          
 clock uncertainty                                      -0.150     676.616                          

 Setup time                                             -0.070     676.546                          

 Data required time                                                676.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                676.546                          
 Data arrival time                                                   7.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       669.130                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[3]/opit_0/CLK
Endpoint    : rgb2dvi/encr/cnt[1]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.775
  Clock Pessimism Removal :  0.504
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.460       3.775         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encr/n1q_m[3]/opit_0/CLK

 CLMA_118_249/Q3                   tco                   0.198       3.973 f       rgb2dvi/encr/n1q_m[3]/opit_0/Q
                                   net (fanout=9)        0.734       4.707         rgb2dvi/encr/n1q_m [3]
 CLMA_126_276/Y1                   td                    0.360       5.067 r       rgb2dvi/encr/N99.lt_0/gateop_A2/Y1
                                   net (fanout=5)        0.367       5.434         _N7              
 CLMA_118_269/Y0                   td                    0.294       5.728 r       rgb2dvi/encr/N229/gateop_perm/Z
                                   net (fanout=3)        0.451       6.179         rgb2dvi/encr/N229
 CLMS_114_273/Y1                   td                    0.129       6.308 r       rgb2dvi/encr/N245_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.225       6.533         rgb2dvi/encr/nb1 [1]
 CLMA_118_272/Y1                   td                    0.289       6.822 r       rgb2dvi/encr/N245_5_1/gateop_A2/Y1
                                   net (fanout=1)        0.532       7.354         rgb2dvi/encr/N245 [1]
 CLMA_114_268/A1                                                           r       rgb2dvi/encr/cnt[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.354         Logic Levels: 4  
                                                                                   Logic: 1.270ns(35.485%), Route: 2.309ns(64.515%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.734     673.903 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     673.903         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     673.941 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     674.190         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319     674.509 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     675.060         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.060 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.227     676.287         ntclkbufg_2      
 CLMA_114_268/CLK                                                          r       rgb2dvi/encr/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.504     676.791                          
 clock uncertainty                                      -0.150     676.641                          

 Setup time                                             -0.143     676.498                          

 Data required time                                                676.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                676.498                          
 Data arrival time                                                   7.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       669.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar/v_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_color_bar/vs_reg/opit_0_inv_MUX4TO1Q/S1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.789
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  -0.331
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.238       3.222         ntclkbufg_2      
 CLMA_102_244/CLK                                                          r       u_color_bar/v_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_244/Q2                   tco                   0.185       3.407 f       u_color_bar/v_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.233       3.640         u_color_bar/v_cnt [2]
 CLMS_102_249/A4                                                           f       u_color_bar/vs_reg/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.640         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.258%), Route: 0.233ns(55.742%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.474       3.789         ntclkbufg_2      
 CLMS_102_249/CLK                                                          r       u_color_bar/vs_reg/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.331       3.458                          
 clock uncertainty                                       0.000       3.458                          

 Hold time                                              -0.043       3.415                          

 Data required time                                                  3.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.415                          
 Data arrival time                                                   3.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/vid_pData_zoned[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/din_q[0]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.775
  Launch Clock Delay      :  3.230
  Clock Pessimism Removal :  -0.518
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.246       3.230         ntclkbufg_2      
 CLMA_118_248/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_248/Q0                   tco                   0.186       3.416 r       u_video_zone_judge/vid_pData_zoned[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.131       3.547         vid_pData_zoned[8]
 CLMA_118_249/M1                                                           r       rgb2dvi/encr/din_q[0]/opit_0/D

 Data arrival time                                                   3.547         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.675%), Route: 0.131ns(41.325%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.460       3.775         ntclkbufg_2      
 CLMA_118_249/CLK                                                          r       rgb2dvi/encr/din_q[0]/opit_0/CLK
 clock pessimism                                        -0.518       3.257                          
 clock uncertainty                                       0.000       3.257                          

 Hold time                                              -0.002       3.255                          

 Data required time                                                  3.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.255                          
 Data arrival time                                                   3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar/h_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_color_bar/active_x[5]/opit_0_inv_A2Q21/I04
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  3.246
  Clock Pessimism Removal :  -0.331
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.262       3.246         ntclkbufg_2      
 CLMA_98_249/CLK                                                           r       u_color_bar/h_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_98_249/Q0                    tco                   0.186       3.432 r       u_color_bar/h_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.280       3.712         u_color_bar/h_cnt [4]
 CLMA_106_244/A4                                                           r       u_color_bar/active_x[5]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.186ns(39.914%), Route: 0.280ns(60.086%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.446       3.761         ntclkbufg_2      
 CLMA_106_244/CLK                                                          r       u_color_bar/active_x[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.331       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                              -0.035       3.395                          

 Data required time                                                  3.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.395                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.233
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.453       3.766         ntclkbufg_0      
 CLMA_146_341/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_146_341/Q2                   tco                   0.200       3.966 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.341       4.307         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_344/Y0                   td                    0.125       4.432 r       rgb2dvi/serdes_4b_10to1_m0/N69/gateop/Z
                                   net (fanout=1)        0.444       4.876         rgb2dvi/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   4.876         Logic Levels: 1  
                                                                                   Logic: 0.325ns(29.279%), Route: 0.785ns(70.721%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.734     135.442 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.442         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     135.480 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     135.729         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318     136.047 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     136.598         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000     136.598 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.250     137.848         ntclkbufg_0      
 IOL_151_349/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.503     138.351                          
 clock uncertainty                                      -0.150     138.201                          

 Setup time                                             -0.079     138.122                          

 Data required time                                                138.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.122                          
 Data arrival time                                                   4.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       133.246                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.453       3.766         ntclkbufg_0      
 CLMA_146_341/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_146_341/Q0                   tco                   0.200       3.966 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.338       4.304         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_146_329/Y0                   td                    0.216       4.520 r       rgb2dvi/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.309       4.829         rgb2dvi/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   4.829         Logic Levels: 1  
                                                                                   Logic: 0.416ns(39.135%), Route: 0.647ns(60.865%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.734     135.442 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.442         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     135.480 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     135.729         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318     136.047 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     136.598         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000     136.598 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.237     137.835         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.503     138.338                          
 clock uncertainty                                      -0.150     138.188                          

 Setup time                                             -0.079     138.109                          

 Data required time                                                138.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.109                          
 Data arrival time                                                   4.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       133.280                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.422       3.735         ntclkbufg_0      
 CLMA_146_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK

 CLMA_146_312/Q0                   tco                   0.200       3.935 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/Q
                                   net (fanout=2)        0.246       4.181         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l [0]
 CLMA_146_301/Y0                   td                    0.125       4.306 r       rgb2dvi/serdes_4b_10to1_m0/N59/gateop/Z
                                   net (fanout=1)        0.442       4.748         rgb2dvi/serdes_4b_10to1_m0/N59
 IOL_151_297/TX_DATA[1]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]

 Data arrival time                                                   4.748         Logic Levels: 1  
                                                                                   Logic: 0.325ns(32.083%), Route: 0.688ns(67.917%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.734     135.442 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.442         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     135.480 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     135.729         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318     136.047 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     136.598         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000     136.598 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.220     137.818         ntclkbufg_0      
 IOL_151_297/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.503     138.321                          
 clock uncertainty                                      -0.150     138.171                          

 Setup time                                             -0.079     138.092                          

 Data required time                                                138.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.092                          
 Data arrival time                                                   4.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       133.344                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.195
  Clock Pessimism Removal :  -0.543
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.212       3.195         ntclkbufg_0      
 CLMA_146_301/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK

 CLMA_146_301/Q1                   tco                   0.186       3.381 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/Q
                                   net (fanout=1)        0.130       3.511         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [1]
 CLMA_146_301/M0                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D

 Data arrival time                                                   3.511         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.426       3.739         ntclkbufg_0      
 CLMA_146_301/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
 clock pessimism                                        -0.543       3.196                          
 clock uncertainty                                       0.000       3.196                          

 Hold time                                              -0.002       3.194                          

 Data required time                                                  3.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.194                          
 Data arrival time                                                   3.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.543
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.208       3.191         ntclkbufg_0      
 CLMA_146_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_146_312/Q2                   tco                   0.186       3.377 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.132       3.509         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_146_312/M2                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/D

 Data arrival time                                                   3.509         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.491%), Route: 0.132ns(41.509%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.422       3.735         ntclkbufg_0      
 CLMA_146_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
 clock pessimism                                        -0.543       3.192                          
 clock uncertainty                                       0.000       3.192                          

 Hold time                                              -0.002       3.190                          

 Data required time                                                  3.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.190                          
 Data arrival time                                                   3.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  -0.543
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.209       3.192         ntclkbufg_0      
 CLMS_142_317/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK

 CLMS_142_317/Q1                   tco                   0.185       3.377 f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.129       3.506         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h [1]
 CLMS_142_317/A4                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.506         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.423       3.736         ntclkbufg_0      
 CLMS_142_317/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.543       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                              -0.043       3.150                          

 Data required time                                                  3.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.150                          
 Data arrival time                                                   3.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  3.738
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    0.859    1347.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.104         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045    1347.149 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1347.447         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374    1347.821 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646    1348.467         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1348.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.423    1349.890         ntclkbufg_2      
 CLMS_142_301/CLK                                                          r       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_142_301/Q0                   tco                   0.198    1350.088 f       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        1.810    1351.898         rgb2dvi/blue [2] 
 CLMA_142_304/B3                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                1351.898         Logic Levels: 0  
                                                                                   Logic: 0.198ns(9.861%), Route: 1.810ns(90.139%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.734    1481.592 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.592         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1481.630 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1481.879         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318    1482.197 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551    1482.748         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000    1482.748 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.205    1483.953         ntclkbufg_0      
 CLMA_142_304/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1484.134                          
 clock uncertainty                                      -0.150    1483.984                          

 Setup time                                             -0.193    1483.791                          

 Data required time                                               1483.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1483.791                          
 Data arrival time                                                1351.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       131.893                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  3.738
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    0.859    1347.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.104         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045    1347.149 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1347.447         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374    1347.821 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646    1348.467         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1348.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.423    1349.890         ntclkbufg_2      
 CLMS_142_301/CLK                                                          r       rgb2dvi/encb/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_301/Q3                   tco                   0.198    1350.088 f       rgb2dvi/encb/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.382    1351.470         rgb2dvi/blue [8] 
 CLMA_138_297/C3                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                1351.470         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.532%), Route: 1.382ns(87.468%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.734    1481.592 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.592         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1481.630 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1481.879         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318    1482.197 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551    1482.748         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000    1482.748 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.210    1483.958         ntclkbufg_0      
 CLMA_138_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1484.139                          
 clock uncertainty                                      -0.150    1483.989                          

 Setup time                                             -0.199    1483.790                          

 Data required time                                               1483.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1483.790                          
 Data arrival time                                                1351.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.320                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encg/dout[8]/opit_0_inv/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  3.756
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    0.859    1347.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.104         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045    1347.149 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1347.447         _N10             
 PLL_82_319/CLK_OUT1               td                    0.374    1347.821 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646    1348.467         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1348.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.441    1349.908         ntclkbufg_2      
 CLMS_142_333/CLK                                                          r       rgb2dvi/encg/dout[8]/opit_0_inv/CLK

 CLMS_142_333/Q3                   tco                   0.198    1350.106 f       rgb2dvi/encg/dout[8]/opit_0_inv/Q
                                   net (fanout=1)        1.284    1351.390         rgb2dvi/red [8]  
 CLMA_146_337/C3                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                1351.390         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.360%), Route: 1.284ns(86.640%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.734    1481.592 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.592         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1481.630 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1481.879         _N10             
 PLL_82_319/CLK_OUT0               td                    0.318    1482.197 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551    1482.748         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000    1482.748 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.234    1483.982         ntclkbufg_0      
 CLMA_146_337/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1484.163                          
 clock uncertainty                                      -0.150    1484.013                          

 Setup time                                             -0.199    1483.814                          

 Data required time                                               1483.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1483.814                          
 Data arrival time                                                1351.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.424                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.193
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.209       3.193         ntclkbufg_2      
 CLMA_142_300/CLK                                                          r       rgb2dvi/encr/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.185       3.378 f       rgb2dvi/encr/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.345       3.723         rgb2dvi/green [8]
 CLMS_142_313/D1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.723         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.906%), Route: 0.345ns(65.094%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.419       3.732         ntclkbufg_0      
 CLMS_142_313/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.551                          
 clock uncertainty                                       0.150       3.701                          

 Hold time                                              -0.089       3.612                          

 Data required time                                                  3.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.612                          
 Data arrival time                                                   3.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.226       3.210         ntclkbufg_2      
 CLMS_142_333/CLK                                                          r       rgb2dvi/encr/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_333/Q0                   tco                   0.185       3.395 f       rgb2dvi/encr/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.342       3.737         rgb2dvi/green [0]
 CLMA_138_321/C1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.737         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.104%), Route: 0.342ns(64.896%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.424       3.737         ntclkbufg_0      
 CLMA_138_321/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.556                          
 clock uncertainty                                       0.150       3.706                          

 Hold time                                              -0.089       3.617                          

 Data required time                                                  3.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.617                          
 Data arrival time                                                   3.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.193
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N10             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=123)      1.209       3.193         ntclkbufg_2      
 CLMS_142_301/CLK                                                          r       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_142_301/Q0                   tco                   0.185       3.378 f       rgb2dvi/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        0.429       3.807         rgb2dvi/blue [2] 
 CLMS_142_317/B1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.807         Logic Levels: 0  
                                                                                   Logic: 0.185ns(30.130%), Route: 0.429ns(69.870%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.423       3.736         ntclkbufg_0      
 CLMS_142_317/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.555                          
 clock uncertainty                                       0.150       3.705                          

 Hold time                                              -0.089       3.616                          

 Data required time                                                  3.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.616                          
 Data arrival time                                                   3.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.917       1.010 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       1.055 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       1.385         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.757 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       2.401         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.401 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       3.822         ntclkbufg_0      
 IOL_151_349/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.322       4.144 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.144         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.795       5.939 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       6.035         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.662%), Route: 0.096ns(4.338%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.917       1.010 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       1.055 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       1.385         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.757 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       2.401         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.401 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       3.822         ntclkbufg_0      
 IOL_151_350/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.322       4.144 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.144         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    1.795       5.939 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       6.031         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   6.031         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.835%), Route: 0.092ns(4.165%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.917       1.010 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       1.055 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       1.385         _N10             
 PLL_82_319/CLK_OUT0               td                    0.372       1.757 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       2.401         video_clock5x    
 USCM_74_106/CLK_USCM              td                    0.000       2.401 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.408       3.809         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.322       4.131 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.131         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    1.795       5.926 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095       6.021         nt_tmds_data_n[1]
 A11                                                                       f       tmds_data_n[1] (port)

 Data arrival time                                                   6.021         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.705%), Route: 0.095ns(4.295%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.734       0.763 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.763         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.066       0.829 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.367       1.196         nt_uart_rx       
 CLMS_126_217/A4                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.196         Logic Levels: 2  
                                                                                   Logic: 0.800ns(66.890%), Route: 0.396ns(33.110%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[3]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.734       0.763 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.763         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.066       0.829 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.383       1.212         nt_uart_rx       
 CLMA_126_212/B1                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.212         Logic Levels: 2  
                                                                                   Logic: 0.800ns(66.007%), Route: 0.412ns(33.993%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[1]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.734       0.763 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.763         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.066       0.829 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.447       1.276         nt_uart_rx       
 CLMS_126_217/C1                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.276         Logic Levels: 2  
                                                                                   Logic: 0.800ns(62.696%), Route: 0.476ns(37.304%)
====================================================================================================

{top_video_zone_display|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMA_130_208/CLK        u_top_uart_cmd_resolve/u_m_bps/o_bps_done/opit_0_L5Q_perm/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMA_130_208/CLK        u_top_uart_cmd_resolve/u_m_bps/o_bps_done/opit_0_L5Q_perm/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_130_205/CLK        u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[1]/opit_0_A2Q21/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 336.238     336.538         0.300           High Pulse Width  CLMA_130_257/CLK        rgb2dvi/encb/c0_q/opit_0/CLK
 336.238     336.538         0.300           Low Pulse Width   CLMA_130_257/CLK        rgb2dvi/encb/c0_q/opit_0/CLK
 336.238     336.538         0.300           High Pulse Width  CLMA_138_280/CLK        rgb2dvi/encb/c0_reg/opit_0/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 65.790      67.307          1.517           High Pulse Width  IOL_151_298/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_350/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_338/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/jichuang/pango_school_match/place_route/top_video_zone_display_pnr.adf       
| Output     | D:/Projects/FPGA_match/jichuang/pango_school_match/report_timing/top_video_zone_display_rtp.adf     
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/report_timing/top_video_zone_display.rtr         
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 379,154,432 bytes
Total CPU  time to report_timing completion : 4.109 sec
Total real time to report_timing completion : 5.000 sec
