<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_8u_config2_s'" level="0">
<item name = "Date">Thu Jun 26 23:04:19 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 6.163 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 222, 12.326 ns, 1.368 us, 2, 222, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1, 218, 219, 1.344 us, 1.350 us, 216, 216, loop rewind(delay=0 initiation interval(s))</column>
<column name="call_ret2_shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s_fu_249">shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 0, 764, 2146, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 642, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1, 1, 0, 379, 1690, 0</column>
<column name="call_ret2_shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s_fu_249">shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s, 0, 0, 385, 456, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_804_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_815_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_764_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_775_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_3_fu_715_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_4_fu_721_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_709_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_157">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_166">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op113">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_4_fu_663_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_5_fu_683_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_6_fu_703_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_653_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_759_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="icmp_ln307_fu_799_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="select_ln313_fu_820_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_780_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_phi_mux_storemerge_phi_fu_180_p4">9, 2, 32, 64</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX_2">9, 2, 32, 64</column>
<column name="storemerge_reg_176">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_4_reg_876">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_4_reg_859">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_849">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_920">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_929">1, 0, 1, 0</column>
<column name="kernel_data_V_2_0">8, 0, 8, 0</column>
<column name="kernel_data_V_2_1">8, 0, 8, 0</column>
<column name="kernel_data_V_2_10">8, 0, 8, 0</column>
<column name="kernel_data_V_2_11">8, 0, 8, 0</column>
<column name="kernel_data_V_2_12">8, 0, 8, 0</column>
<column name="kernel_data_V_2_13">8, 0, 8, 0</column>
<column name="kernel_data_V_2_14">8, 0, 8, 0</column>
<column name="kernel_data_V_2_15">8, 0, 8, 0</column>
<column name="kernel_data_V_2_16">8, 0, 8, 0</column>
<column name="kernel_data_V_2_17">8, 0, 8, 0</column>
<column name="kernel_data_V_2_18">8, 0, 8, 0</column>
<column name="kernel_data_V_2_19">8, 0, 8, 0</column>
<column name="kernel_data_V_2_2">8, 0, 8, 0</column>
<column name="kernel_data_V_2_20">8, 0, 8, 0</column>
<column name="kernel_data_V_2_21">8, 0, 8, 0</column>
<column name="kernel_data_V_2_22">8, 0, 8, 0</column>
<column name="kernel_data_V_2_23">8, 0, 8, 0</column>
<column name="kernel_data_V_2_24">8, 0, 8, 0</column>
<column name="kernel_data_V_2_25">8, 0, 8, 0</column>
<column name="kernel_data_V_2_26">8, 0, 8, 0</column>
<column name="kernel_data_V_2_3">8, 0, 8, 0</column>
<column name="kernel_data_V_2_4">8, 0, 8, 0</column>
<column name="kernel_data_V_2_5">8, 0, 8, 0</column>
<column name="kernel_data_V_2_6">8, 0, 8, 0</column>
<column name="kernel_data_V_2_7">8, 0, 8, 0</column>
<column name="kernel_data_V_2_8">8, 0, 8, 0</column>
<column name="kernel_data_V_2_9">8, 0, 8, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pX_2_load_reg_870">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="pY_2_load_reg_864">32, 0, 32, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sX_2_load_reg_844">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="sY_2_load_reg_854">32, 0, 32, 0</column>
<column name="select_ln313_reg_933">32, 0, 32, 0</column>
<column name="select_ln318_reg_924">32, 0, 32, 0</column>
<column name="storemerge_reg_176">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_880">8, 0, 8, 0</column>
<column name="tmp_data_1_V_reg_885">8, 0, 8, 0</column>
<column name="tmp_data_2_V_reg_890">8, 0, 8, 0</column>
<column name="tmp_data_3_V_reg_895">8, 0, 8, 0</column>
<column name="tmp_data_4_V_reg_900">8, 0, 8, 0</column>
<column name="tmp_data_5_V_reg_905">8, 0, 8, 0</column>
<column name="tmp_data_6_V_reg_910">8, 0, 8, 0</column>
<column name="tmp_data_7_V_reg_915">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 8, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 8, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 8, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 8, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 8, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 8, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 8, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 8, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 8, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 8, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 8, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
