

================================================================
== Vitis HLS Report for 'Gamma'
================================================================
* Date:           Sun Nov  9 12:09:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.842 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     5573|  8310549|  37.155 us|  55.406 ms|  5573|  8310549|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+-----------+------+------+------------------------------------------------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max    |  min |  max |                      Type                      |
        +--------------------------------------------+---------------------------------+---------+---------+----------+-----------+------+------+------------------------------------------------+
        |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90   |Gamma_Pipeline_VITIS_LOOP_315_1  |     1027|     1027|  6.847 us|   6.847 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106  |Gamma_Pipeline_VITIS_LOOP_327_4  |       69|     3845|  0.460 us|  25.635 us|    65|  3841|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------+---------------------------------+---------+---------+----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_325_3  |     4544|  8309520|  71 ~ 3847|          -|          -|  64 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     26|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    149|    144|    -|
|Memory           |        3|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      0|    163|    -|
|Register         |        -|   -|     44|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        3|   0|    193|    333|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90   |Gamma_Pipeline_VITIS_LOOP_315_1  |        0|   0|  68|  62|    0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106  |Gamma_Pipeline_VITIS_LOOP_327_4  |        0|   0|  81|  82|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+
    |Total                                       |                                 |        0|   0| 149| 144|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_0_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +---------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                           |        3|  0|   0|    0|  3072|   30|     3|        30720|
    +---------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_2_fu_139_p2         |         +|   0|  0|  12|          12|           1|
    |icmp_ln325_fu_134_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          25|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  25|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |lut_0_address0  |  14|          3|   10|         30|
    |lut_0_ce0       |  14|          3|    1|          3|
    |lut_0_we0       |   9|          2|    1|          2|
    |lut_1_address0  |  14|          3|   10|         30|
    |lut_1_ce0       |  14|          3|    1|          3|
    |lut_1_we0       |   9|          2|    1|          2|
    |lut_2_address0  |  14|          3|   10|         30|
    |lut_2_ce0       |  14|          3|    1|          3|
    |lut_2_we0       |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |y_fu_62         |   9|          2|   12|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           | 163|         35|   51|        138|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |empty_55_reg_162                                         |  12|   0|   12|          0|
    |empty_reg_157                                            |  12|   0|   12|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_90_ap_start_reg   |   1|   0|    1|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                           |   1|   0|    1|          0|
    |y_fu_62                                                  |  12|   0|   12|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  44|   0|   44|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|imgRgb_dout              |   in|   30|     ap_fifo|        imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|        imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|        imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgGamma_din             |  out|   30|     ap_fifo|      imgGamma|       pointer|
|imgGamma_full_n          |   in|    1|     ap_fifo|      imgGamma|       pointer|
|imgGamma_write           |  out|    1|     ap_fifo|      imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|   32|     ap_fifo|      imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|   32|     ap_fifo|      imgGamma|       pointer|
|width                    |   in|   16|     ap_none|         width|       pointer|
|height                   |   in|   16|     ap_none|        height|       pointer|
|gamma_lut_0_address0     |  out|   10|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_ce0          |  out|    1|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_q0           |   in|   16|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_1_address0     |  out|   10|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_ce0          |  out|    1|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_q0           |   in|   16|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_2_address0     |  out|   10|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_ce0          |  out|    1|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_q0           |   in|   16|   ap_memory|   gamma_lut_2|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

