

================================================================
== Vitis HLS Report for 'top_fn'
================================================================
* Date:           Sat Jul 19 17:14:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.480 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20403|    20403|  0.163 ms|  0.163 ms|  20404|  20404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- top_fn_loop1     |    20300|    20300|       203|          -|          -|   100|        no|
        | + top_fn_loop1_1  |      200|      200|         2|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gnn/test/test2/kernel.c:15]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln17 = call void @init_arr, i32 %out_arr" [gnn/test/test2/kernel.c:17]   --->   Operation 8 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %i" [gnn/test/test2/kernel.c:15]   --->   Operation 9 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test2/dct0.tcl:4]   --->   Operation 10 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gnn/test/test2/kernel.c:14]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_arr"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_arr"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln17 = call void @init_arr, i32 %out_arr" [gnn/test/test2/kernel.c:17]   --->   Operation 16 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln20 = br void %top_fn_loop1_1" [gnn/test/test2/kernel.c:20]   --->   Operation 17 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [gnn/test/test2/kernel.c:20]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln20 = icmp_eq  i7 %i_1, i7 100" [gnn/test/test2/kernel.c:20]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %i_1, i7 1" [gnn/test/test2/kernel.c:20]   --->   Operation 20 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %top_fn_loop1_1.split, void %for.end10" [gnn/test/test2/kernel.c:20]   --->   Operation 21 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %i_1" [gnn/test/test2/kernel.c:20]   --->   Operation 22 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%out_arr_addr = getelementptr i32 %out_arr, i64 0, i64 %zext_ln20" [gnn/test/test2/kernel.c:26]   --->   Operation 23 'getelementptr' 'out_arr_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.60ns)   --->   "%out_arr_load = load i7 %out_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 24 'load' 'out_arr_load' <Predicate = (!icmp_ln20)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [gnn/test/test2/kernel.c:29]   --->   Operation 25 'ret' 'ret_ln29' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [gnn/test/test2/kernel.c:21]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [gnn/test/test2/kernel.c:28]   --->   Operation 27 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.60ns)   --->   "%out_arr_load = load i7 %out_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 28 'load' 'out_arr_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln24 = br void %for.inc" [gnn/test/test2/kernel.c:24]   --->   Operation 29 'br' 'br_ln24' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln24, void %for.inc.split, i7 0, void %top_fn_loop1_1.split" [gnn/test/test2/kernel.c:24]   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = phi i32 %add_ln26, void %for.inc.split, i32 %out_arr_load, void %top_fn_loop1_1.split" [gnn/test/test2/kernel.c:26]   --->   Operation 31 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.70ns)   --->   "%icmp_ln24 = icmp_eq  i7 %j, i7 100" [gnn/test/test2/kernel.c:24]   --->   Operation 32 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln24 = add i7 %j, i7 1" [gnn/test/test2/kernel.c:24]   --->   Operation 33 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.inc8" [gnn/test/test2/kernel.c:24]   --->   Operation 34 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %j" [gnn/test/test2/kernel.c:24]   --->   Operation 35 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%in_arr_addr = getelementptr i32 %in_arr, i64 0, i64 %zext_ln24" [gnn/test/test2/kernel.c:26]   --->   Operation 36 'getelementptr' 'in_arr_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (0.60ns)   --->   "%in_arr_load = load i7 %in_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 37 'load' 'in_arr_load' <Predicate = (!icmp_ln24)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 38 [1/1] (0.60ns)   --->   "%store_ln26 = store i32 %empty, i7 %out_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 38 'store' 'store_ln26' <Predicate = (icmp_ln24)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 %add_ln20, i7 %i" [gnn/test/test2/kernel.c:15]   --->   Operation 39 'store' 'store_ln15' <Predicate = (icmp_ln24)> <Delay = 0.38>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln20 = br void %top_fn_loop1_1" [gnn/test/test2/kernel.c:20]   --->   Operation 40 'br' 'br_ln20' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.48>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [gnn/test/test2/kernel.c:25]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gnn/test/test2/kernel.c:27]   --->   Operation 42 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.60ns)   --->   "%in_arr_load = load i7 %in_arr_addr" [gnn/test/test2/kernel.c:26]   --->   Operation 43 'load' 'in_arr_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln26 = add i32 %in_arr_load, i32 %empty" [gnn/test/test2/kernel.c:26]   --->   Operation 44 'add' 'add_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [gnn/test/test2/kernel.c:24]   --->   Operation 45 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', gnn/test/test2/kernel.c:15) [3]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', gnn/test/test2/kernel.c:15) of constant 0 on local variable 'i', gnn/test/test2/kernel.c:15 [11]  (0.387 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.706ns
The critical path consists of the following:
	'load' operation 7 bit ('i', gnn/test/test2/kernel.c:20) on local variable 'i', gnn/test/test2/kernel.c:15 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', gnn/test/test2/kernel.c:20) [15]  (0.706 ns)

 <State 4>: 0.987ns
The critical path consists of the following:
	'load' operation 32 bit ('out_arr_load', gnn/test/test2/kernel.c:26) on array 'out_arr' [23]  (0.600 ns)
	multiplexor before 'phi' operation 7 bit ('j', gnn/test/test2/kernel.c:24) with incoming values : ('add_ln24', gnn/test/test2/kernel.c:24) [26]  (0.387 ns)

 <State 5>: 1.306ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', gnn/test/test2/kernel.c:24) with incoming values : ('add_ln24', gnn/test/test2/kernel.c:24) [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', gnn/test/test2/kernel.c:24) [28]  (0.706 ns)
	'store' operation 0 bit ('store_ln26', gnn/test/test2/kernel.c:26) of variable 'empty', gnn/test/test2/kernel.c:26 on array 'out_arr' [40]  (0.600 ns)

 <State 6>: 1.480ns
The critical path consists of the following:
	'load' operation 32 bit ('in_arr_load', gnn/test/test2/kernel.c:26) on array 'in_arr' [36]  (0.600 ns)
	'add' operation 32 bit ('add_ln26', gnn/test/test2/kernel.c:26) [37]  (0.880 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
