Classic Timing Analyzer report for projetoSD
Sat Aug 20 22:35:18 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.182 ns   ; B[0] ; Sinal ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+--------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To    ;
+-------+-------------------+-----------------+--------+-------+
; N/A   ; None              ; 16.182 ns       ; B[0]   ; Sinal ;
; N/A   ; None              ; 15.067 ns       ; B[0]   ; S[4]  ;
; N/A   ; None              ; 14.830 ns       ; B[0]   ; S[2]  ;
; N/A   ; None              ; 14.763 ns       ; B[0]   ; S[3]  ;
; N/A   ; None              ; 14.526 ns       ; B[0]   ; S[1]  ;
; N/A   ; None              ; 14.338 ns       ; sinalB ; Sinal ;
; N/A   ; None              ; 13.817 ns       ; A[0]   ; Sinal ;
; N/A   ; None              ; 13.454 ns       ; B[1]   ; Sinal ;
; N/A   ; None              ; 13.357 ns       ; A[1]   ; Sinal ;
; N/A   ; None              ; 13.265 ns       ; sinalB ; S[4]  ;
; N/A   ; None              ; 13.216 ns       ; sinalA ; Sinal ;
; N/A   ; None              ; 13.173 ns       ; A[0]   ; S[4]  ;
; N/A   ; None              ; 13.066 ns       ; B[2]   ; Sinal ;
; N/A   ; None              ; 12.986 ns       ; sinalB ; S[2]  ;
; N/A   ; None              ; 12.958 ns       ; A[1]   ; S[4]  ;
; N/A   ; None              ; 12.919 ns       ; sinalB ; S[3]  ;
; N/A   ; None              ; 12.733 ns       ; sinalA ; S[4]  ;
; N/A   ; None              ; 12.682 ns       ; sinalB ; S[1]  ;
; N/A   ; None              ; 12.669 ns       ; B[3]   ; Sinal ;
; N/A   ; None              ; 12.598 ns       ; B[1]   ; S[4]  ;
; N/A   ; None              ; 12.528 ns       ; A[0]   ; S[3]  ;
; N/A   ; None              ; 12.465 ns       ; A[0]   ; S[2]  ;
; N/A   ; None              ; 12.330 ns       ; B[2]   ; S[4]  ;
; N/A   ; None              ; 12.313 ns       ; A[1]   ; S[3]  ;
; N/A   ; None              ; 12.309 ns       ; A[2]   ; Sinal ;
; N/A   ; None              ; 12.188 ns       ; A[3]   ; Sinal ;
; N/A   ; None              ; 12.161 ns       ; A[0]   ; S[1]  ;
; N/A   ; None              ; 12.102 ns       ; B[1]   ; S[2]  ;
; N/A   ; None              ; 12.096 ns       ; B[2]   ; S[3]  ;
; N/A   ; None              ; 12.088 ns       ; sinalA ; S[3]  ;
; N/A   ; None              ; 12.080 ns       ; A[2]   ; S[4]  ;
; N/A   ; None              ; 12.035 ns       ; B[1]   ; S[3]  ;
; N/A   ; None              ; 12.005 ns       ; A[1]   ; S[2]  ;
; N/A   ; None              ; 11.864 ns       ; sinalA ; S[2]  ;
; N/A   ; None              ; 11.859 ns       ; B[3]   ; S[4]  ;
; N/A   ; None              ; 11.846 ns       ; A[2]   ; S[3]  ;
; N/A   ; None              ; 11.798 ns       ; B[1]   ; S[1]  ;
; N/A   ; None              ; 11.714 ns       ; B[2]   ; S[2]  ;
; N/A   ; None              ; 11.701 ns       ; A[1]   ; S[1]  ;
; N/A   ; None              ; 11.618 ns       ; B[3]   ; S[3]  ;
; N/A   ; None              ; 11.565 ns       ; B[0]   ; S[0]  ;
; N/A   ; None              ; 11.560 ns       ; sinalA ; S[1]  ;
; N/A   ; None              ; 11.481 ns       ; A[3]   ; S[4]  ;
; N/A   ; None              ; 11.410 ns       ; B[2]   ; S[1]  ;
; N/A   ; None              ; 11.317 ns       ; B[3]   ; S[2]  ;
; N/A   ; None              ; 11.237 ns       ; A[3]   ; S[3]  ;
; N/A   ; None              ; 11.013 ns       ; B[3]   ; S[1]  ;
; N/A   ; None              ; 10.957 ns       ; A[2]   ; S[2]  ;
; N/A   ; None              ; 10.836 ns       ; A[3]   ; S[2]  ;
; N/A   ; None              ; 10.653 ns       ; A[2]   ; S[1]  ;
; N/A   ; None              ; 10.532 ns       ; A[3]   ; S[1]  ;
; N/A   ; None              ; 9.204 ns        ; A[0]   ; S[0]  ;
+-------+-------------------+-----------------+--------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Aug 20 22:35:17 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only
Info: Longest tpd from source pin "B[0]" to destination pin "Sinal" is 16.182 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 9; PIN Node = 'B[0]'
    Info: 2: + IC(7.088 ns) + CELL(0.275 ns) = 8.195 ns; Loc. = LCCOMB_X94_Y7_N0; Fanout = 1; COMB Node = 'decidirSinal:inst19|inst14~0'
    Info: 3: + IC(0.443 ns) + CELL(0.150 ns) = 8.788 ns; Loc. = LCCOMB_X94_Y8_N24; Fanout = 1; COMB Node = 'decidirSinal:inst19|inst14~1'
    Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 9.495 ns; Loc. = LCCOMB_X94_Y8_N2; Fanout = 1; COMB Node = 'decidirSinal:inst19|inst14~2'
    Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 9.891 ns; Loc. = LCCOMB_X94_Y8_N20; Fanout = 1; COMB Node = 'decidirSinal:inst19|inst14~3'
    Info: 6: + IC(0.255 ns) + CELL(0.271 ns) = 10.417 ns; Loc. = LCCOMB_X94_Y8_N22; Fanout = 5; COMB Node = 'decidirSinal:inst19|inst14~4'
    Info: 7: + IC(2.947 ns) + CELL(2.818 ns) = 16.182 ns; Loc. = PIN_AJ6; Fanout = 0; PIN Node = 'Sinal'
    Info: Total cell delay = 4.934 ns ( 30.49 % )
    Info: Total interconnect delay = 11.248 ns ( 69.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Sat Aug 20 22:35:18 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


