[{"name": "Load Register", "format": "RR", "code": 0, "syntax": "LR,R1 R2", "cond": "GLE", "desc": "The register R1 is loaded with the word at the effective address. The load value is compared with zero and the G, L, or E bit of the CCR set as appropriate. If the effective address does not fall on a word boundary, a word-addressing exception occurs."}, {"name": "Load", "format": "RS", "code": 32, "syntax": "L,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as the Load Register instruction except that the effective address is calculated by using the register- and-storage addressing algorithm."}, {"name": "Load Immediate", "format": "IM", "code": 64, "syntax": "LI,R1 I", "cond": "GLE", "desc": "This instruction operates like the Load Register instruction except that the loaded value is the immediate operand I with its sign bit extended left 12 bits. No exceptions can occur."}, {"name": "Load Character", "format": "CH", "code": 96, "syntax": "LC,R1 A,R2", "cond": "GE", "desc": "Register R1 is cleared to zero, and the character at the effective address is loaded into bits 24 through 31. The loaded value is compared to zero and either the G or E bit of the CCR set."}, {"name": "Load Negative Register", "format": "RR", "code": 1, "syntax": "LNR,R1 R2", "cond": "OGLE", "desc": "The register R1 is loaded with the two's complement of the word at the effective address. The loaded result is compared to zero to set the CCR. If overflow occurs, only the 0 bit of the CCR is set. A word-addressing exception may occur."}, {"name": "Load Negative", "format": "RS", "code": 33, "syntax": "LN,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates in the same way as Load Negative Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Load Negative Immediate", "format": "IM", "code": 65, "syntax": "LNI,R1 I", "cond": "GLE", "desc": "The value loaded into register R1 is the 32-bit two's complement of the 20-bit two's complement value I. Overflow cannot occur. The CCR is set by comparing the loaded value with zero."}, {"name": "Load Negative Character", "format": "CH", "code": 97, "syntax": "LNC,R1 A,R2", "cond": "LE", "desc": "The character at the effective address is extended leftward 24 bits with zeros and the resulting word complemented and loaded into register R1.  Overflow cannot occur. The loaded value is compared with zero to set the CCR."}, {"name": "Store Register", "format": "RR", "code": 2, "syntax": "STR,R1 R2", "cond": "GLE", "desc": "The value in R1 is stored in the word at the effective address. The stored value is compared to zero to set the CCR. A word-addressing exception may occur."}, {"name": "Store", "format": "RS", "code": 34, "syntax": "ST,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as the Store Register instruction with the effective address calculated by the register-and-storage addressing algorithm."}, {"name": "Store Character", "format": "CH", "code": 98, "syntax": "STC,R1 A,R2", "cond": "GE", "desc": "Bits 24 through 31 are stored in the character at the effective address. The stored value is compared to zero to set the CCR."}, {"name": "Swap Register", "format": "RR", "code": 3, "syntax": "SWAPR,R1 R2", "cond": "GLE", "desc": "The word in register R1 is exchanged with the word at the effective address. The CCR is set by comparing the value moved into register R1 with zero. A word-addressing exception may occur."}, {"name": "Swap", "format": "RS", "code": 35, "syntax": "SWAP,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as the Swap Register instruction with the effective address calculated by the register-and-storage algorithm."}, {"name": "Swap Character", "format": "CH", "code": 99, "syntax": "SWAPC,R1 A,R2", "cond": "GE", "desc": "Bits 24 through 31 are exchanged with the character at the effective address. The CCR is set by comparing the character loaded into the register with zero. Bits 0 through 23 of register R1 are not affected."}, {"name": "And Register", "format": "RR", "code": 4, "syntax": "ANDR,R1 R2", "cond": "GLE", "desc": "The logical and of the word in R1 and the word at the effective address is formed and loaded into register R1. Bit G of the CCR is set if the final value in R1 is all ones, bit L is set if the result if mixed zeros and ones, and bit E is set if the result is all zeros. A word-addressing exception may occur."}, {"name": "And", "format": "RS", "code": 36, "syntax": "AND,R1 A,R2", "cond": "GLE", "desc": "This instruction operates like the And Register except that the register- and-storage addressing algorithm is used to calculate the effective address."}, {"name": "And Immediate", "format": "IM", "code": 68, "syntax": "ANDI,R1 I", "cond": "LE", "desc": "The logical and of the word in register R1 and the 20-bit immediate value I extended on the left with 12 zero bits is stored in R1. The CCR is set in the same way as the And Register instruction."}, {"name": "And Character", "format": "CH", "code": 100, "syntax": "ANDC,R1 A,R2", "cond": "GLE", "desc": "The character at the effective address is anded with bits 24 through 31 of register R1 and the result is replaced in bits 24 through 31 of R1. Bits 0 through 23 of R1 are not affected. The CCR is set in the same way as the And Register instruction."}, {"name": "Or Register", "format": "RR", "code": 5, "syntax": "ORR,R1 R2", "cond": "GLE", "desc": "This instruction operates in the same way as the And Register with logical or replacing logical and."}, {"name": "Or", "format": "RS", "code": 37, "syntax": "OR,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as And with logical or replacing logical and."}, {"name": "Or Immediate", "format": "IM", "code": 69, "syntax": "ORI,R1 I", "cond": "GLE", "desc": "This instruction operates in the same way as And Immediate with logical and replaced by logical or."}, {"name": "Or Character", "format": "CH", "code": 101, "syntax": "ORC,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as And Character with logical and replaced by logical or."}, {"name": "Exclusive Or Register", "format": "RR", "code": 6, "syntax": "XORR,R1 R2", "cond": "GLE", "desc": "This instruction operates in the same way as And Register with logical and replaced by logical exclusive or."}, {"name": "Exclusive Or", "format": "RS", "code": 38, "syntax": "XOR,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as And with logical and replaced by logical exclusive or."}, {"name": "Exclusive Or Immediate", "format": "IM", "code": 70, "syntax": "XORI,R1 I", "cond": "GLE", "desc": "This instruction operates in the same way as And Immediate with logical and replaced by logical exclusive or."}, {"name": "Exclusive Or Character", "format": "CH", "code": 102, "syntax": "XORC,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same as And Character with logical and replaced by logical exclusive or."}, {"name": "Not Register", "format": "RR", "code": 7, "syntax": "NOTR,R1 R2", "cond": "GLE", "desc": "This instruction operates in the same way as And Register with logical and replaced by logical complement of the second operand, the original value in register R1 being ignored."}, {"name": "Not", "format": "RS", "code": 39, "syntax": "NOT,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as And with logical and replaced by logical complement of the second operand, the original value in register R1 being ignored."}, {"name": "Not Immediate", "format": "IM", "code": 71, "syntax": "NOTI,R1 I", "cond": "GLE", "desc": "This instruction operates in the same way as And Immediate with logical and replaced by logical complement of the extended immediate value, the original value in register R1 being ignored."}, {"name": "Not Character", "format": "CH", "code": 103, "syntax": "NOTC,R1 A,R2", "cond": "GLE", "desc": "This instruction operates in the same way as And Character with logical and replaced by logical complement of the second operand, the original value of bits 24 through 31 of register R1 being ignored."}, {"name": "Branch Conditions Set Register", "format": "RR", "code": 8, "syntax": "BCSR,M1 R2", "cond": "None", "desc": "If the logical and of the contents of the CCR and the 4-bit logical mask M1 is nonzero, the contents of the ILC are replaced by the effective address."}, {"name": "Branch Conditions Set", "format": "RS", "code": 40, "syntax": "BCS,M1 A,R2", "cond": "None", "desc": "This instruction operates in the same way as Branch Conditions Set Register with the effective address calculated by the register-and-storage addressing algorithm."}, {"name": "Branch Conditions Reset Register", "format": "RR", "code": 9, "syntax": "BCRR,M1 R2", "cond": "None", "desc": "If the logical and of the contents of the CCR and the 4-bit logical mask M1 is zero, the contents of the ILC are replaced by the effective address."}, {"name": "Branch Condition Reset", "format": "RS", "code": 41, "syntax": "BCR,M1 A,R2", "cond": "None", "desc": "This instruction operates in the same way as Branch Conditions Reset Register with the effective address calculated by the register-and-storage addressing algorithm."}, {"name": "Branch and Link Register", "format": "RR", "code": 10, "syntax": "BALR,R1 R2", "cond": "None", "desc": "The current contents of the ILC are loaded into register R1 and the effective address is loaded into the ILC. If the indirect bit is not on, the effective address is register designator R2 multiplied by 4."}, {"name": "Branch and Link", "format": "RS", "code": 42, "syntax": "BAL,R1 A,R2", "cond": "None", "desc": "The current contents of the ILC are stored in register R1 and the ILC is loaded with the effective address of the instruction."}, {"name": "Save Condition Register", "format": "RR", "code": 11, "syntax": "SACR,M1 R2", "cond": "None", "desc": "If the logical and of the CCR and the 4-bit mask field M1 is nonzero, a word of all one bits is stored in the effective address; otherwise a word of all zeros is stored. A word-addressing exception may occur."}, {"name": "Save Condition", "format": "RS", "code": 43, "syntax": "SAC,M1 A,R2", "cond": "None", "desc": "This instruction operates in the same way as the Store Conditions Register instruction with the effective address calculated by the register- and-storage addressing algorithm."}, {"name": "Save Condition Character", "format": "CH", "code": 107, "syntax": "SACC,M1 A,R2", "cond": "None", "desc": "If the logical and of the CCR and the 4 bit mask field M1 is nonzero, a character of all one bits is stored at the effective address; otherwise a character of all zero bits is stored."}, {"name": "Compare Register", "format": "RR", "code": 12, "syntax": "CR,R1 R2", "cond": "GLE", "desc": "The results of an algebraic comparison between the contents of register R1 and the word at the effective address are used to set the G, L, or E bits of the CCR as appropriate. A word-addressing exception may occur."}, {"name": "Compare", "format": "RS", "code": 44, "syntax": "C,R1 A,R2", "cond": "GLE", "desc": "This instruction operates the same way as Compare Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Compare Immediate", "format": "IM", "code": 76, "syntax": "CI,R1, I", "cond": "GLE", "desc": "The 32-bit value in register R1 is compared algebraically with the 32-bit value constructed by propagating the immediate operand's sign bit leftward 12 bits, and the result is used to set the G, L, or E bit of the CCR as appropriate."}, {"name": "Compare Character", "format": "CH", "code": 108, "syntax": "CC,R1 A,R2", "cond": "GLE", "desc": "Bits 24 through 31 of register R1 are compared as an 8-bit positive integer with the character at the effective address, and the result is used to set the G, L, or E bit of the CCR as appropriate."}, {"name": "Compare Character String", "format": "RR", "code": 14, "syntax": "CCS,M1 R2", "cond": "GLE", "desc": "Register designator R2 names a register pair R2 and (R2+1) mod 16 (the second register will be called R2+1 throughout). The pair R2 and R2+1 should contain a string descriptor doubleword, with a character address A1 in bits 16 through 31 of register R2, a length L in bits 0 through 15 of register R2+1, and a character address A2 in bits 16 through 31 of register R2+1. To begin execution, A1, A2, and L are moved to internal registers, the CCR is set to zero, and the E bit of the CCR is set to one. A loop is started.  First, if L is zero, bits 0 through 15 of both registers are set to zero, bits 16 to 31 of R2 are set to the internal value of A1, bits 16 through 31 of R2+1 are set to the internal value of A2, and the instruction terminates.  Second, the character of A1 is compared as an 8-bit integer to the character at A2 and the result used to set the appropriate bits of the CCR.  Third, if the E bit of the CCR is not one, bits 0 through 15 of register R2 are set to zero, bits 16 through 31 of R2 to the internal value of A1, bits 0 through 15 of R2+1 to the internal value of L, bits 16 through 31 of R2+1 to the internal value of A2, and the instruction terminates.  Finally, L is decremented by 1, A1 is incremented by the mask M1 interpreted as a 4-bit two's complement integer, and A2 is incremented by 1, and the loop returns to the first step."}, {"name": "Move Character String", "format": "RR", "code": 15, "syntax": "MCS,M1 R2", "cond": "None", "desc": "Registers R2 and (R2+1) mod 16 contain a string descriptor doubleword as described in Compare Character String. The L, A1, and A2 fields are loaded into internal registers. A loop is begun.  First, if L is zero, bits 0 through 15 of registers R2 and R2+1 are set to zero, bits 16 through 31 of R2 to A1, bits 16 through 31 of R2+1 to A2, and the instruction terminates.  Second, the character at location A1 is stored at character location A2.  Third, L is decremented by 1 and A2 is incremented by 1.  Finally, A1 is incremented by the mask M1 interpreted as a 4-bit two's complement integer and the loop returns to its first step."}, {"name": "Supervisor Call", "format": "RS", "code": 46, "syntax": "SVC,R1 A,R2", "cond": "None", "desc": "Program execution is interrupted and a call made to a controlling supervisor program."}, {"name": "Execute", "format": "RS", "code": 47, "syntax": "EX,R1 A,R2", "cond": "None", "desc": "The instruction at the effective address is executed. The effects of the subject instruction become the effects of the Execute instruction. If the effective address is not even, an execute address exception occurs.  Execute instructions may be nested to any depth. Note that the ILC is changed only if explicitly modified by the subject instruction."}, {"name": "Load Address", "format": "RS", "code": 78, "syntax": "LA,R1 A,R2", "cond": "None", "desc": "Register R1 is loaded with the instruction's effective address."}, {"name": "Load Multiple", "format": "RS", "code": 110, "syntax": "LM,R1 A,R2", "cond": "None", "desc": "Registers R1 through R2 are loaded from consecutive words in memory, beginning at the effective address (the effective address is calculated by assuming that the index register designator is zero). If R2 is less than R1, registers R1 through 15 and 0 through R2 are loaded. A word-addressing exception may occur."}, {"name": "Store Multiple", "format": "RS", "code": 111, "syntax": "STM,R1 A,R2", "cond": "None", "desc": "Registers R1 through R2 are stored into consecutive words of memory, beginning at the effective address (the effective address is calculated by assuming the index register designator is zero). If R2 is less than R1, registers R1 through 15 and 0 through R2 are stored. A word-addressing exception may occur."}, {"name": "Add Register", "format": "RR", "code": 16, "syntax": "AR,R1 R2", "cond": "OGLE", "desc": "The word in R1 is added to the word at the effective address and the result is placed in R1. The sum is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR set. A word-addressing exception may occur."}, {"name": "Add RS", "format": "RS", "code": 48, "syntax": "A,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates in the same way as Add Register with the effective address calculated by the register-and-storage addressing algorithm."}, {"name": "Add Immediate", "format": "IM", "code": 80, "syntax": "AI,R1 I", "cond": "OGLE", "desc": "The 20-bit two's complement immediate operand I is added to the value in register R1 and the sum stored in R1. The sum is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set."}, {"name": "Add Character", "format": "CH", "code": 112, "syntax": "AC,R1 A,R2", "cond": "OGLE", "desc": "The character at the effective address is extended 24 bits to the left with zeros and added to the value in register R1 with the result loaded into R1.  The sum is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set."}, {"name": "Substract Register", "format": "RR", "code": 17, "syntax": "SR,R1 R2", "cond": "OGLE", "desc": "The word at the effective address (the subtrahend) is subtracted from the value in register R1 (the minuend) and the difference is stored in R1. The difference is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set. A word-addressing exception may occur."}, {"name": "Substract", "format": "RS", "code": 49, "syntax": "S,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates the same way as Subtract Register with the effective address calculated by the register-and-storage addressing algorithm."}, {"name": "Substract Immediate", "format": "IM", "code": 81, "syntax": "SI,R1 I", "cond": "OGLE", "desc": "The 20-bit two's complement integer immediate operand I (the subtrahend) is subtracted from the value in register R1 (the minuend) and the result stored in register R1. The difference is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set."}, {"name": "Subtract Character", "format": "CH", "code": 113, "syntax": "SC,R1 A,R2", "cond": "OGLE", "desc": "The character at the effective address (the subtrahend), treated as a positive integer by extension 24 bits leftward with zeros, is subtracted from the value in register R1 (the minuend) and the result stored in R1. The difference is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set."}, {"name": "Reverse Subtract Register", "format": "RR", "code": 18, "syntax": "RSR,R1 R2", "cond": "OGLE", "desc": "This instruction operates the same way as the Subtract Register instruction except that the roles of the minuend and the subtrahend are reversed. 4 4 In all the reversed instructions, although the roles of the two operand values are interchanged, the result is still stored in the same place."}, {"name": "Reverse Subtract", "format": "RS", "code": 50, "syntax": "RS,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates the same way as Subtract except that the roles of the minuend and the subtrahend are reversed."}, {"name": "Reverse Subtract Immediate", "format": "IM", "code": 82, "syntax": "RSI,R1 I", "cond": "OGLE", "desc": "This instruction operates the same way as Subtract Immediate except that the roles of the minuend and the subtrahend are reversed."}, {"name": "Reverse Subtract Character", "format": "CH", "code": 114, "syntax": "RSC,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates the same way as the Subtract Character with the roles of the minuend and the subtrahend reversed."}, {"name": "Multiply Register", "format": "RR", "code": 19, "syntax": "MR,R1 R2", "cond": "OGLE", "desc": "The value in register R1 and the word at the effective address are multiplied and the low-order 32 bits of the product are stored in register R1. The result in register R1 is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set. A word-addressing exception may occur."}, {"name": "Multiply", "format": "RS", "code": 51, "syntax": "M,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates the same way as Multiply Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Multiply Immediate", "format": "IM", "code": 83, "syntax": "MI,R1 I", "cond": "OGLE", "desc": "The low 32 bits of the product of the value in register R1 and the 20-bit immediate value I are stored in register R1. The product in register R1 is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set."}, {"name": "Multiply Character", "format": "CH", "code": 115, "syntax": "MC,R1 A,R2", "cond": "OGLE", "desc": "The low 32 bits of the product of the value in register R1 and the positive 8-bit integer in the character at the effective address are stored in register R1. The value in register R1 is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set."}, {"name": "Divide Register", "format": "RR", "code": 20, "syntax": "DR,R1 R2", "cond": "OGLE", "desc": "The value in register R1 (the dividend) is divided by the word at the effective address (the divisor) and the quotient is stored in register R1. The quotient is selected so that the remainder is nonnegative. The quotient is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set. A word-addressing exception may occur. If the divisor is zero, the zero divisor exception occurs and register R1 is unchanged."}, {"name": "Divide", "format": "RS", "code": 52, "syntax": "D,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates the same way as Divide Register except that the effective address is calculated with the register-and-storage addressing algorithm."}, {"name": "Divide Immediate", "format": "IM", "code": 84, "syntax": "DI,R1 I", "cond": "OGLE", "desc": "The value in register R1 (the dividend) is divided by the 20-bit two's complement integer immediate value I (the divisor) and the quotient is stored in register R1. The quotient is selected so that the remainder is nonnegative. The quotient is compared to zero to set the CCR. If overflow occurs, only the O bit of the CCR is set. If the divisor is zero, the zero divisor exception occurs and the register R1 is unchanged."}, {"name": "Divide Character", "format": "CH", "code": 116, "syntax": "DC,R1 A,R2", "cond": "GLE", "desc": "The value in register R1 (the dividend) is divided by the positive 8-bit integer at the effective address (the divisor) and the quotient is stored in register R1. The quotient is selected so that the remainder is nonnegative.  The quotient is compared to zero to set the CCR. If the divisor is zero, the zero divisor exception occurs and register R1 is unchanged. Overflow is not possible."}, {"name": "Reverse Divide Register", "format": "RR", "code": 21, "syntax": "RDR,R1 R2", "cond": "OGLE", "desc": "This instruction operates the same way as Divide Register except that the roles of the dividend and divisor are reversed."}, {"name": "Reverse Divide", "format": "RS", "code": 53, "syntax": "RD,R1 A,R2", "cond": "OGLE", "desc": "This instruction operates the same way as Divide except that the roles of the dividend and the divisor are reversed."}, {"name": "Reverse Divide Immediate", "format": "IM", "code": 85, "syntax": "RDI,R1 I", "cond": "GLE", "desc": "This instruction operates the same way as Divide Immediate except that the roles of the dividend and the divisor are reversed. Overflow is not possible."}, {"name": "Reverse Divide Character", "format": "CH", "code": 117, "syntax": "RDC,R1 A,R2", "cond": "GLE", "desc": "This instruction operates the same way as Divide Character except that the roles of the dividend and the divisor are reversed."}, {"name": "Remainder Register", "format": "RR", "code": 22, "syntax": "REMR,R1 R2", "cond": "GE", "desc": "The value in register R1 (the dividend) is divided by the word at the effective address (the divisor) and the nonnegative remainder is stored in register R1. The remainder is compared to zero to set the CCR. A word-addressing exception may occur. If the divisor is zero, the zero divisor exception occur6 and register R1 is unchanged."}, {"name": "Remainder", "format": "RS", "code": 54, "syntax": "REM,R1 A,R2", "cond": "GE", "desc": "This instruction operates the same way as Remainder Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Remainder Immediate", "format": "IM", "code": 86, "syntax": "REMI,R1 I", "cond": "GE", "desc": "The value in register R1 (the dividend) is divided by the 20-bit two's complement value I (the divisor) and the nonnegative remainder is stored in register R1. The remainder is compared to zero to set the CCR. If the divisor is zero, the zero divisor exception occurs and register R1 is unchanged."}, {"name": "Remainder Character", "format": "CH", "code": 118, "syntax": "REMC,R1 A,R2", "cond": "GE", "desc": "The value in register R1 (the dividend) is divided by the 8-bit positive integer (the divisor) at the effective address and the nonnegative remainder is stored in register R1. The remainder is compared to zero to set the CCR. If the divisor is zero, the zero divisor exception occurs and register R1 is unchanged."}, {"name": "Reverse Remainder Register", "format": "RR", "code": 7, "syntax": "RREMR,R1 R2", "cond": "GE", "desc": "This instruction operates the same way as Remainder Register except that the roles of dividend and divisor are reversed."}, {"name": "Reverse Remainder", "format": "RS", "code": 55, "syntax": "RREM,R1 A,R2", "cond": "GE", "desc": "This instruction operates the same way as Remainder except that the roles of dividend and divisor are reversed."}, {"name": "Reverse Remainder Immediate", "format": "IM", "code": 87, "syntax": "RREMI,R1 I", "cond": "GE", "desc": "This instruction is the same as Remainder Immediate except that the roles of dividend and divisor are reversed."}, {"name": "Reverse Remainder Character", "format": "CH", "code": 119, "syntax": "RREMC,R1 A,R2", "cond": "GE", "desc": "This instruction is the same as Remainder Character except that the roles of dividend and divisor are reversed."}, {"name": "Real Add Register", "format": "RR", "code": 24, "syntax": "FAR,R1 R2", "cond": "GLE", "desc": "The value in register R1 is added to the real number at the effective address and the sum is stored in register R1. The sum is compared to zero to set the CCR. Both word-addressing and real-format exceptions may occur."}, {"name": "Real Add", "format": "RS", "code": 56, "syntax": "FA,R1 A,R2", "cond": "GLE", "desc": "This instruction is the same as Real Add Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Real Add Immediate", "format": "IM", "code": 88, "syntax": "FAI,R1 I", "cond": "GLE", "desc": "The sum of the value in register R1 and the real short format immediate operand I is stored in register R1. A real format exception may occur."}, {"name": "Real Subtract Register", "format": "RR", "code": 25, "syntax": "FSR,R1 R2", "cond": "GLE", "desc": "The real number at the effective address (the subtrahend) is subtracted from the value in the register R1 (the minuend) and the difference is stored in register R1. The difference is compared to zero to set the CCR. Both word-addressing and real format exceptions may occur."}, {"name": "Real Subtract", "format": "RS", "code": 57, "syntax": "FS,R1 A,R2", "cond": "GLE", "desc": "This instruction is the same as Real Subtract Register except that the effective address is calculated by.the register-and-storage addressing algorithm."}, {"name": "Real Subtract Immediate", "format": "IM", "code": 89, "syntax": "FSI,RI I", "cond": "GLE", "desc": "The short format real imm_diate operand I (the subtrahend) is subtracted from the value in register R1 (the minuend) and the difference is stored in register R1. The difference is compared to zero to set the CCR. A real-format exception can occur."}, {"name": "Reverse Real Subtract Register", "format": "RR", "code": 26, "syntax": "RFSR,R1 R2", "cond": "GLE", "desc": "This instruction is the same as Real Subtract Register with the roles of the minuend and subtrahend reversed."}, {"name": "Reverse Real Subtract", "format": "RS", "code": 58, "syntax": "RFS,R1 A,R2", "cond": "GLE", "desc": "This instruction is the same as Real Subtract with the roles of the minuend and subtrahend reversed."}, {"name": "Reverse Real Subtract Immediate", "format": "IM", "code": 90, "syntax": "RFSI,R1 I", "cond": "GLE", "desc": "This instruction is the same as Real Subtract Immediate with the roles of the minuend and the subtrahend reversed."}, {"name": "Real Multiply Register", "format": "RR", "code": 27, "syntax": "FMR,R1, R2", "cond": "GLE", "desc": "The value in register R1 and the real number at the effective address are multiplied and the product is stored in register R1. The product is compared to zero to set the CCR. Both word-addressing and real format exceptions may occur."}, {"name": "Real Multiply", "format": "RS", "code": 59, "syntax": "FM,R1 A,R2", "cond": "GLE", "desc": "This instruction is the same as Real Multiply Register except that the effective address is calculated by the register-and-storage addressing routine."}, {"name": "Real Multiply Immediate", "format": "IM", "code": 91, "syntax": "FMI,R1 I", "cond": "GLE", "desc": "The value in register R1 is multiplied by the real short format immediate value I and the product is stored in register R1. The product is compared to zero to set the CCR. A real format exception may occur."}, {"name": "Real Divide Register", "format": "RR", "code": 28, "syntax": "FDR,R1 R2", "cond": "GLE", "desc": "The value in register R1 (the dividend) is divided by the real number at the effective address (thee divisor) and the quotient is stored in register R1.  The quotient is compared with zero to set the CCR. Word-addressing, real format, and zero divisor exceptions may occur."}, {"name": "Real Divide", "format": "RS", "code": 60, "syntax": "FD,R1 A,R2", "cond": "GLE", "desc": "This instruction is the same as Real Divide Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Real Divide Immediate", "format": "IM", "code": 92, "syntax": "FD1,R1 I", "cond": "GLE", "desc": "The value in register R1 (the dividend) is divided by the real short format immediate value I (the divisor) and the result stored in register R1. The quotient is compared to zero to set the CCR. Both real format and zero divisor exceptions may occur."}, {"name": "Reverse Real Divide Register", "format": "RR", "code": 29, "syntax": "RFDR,R1 R2", "cond": "GLE", "desc": "This instruction is the same as Real Divide Register with the roles of dividend and divisor reversed."}, {"name": "Reverse Real Divide", "format": "RS", "code": 61, "syntax": "RFD,R1 A,R2", "cond": "GLE", "desc": "This instruction is the same as Real Divide with the roles of dividend and divisor reversed."}, {"name": "Reverse Real Divide Immediate", "format": "IM", "code": 93, "syntax": "RFDI,R1 I", "cond": "GLE", "desc": "This instruction is the same as Real Divide Immediate with the roles of dividend and divisor reversed."}, {"name": "Convert To Real Register", "format": "RR", "code": 30, "syntax": "FLOATR,R1 R2", "cond": "GLE", "desc": "The 32-bit two's complement integer at the effective address is converted to a real number and stored in register R1. The real result is compared to zero to set the CCR. A word-addressing exception may occur."}, {"name": "Convert To Real", "format": "RS", "code": 62, "syntax": "FLOAT,R1 A,R2", "cond": "GLE", "desc": "This instruction is the same as Convert To Real Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Convert To Real Immediate", "format": "IM", "code": 94, "syntax": "FLOATI,R1 I", "cond": "GLE", "desc": "The 20-bit two's complement integer immediate operand I is converted to real format and stored in register R1. The result is compared to zero to set the CCR."}, {"name": "Convert To Integer Register", "format": "RR", "code": 31, "syntax": "FIXR,R1 R2", "cond": "OGLE", "desc": "The integer portion of the real number at the effective address is converted to a 32-bit two's complement integer and stored in register R1. If overflow occurs, the result is zero and the O bit of the CCR is set. The result is compared to zero to set the other bits of the CCR. A word-addressing exception may occur."}, {"name": "Convert To Integer", "format": "RS", "code": 63, "syntax": "FIX,R1 A,R2", "cond": "OGLE", "desc": "This instruction is the same as Convert To Integer Register except that the effective address is calculated by the register-and-storage addressing algorithm."}, {"name": "Convert to Integer Immediate", "format": "IM", "code": 95, "syntax": "FIXI,R1 I", "cond": "OGLE", "desc": "The real short format immediate operand I is converted to a 32-bit two's complement integer and the result stored in register R1. If overflow occurs, the result is zero and the O bit of the CCR is set. The result is compared to zero to set the other CCR bits."}, {"name": "Real Floor", "format": "RS", "code": 120, "syntax": "FLOOR,R1 A,R2", "cond": "GLE", "desc": "The real format integer not greater algebraically than the real number at the effective address is stored in register R1. The result is compared to zero to set the CCR. A word-addressing exception can occur."}, {"name": "Real Ceiling", "format": "RS", "code": 121, "syntax": "CEIL,R1 A,R2", "cond": "GLE", "desc": "The real format integer not smaller algebraically than the real number at the effective address is stored in register R1. The result is compared to zero to set the CCR. A word-addressing exception may occur."}, {"name": "Minimum", "format": "RS", "code": 122, "syntax": "MIN,R1 A,R2", "cond": "LE", "desc": "The values in register R1 and in the word at the effective address are compared and the minimum stored in register R1. The CCR is set by comparing the original register R1 value with the final one. A word-addressing exception may occur."}, {"name": "Maximum", "format": "RS", "code": 123, "syntax": "MAX,R1 A,R2", "cond": "GE", "desc": "This instruction is the same as Minimum except that the maximum replaces the minimum."}, {"name": "Shift Logical", "format": "RS", "code": 124, "syntax": "SHIFTL,R1 A,R2", "cond": "OGLE", "desc": "The effective address is treated as a 16-bit two's complement integer called the shift count. The value in register R1 is shifted leftward by the amount of the shift count if positive and rightward if negative, the shift distance measured in bits. Bits shifted off either end of the register are lost.  If a 1 bit is lost, the O bit of the CCR is set. The result is compared to zero to set the other CCR bits. 7 7 A shift count with absolute value greater than 32 causes the same effect as some count with absolute value 32 or less. The smaller count can replace the larger when any shift instruction is executed."}, {"name": "Shift Circular", "format": "RS", "code": 125, "syntax": "SHIFTC,R1 A,R2", "cond": "GLE", "desc": "This instruction works the same way as Shift Logical except that bits shifted off one end of the register fill vacated positions on the other. Overflow is not possible."}, {"name": "Shift Arithmetic", "format": "RS", "code": 126, "syntax": "SHIFTA,R1 A,R2", "cond": "OGLE", "desc": "This instruction works like Shift Logical on left shifts and propagates bit 0 rightward on right shifts. Overflow occurs only on left shifts when a bit shifted into the, sign bit differs from one shifted out."}, {"name": "Shift Real", "format": "RS", "code": 127, "syntax": "SHIFTR,R1 A,R2", "cond": "GLE", "desc": "The effective address is interpreted as a 16-bit two's complement shift count The fraction part of the absolute value of the real number in register R1 is shifted left or right in 4-bit units logically, vacated 4-bit positions being filled with hexadecimal zeros. If the resulting fraction is zero, so is the result. Otherwise the shift count is subtracted from the exponent and the resulting value stored with the original sign in register R1. Overflow cannot occur, but a real format exception may. The result is compared to zero to set the CCR."}]