
relay.elf:     file format elf32-littlenios2
relay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001a9bc memsz 0x0001a9bc flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002650 memsz 0x0007fa20 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a788  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000007b0  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ea0  080007b0  080007b0  0001c7b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d475  08002650  08002650  0001e650  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001a9dc  0001a9dc  0001e650  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001e650  2**0
                  CONTENTS
  8 .sdram        00000000  0807fa20  0807fa20  0001e650  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e650  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001368  00000000  00000000  0001e678  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002f3a0  00000000  00000000  0001f9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000c1f3  00000000  00000000  0004ed80  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010119  00000000  00000000  0005af73  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004344  00000000  00000000  0006b08c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006284  00000000  00000000  0006f3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00019cae  00000000  00000000  00075654  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  0008f304  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001c88  00000000  00000000  0008f358  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00096da5  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00096da8  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00096dad  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00096dae  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00096daf  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00096db3  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00096db7  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  00096dbb  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  00096dc4  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  00096dcd  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  00096dd6  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000015  00000000  00000000  00096ddb  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b3e3a  00000000  00000000  00096df0  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080007b0 l    d  .rwdata	00000000 .rwdata
08002650 l    d  .bss	00000000 .bss
0001a9dc l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fa20 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../relay_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/freertos/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
0800272c l     O .bss	00000028 pxReadyCoRoutineLists
08002754 l     O .bss	00000014 xDelayedCoRoutineList1
08002768 l     O .bss	00000014 xDelayedCoRoutineList2
08002650 l     O .bss	00000004 pxDelayedCoRoutineList
08002654 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
0800277c l     O .bss	00000014 xPendingReadyCoRoutineList
0800265c l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002660 l     O .bss	00000004 xCoRoutineTickCount
08002664 l     O .bss	00000004 xLastTickCount
08002668 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002790 l     O .bss	0007d000 xHeap
080025f0 l     O .rwdata	00000002 heapSTRUCT_SIZE
080025f4 l     O .rwdata	00000004 xTotalHeapSize
0800266c l     O .bss	00000008 xStart
08002674 l     O .bss	00000004 pxEnd
080025f8 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f790 l     O .bss	000000f0 pxReadyTasksLists
0807f880 l     O .bss	00000014 xDelayedTaskList1
0807f894 l     O .bss	00000014 xDelayedTaskList2
0800267c l     O .bss	00000004 pxDelayedTaskList
08002680 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f8a8 l     O .bss	00000014 xPendingReadyList
0807f8bc l     O .bss	00000014 xTasksWaitingTermination
08002684 l     O .bss	00000004 uxTasksDeleted
08002688 l     O .bss	00000004 uxCurrentNumberOfTasks
0800268c l     O .bss	00000004 xTickCount
08002690 l     O .bss	00000004 uxTopReadyPriority
08002694 l     O .bss	00000004 xSchedulerRunning
08002698 l     O .bss	00000004 uxPendedTicks
0800269c l     O .bss	00000004 xYieldPending
080026a0 l     O .bss	00000004 xNumOfOverflows
080026a4 l     O .bss	00000004 uxTaskNumber
080025fc l     O .rwdata	00000004 xNextTaskUnblockTime
080026a8 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f8d0 l     O .bss	00000014 xActiveTimerList1
0807f8e4 l     O .bss	00000014 xActiveTimerList2
080026ac l     O .bss	00000004 pxCurrentTimerList
080026b0 l     O .bss	00000004 pxOverflowTimerList
080026b4 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
080026b8 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 globals.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 queues.c
00000000 l    df *ABS*	00000000 tasks.c
00000000 l    df *ABS*	00000000 ledTask.c
00000000 l    df *ABS*	00000000 loadCtrlTask.c
00000000 l    df *ABS*	00000000 shouldReconnectTask.c
00000000 l    df *ABS*	00000000 shouldShedTask.c
00000000 l    df *ABS*	00000000 stabilityMonitorTask.c
00000000 l    df *ABS*	00000000 switchPollingTask.c
00000000 l    df *ABS*	00000000 vgaTask.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
080002c2 l     O .rodata	00000010 zeroes.4404
0000ada4 l     F .text	000000bc __sbprintf
080002d2 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000afb4 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000cae4 l     F .text	00000008 __fp_unlock
0000caf8 l     F .text	0000019c __sinit.part.1
0000cc94 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080007b0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000bf4 l     O .rwdata	00000020 lc_ctype_charset
08000bd4 l     O .rwdata	00000020 lc_message_charset
08000c14 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08000304 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000ff88 l     F .text	000000fc __sprint_r.part.0
08000438 l     O .rodata	00000010 blanks.4348
08000428 l     O .rodata	00000010 zeroes.4349
00011514 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00013b94 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00013ca0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00013ccc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00013db8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00013e98 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0001406c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002634 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
000142b8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000143ec l     F .text	00000034 alt_dev_reg
080011fc l     O .rwdata	000000dc flash_controller
080012d8 l     O .rwdata	00001060 jtag_uart
08002338 l     O .rwdata	00000120 character_lcd
08002458 l     O .rwdata	000000c4 uart
0800251c l     O .rwdata	00000038 ps2
08002554 l     O .rwdata	00000048 video_character_buffer_with_dma
0800259c l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
000147ac l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000155fc l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000166a4 l     F .text	00000210 altera_avalon_jtag_uart_irq
000168b4 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002638 l     O .rwdata	00000004 colstart
00016eec l     F .text	000000b8 lcd_write_command
00016fa4 l     F .text	000000d8 lcd_write_data
0001707c l     F .text	000000d0 lcd_clear_screen
0001714c l     F .text	000001f0 lcd_repaint_screen
0001733c l     F .text	000000cc lcd_scroll_up
00017408 l     F .text	000002ac lcd_handle_escape
00017b88 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00017dc4 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00018068 l     F .text	000000a0 altera_avalon_uart_irq
00018108 l     F .text	000000e4 altera_avalon_uart_rxirq
000181ec l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00018388 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
000185a0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000192bc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000195a8 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000196e8 l     F .text	0000003c alt_get_errno
00019724 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00019ec8 l     F .text	000000cc alt_write_word_amd
00019dac l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001a1a0 l     F .text	0000017c alt_unlock_block_intel
0001a31c l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0800062f l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00008a0c g     F .text	00000018 putchar
0000f464 g     F .text	00000074 _mprec_log10
080026c4 g     O .bss	00000004 latencyQ
0000f550 g     F .text	0000008c __any_on
00011c08 g     F .text	00000054 _isatty_r
08000310 g     O .rodata	00000028 __mprec_tinytens
00013fa8 g     F .text	0000007c alt_main
00008a24 g     F .text	000000c0 _puts_r
000150c0 g     F .text	00000040 alt_read_query_entry_32bit
000189d4 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f920 g     O .bss	00000100 alt_irq
00011c5c g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00014870 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00007848 g     F .text	00000088 .hidden __eqdf2
080026c8 g     O .bss	00000004 freqMeasureQ
080026f4 g     O .bss	00000004 xHandle
0807fa20 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
000089c8 g     F .text	0000003c printf
00011d1c g     F .text	0000009c _wcrtomb_r
00005130 g     F .text	00000094 FreqAnalyserISR
0000fe48 g     F .text	0000005c __sseek
0000ce34 g     F .text	00000010 __sinit
00018fc0 g     F .text	000000fc alt_up_char_buffer_string
000115d0 g     F .text	00000140 __swbuf_r
000187ec g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000d8fc g     F .text	0000007c _setlocale_r
0000cc9c g     F .text	00000068 __sfmoreglue
00014048 g     F .text	00000024 __malloc_unlock
00018b74 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
00005f00 g     F .text	00000440 .hidden __divsf3
00018ef4 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000e484 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000ce1c g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000e5e0 g     F .text	000000a8 _Balloc
00006cdc g     F .text	00000070 .hidden __fixsfsi
00005dd8 g     F .text	00000098 switchPollingTask
000078d0 g     F .text	000000dc .hidden __gtdf2
00015258 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
0000561c g     F .text	00000068 leastSignificantHighBit
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002678 g     O .bss	00000004 pxCurrentTCB
00011bac g     F .text	0000005c _fstat_r
00014d64 g     F .text	000002e0 alt_flash_program_block
08002710 g     O .bss	00000004 errno
0000fdc4 g     F .text	00000008 __seofread
0800271c g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a5f0 g       *ABS*	00000000 _gp
00019ae0 g     F .text	00000030 usleep
000067f8 g     F .text	000004e4 .hidden __subsf3
000055b4 g     F .text	00000068 mostSignificantHighBit
00000ab4 g     F .text	0000019c xEventGroupWaitBits
0800107c g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00008a04 g     F .text	00000008 _putchar_r
00002f24 g     F .text	00000048 vTaskEndScheduler
0001945c g     F .text	00000090 alt_find_dev
00008728 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
000190bc g     F .text	0000005c alt_up_char_buffer_clear
0000caec g     F .text	0000000c _cleanup_r
000082a8 g     F .text	000000dc .hidden __floatsidf
0001966c g     F .text	0000007c alt_io_redirect
0000554c g     F .text	00000068 ledTask
00013260 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001a9dc g       *ABS*	00000000 __DTOR_END__
00008ae4 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
0000fca8 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000f3c0 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
000114f8 g     F .text	0000001c __vfiprintf_internal
00016aac g     F .text	0000021c altera_avalon_jtag_uart_read
00008998 g     F .text	00000030 _printf_r
000085f0 g     F .text	00000064 .hidden __udivsi3
00013df4 g     F .text	000000a4 isatty
08000360 g     O .rodata	000000c8 __mprec_tens
000051c4 g     F .text	00000060 ButtonISR
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0000d978 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
0800270c g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002608 g     O .rwdata	00000004 __mb_cur_max
0000d9a8 g     F .text	0000000c _localeconv_r
0000e9ec g     F .text	0000003c __i2b
0000d2b8 g     F .text	000004bc __sfvwrite_r
00005104 g     F .text	0000002c initGlobals
0000fd1c g     F .text	00000054 _sbrk_r
00019f94 g     F .text	00000080 alt_program_intel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00011cbc g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
00019244 g     F .text	00000078 alt_dcache_flush
08002628 g     O .rwdata	00000004 alt_max_fd
00015044 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
000118a0 g     F .text	000000f0 _fclose_r
00018820 g     F .text	00000030 read_num_bytes_available
0001a014 g     F .text	0000018c alt_erase_block_intel
0000cab4 g     F .text	00000030 fflush
08002708 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
00018788 g     F .text	00000034 read_RI_bit
00008384 g     F .text	00000110 .hidden __extendsfdf2
080026cc g     O .bss	00000004 loadCtrlQ
000129b4 g     F .text	000008ac .hidden __adddf3
0000f168 g     F .text	0000010c __b2d
0001247c g     F .text	00000538 .hidden __umoddi3
00013ed4 g     F .text	000000d4 lseek
08002600 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000f744 g     F .text	00000564 _realloc_r
0807fa20 g       *ABS*	00000000 __bss_end
000199d8 g     F .text	00000108 alt_tick
00011f04 g     F .text	00000578 .hidden __udivdi3
00011b08 g     F .text	00000024 _fputwc_r
08000338 g     O .rodata	00000028 __mprec_bigtens
0000e7d0 g     F .text	00000104 __s2b
00013aec g     F .text	000000a8 .hidden __floatunsidf
0000eea8 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00017fc4 g     F .text	000000a4 altera_avalon_uart_init
00018884 g     F .text	0000002c read_data_byte
0000ce54 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
0001993c g     F .text	0000009c alt_alarm_stop
000187bc g     F .text	00000030 read_RE_bit
08002714 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001054 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00015560 g     F .text	0000009c alt_set_flash_algorithm_func
080026d0 g     O .bss	00000004 xfirstTickMutex
00018a34 g     F .text	00000074 alt_up_ps2_write_data_byte
0000e8d4 g     F .text	00000068 __hi0bits
00013a6c g     F .text	00000080 .hidden __fixdfsi
080026bc g     O .bss	00000004 xisStable
00003fac g     F .text	000000fc xTaskPriorityDisinherit
00015100 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002620 g     O .rwdata	00000008 alt_dev_list
000142f4 g     F .text	000000f8 write
0000f5dc g     F .text	000000a0 _putc_r
00006340 g     F .text	000000bc .hidden __gtsf2
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00013d08 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
00005684 g     F .text	000002d0 loadCtrlTask
00013260 g     F .text	000000f4 .hidden __ledf2
000163b4 g     F .text	000000d8 alt_check_primary_table
0000ec20 g     F .text	00000140 __pow5mult
00005b0c g     F .text	000002cc stabilityMonitorTask
0001009c g     F .text	0000145c ___vfiprintf_internal_r
08002700 g     O .bss	00000004 __nlocale_changed
00008654 g     F .text	00000058 .hidden __umodsi3
00014ba4 g     F .text	00000064 alt_flash_cfi_read
000152f8 g     F .text	00000038 alt_write_native_8bit
0807fa20 g       *ABS*	00000000 end
00018d64 g     F .text	00000098 alt_up_ps2_write_fd
00015144 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
000176b4 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
00018e38 g     F .text	00000080 alt_up_char_buffer_init
000185dc g     F .text	000001ac altera_avalon_uart_write
0001567c g     F .text	000005c8 alt_read_cfi_table
000165f0 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001a9dc g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00017e40 g     F .text	00000074 alt_avalon_timer_sc_init
00017f14 g     F .text	00000060 altera_avalon_uart_write_fd
00008494 g     F .text	00000064 .hidden __clzsi2
00017f74 g     F .text	00000050 altera_avalon_uart_close_fd
00016cc8 g     F .text	00000224 altera_avalon_jtag_uart_write
000147e0 g     F .text	00000090 alt_flash_cfi_init
0000ce44 g     F .text	00000004 __sfp_lock_acquire
0000e3a0 g     F .text	000000e4 memchr
00008b90 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000cfa8 g     F .text	00000310 _free_r
0000d984 g     F .text	00000010 __locale_mb_cur_max
08002658 g     O .bss	00000004 pxCurrentCoRoutine
0001a828 g     F .text	00000180 __call_exitprocs
080026fc g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
0800260c g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002724 g     O .bss	00000004 _alt_tick_rate
00005a54 g     F .text	000000b8 shouldShedTask
00002f6c g     F .text	0000002c vTaskSuspendAll
00005e70 g     F .text	00000030 vgaTask
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000ed60 g     F .text	00000148 __lshift
08002728 g     O .bss	00000004 _alt_nticks
000140a8 g     F .text	000000fc read
00014458 g     F .text	00000354 alt_sys_init
00006d4c g     F .text	00000124 .hidden __floatsisf
000015fc g     F .text	00000098 uxListRemove
0001a710 g     F .text	00000118 __register_exitproc
00018c80 g     F .text	00000058 alt_up_ps2_clear_fifo
080026c0 g     O .bss	00000004 isMaintenanceState
00015080 g     F .text	00000040 alt_read_query_entry_16bit
0000ea28 g     F .text	000001f8 __multiply
00016954 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f8f8 g     O .bss	00000028 __malloc_current_mallinfo
0001539c g     F .text	000001c4 alt_set_flash_width_func
0000f274 g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
0001648c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001a620 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001a3f0 g     F .text	00000128 alt_busy_sleep
00011788 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00019b9c g     F .text	00000210 alt_erase_block_amd
000086ac g     F .text	0000007c memcmp
0001654c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fa20 g       *ABS*	00000000 __alt_stack_base
0001659c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004920 g     F .text	000000dc xTimerGenericCommand
0000ae60 g     F .text	00000154 __swsetup_r
00015c44 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
00006f60 g     F .text	000008e8 .hidden __divdf3
0000cd04 g     F .text	00000118 __sfp
0000f4d8 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000c4c g     O .rwdata	00000408 __malloc_av_
0000ce50 g     F .text	00000004 __sinit_lock_release
00013354 g     F .text	00000718 .hidden __muldf3
0000fd70 g     F .text	00000054 __sread
0001a518 g     F .text	00000108 alt_find_file
000192f8 g     F .text	000000a4 alt_dev_llist_insert
00014024 g     F .text	00000024 __malloc_lock
00014208 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
080026d4 g     O .bss	00000004 reconnectOrShedQ
0000ca58 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
000117dc g     F .text	000000c4 _calloc_r
0800263c g     O .rwdata	00000008 alt_flash_dev_list
0001520c g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002650 g       *ABS*	00000000 __bss_start
00008870 g     F .text	00000128 memset
0000524c g     F .text	00000090 main
08002720 g     O .bss	00000004 alt_envp
08002704 g     O .bss	00000004 __malloc_max_total_mem
00018eb8 g     F .text	0000003c alt_up_char_buffer_open_dev
000164ec g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00011710 g     F .text	00000018 __swbuf
000053d4 g     F .text	00000178 initCreateTasks
00001524 g     F .text	000000d8 vListInsert
00017c34 g     F .text	00000130 altera_avalon_lcd_16207_init
080026d8 g     O .bss	00000004 xisStableMutex
0000fea4 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
00011990 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00018c10 g     F .text	00000070 alt_up_ps2_read_data_byte
0000b1b4 g     F .text	00001688 _dtoa_r
0000db94 g     F .text	0000080c _malloc_r
00011e78 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
0800262c g     O .rwdata	00000004 alt_errno
000152a8 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000d774 g     F .text	000000c4 _fwalk
080026dc g     O .bss	00000004 switchStateQ
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00014c08 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00018dfc g     F .text	0000003c alt_up_ps2_open_dev
00015330 g     F .text	00000038 alt_write_native_16bit
0000f67c g     F .text	000000c8 putc
000084f8 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000ce84 g     F .text	00000124 _malloc_trim_r
00018978 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001a9dc g       *ABS*	00000000 __CTOR_END__
000063fc g     F .text	000003fc .hidden __mulsf3
0000feac g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001a9dc g       *ABS*	00000000 __DTOR_LIST__
080026e0 g     O .bss	00000004 xfirstTick
00007848 g     F .text	00000088 .hidden __nedf2
00014420 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
000141a4 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00018850 g     F .text	00000034 read_data_valid
08000179 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
080026f8 g     O .bss	00000004 _PathLocale
00018b10 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001a6c4 g     F .text	00000014 atexit
00006340 g     F .text	000000bc .hidden __gesf2
00011728 g     F .text	00000060 _write_r
0000d9b4 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002604 g     O .rwdata	00000004 _impure_ptr
08002718 g     O .bss	00000004 alt_argc
0000c83c g     F .text	0000021c __sflush_r
000193fc g     F .text	00000060 _do_dtors
0000d9a0 g     F .text	00000008 __locale_cjk_lang
0000f104 g     F .text	00000064 __ulp
0000ce6c g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00017d64 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002618 g     O .rwdata	00000008 alt_fs_list
080026e4 g     O .bss	00000004 isStableQ
000151bc g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00003150 g     F .text	000001c4 xTaskIncrementTick
0000d9cc g     F .text	0000000c localeconv
080026e8 g     O .bss	00000004 shared_resource_sem
00001a90 g     F .text	00000118 xQueueGenericReset
08002650 g       *ABS*	00000000 _edata
00017eb4 g     F .text	00000060 altera_avalon_uart_read_fd
0807fa20 g       *ABS*	00000000 _end
000194ec g     F .text	00000068 alt_flash_open_dev
000119a4 g     F .text	00000164 __fputwc
000169bc g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000fdcc g     F .text	0000007c __swrite
08002610 g     O .rwdata	00000004 __malloc_trim_threshold
00019b10 g     F .text	00000024 altera_nios2_qsys_irq_init
0000d994 g     F .text	0000000c __locale_msgcharset
0001a6d8 g     F .text	00000038 exit
0000d838 g     F .text	000000c4 _fwalk_reent
00006e70 g     F .text	000000f0 .hidden __floatunsisf
000188b0 g     F .text	000000c8 alt_up_ps2_init
0000ef08 g     F .text	000001fc __mdiff
00019554 g     F .text	00000054 alt_flash_close_dev
0000857c g     F .text	00000074 .hidden __modsi3
0800264c g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
00005224 g     F .text	00000028 KeyISR
0000ce48 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
0800052e g     O .rodata	00000101 _ctype_
00018334 g     F .text	00000054 altera_avalon_uart_close
00005ea0 g     F .text	00000060 .hidden __fixunssfsi
0001a9a8 g     F .text	00000034 _exit
00005954 g     F .text	00000100 shouldReconnectTask
00019118 g     F .text	0000012c alt_alarm_start
0000d9d8 g     F .text	000001bc __smakebuf_r
00015368 g     F .text	00000034 alt_write_native_32bit
00018aa8 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00008af8 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
000197e8 g     F .text	00000154 open
000078d0 g     F .text	000000dc .hidden __gedf2
080026ec g     O .bss	00000004 newFreqQ
080026f0 g     O .bss	00000004 keyPressQ
00014b18 g     F .text	0000008c alt_flash_cfi_get_info
08002614 g     O .rwdata	00000004 __wctomb
00010084 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002630 g     O .rwdata	00000004 alt_priority_mask
0000ad88 g     F .text	0000001c __vfprintf_internal
000183c4 g     F .text	000001dc altera_avalon_uart_read
00011ea8 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00018cd8 g     F .text	0000008c alt_up_ps2_read_fd
000079ac g     F .text	000008fc .hidden __subdf3
000052dc g     F .text	000000f8 initOSDataStructs
0000e93c g     F .text	000000b0 __lo0bits
08002644 g     O .rwdata	00000008 alt_alarm_list
0001939c g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00011db8 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00013bd0 g     F .text	000000d0 close
00019b34 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00011b2c g     F .text	00000080 fputwc
0000ce4c g     F .text	00000004 __sinit_lock_acquire
0000e6b0 g     F .text	00000120 __multadd
0000e688 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6099e04 	addi	et,et,9848
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6099e04 	addi	et,et,9848
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be4804 	addi	r2,r2,-1760
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be4804 	addi	r2,r2,-1760
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a97c14 	ori	gp,gp,42480
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	10899414 	ori	r2,r2,9808

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fe8814 	ori	r3,r3,64032

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	0013fa80 	call	13fa8 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a17 	ldw	r2,-32664(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a15 	stw	r2,-32664(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b17 	ldw	r3,-32660(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b15 	stw	r2,-32660(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089cb04 	addi	r2,r2,10028
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c17 	ldw	r3,-32656(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a17 	ldw	r2,-32664(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a17 	ldw	r2,-32664(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c17 	ldw	r2,-32656(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01917 	ldw	r3,-32668(gp)
     434:	d0a01a17 	ldw	r2,-32664(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01817 	ldw	r3,-32672(gp)
     450:	d0a01a17 	ldw	r2,-32664(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a17 	ldw	r2,-32664(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089df04 	addi	r2,r2,10108
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b17 	ldw	r3,-32660(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b15 	stw	r2,-32660(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089cb04 	addi	r2,r2,10028
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089df04 	addi	r2,r2,10108
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d17 	ldw	r2,-32652(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e15 	stw	r2,-32648(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c17 	ldw	r2,-32656(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c15 	stw	r2,-32656(gp)
		xPassedTicks--;
     5ac:	d0a01e17 	ldw	r2,-32648(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e15 	stw	r2,-32648(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c17 	ldw	r2,-32656(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01817 	ldw	r2,-32672(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01917 	ldw	r2,-32668(gp)
     5cc:	d0a01815 	stw	r2,-32672(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01915 	stw	r2,-32668(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01817 	ldw	r2,-32672(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c17 	ldw	r3,-32656(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b17 	ldw	r3,-32660(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b15 	stw	r2,-32660(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089cb04 	addi	r2,r2,10028
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01817 	ldw	r2,-32672(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e17 	ldw	r2,-32648(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c17 	ldw	r2,-32656(gp)
     6b4:	d0a01d15 	stw	r2,-32652(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b17 	ldw	r2,-32660(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b17 	ldw	r2,-32660(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b15 	stw	r2,-32660(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b17 	ldw	r3,-32660(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089cb04 	addi	r2,r2,10028
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b17 	ldw	r2,-32660(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089cb04 	addi	r2,r2,10028
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a15 	stw	r2,-32664(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a17 	ldw	r2,-32664(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a17 	ldw	r4,-32664(gp)
     78c:	d0e01a17 	ldw	r3,-32664(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089cb04 	addi	r2,r2,10028
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	2109d504 	addi	r4,r4,10068
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	2109da04 	addi	r4,r4,10088
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109df04 	addi	r4,r4,10108
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	1089d504 	addi	r2,r2,10068
     834:	d0a01815 	stw	r2,-32672(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	1089da04 	addi	r2,r2,10088
     840:	d0a01915 	stw	r2,-32668(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109df04 	addi	r4,r4,10108
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a17 	ldw	r2,-32664(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02117 	ldw	r2,-32636(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f04 	addi	r2,gp,-32644
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f17 	ldw	r2,-32644(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02117 	ldw	r2,-32636(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	1089e404 	addi	r2,r2,10128
    1224:	d0a01f15 	stw	r2,-32644(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202015 	stw	zero,-32640(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	1089e404 	addi	r2,r2,10128
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02115 	stw	r2,-32636(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02117 	ldw	r2,-32636(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02117 	ldw	r2,-32636(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	1089e404 	addi	r2,r2,10128
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02117 	ldw	r3,-32636(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f04 	addi	r2,gp,-32644
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02117 	ldw	r2,-32636(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02117 	ldw	r3,-32636(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00089c80 	call	89c8 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be4804 	addi	r2,r2,-1760
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be4804 	addi	r2,r2,-1760
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04917 	ldw	r2,-32476(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04915 	stw	r2,-32476(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04917 	ldw	r2,-32476(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04917 	ldw	r2,-32476(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04915 	stw	r2,-32476(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04917 	ldw	r2,-32476(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00087280 	call	8728 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00087280 	call	8728 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00087280 	call	8728 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02617 	ldw	r2,-32616(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02615 	stw	r2,-32616(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02217 	ldw	r2,-32632(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02617 	ldw	r2,-32616(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02917 	ldw	r2,-32604(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02217 	ldw	r2,-32632(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d17 	ldw	r2,-32588(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d15 	stw	r2,-32588(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02817 	ldw	r3,-32608(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02815 	stw	r2,-32608(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bde404 	addi	r2,r2,-2160
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02917 	ldw	r2,-32604(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02217 	ldw	r2,-32632(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02217 	ldw	r2,-32632(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e2f04 	addi	r4,r4,-1860
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02517 	ldw	r2,-32620(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02515 	stw	r2,-32620(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d17 	ldw	r2,-32588(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d15 	stw	r2,-32588(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02917 	ldw	r2,-32604(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02217 	ldw	r2,-32632(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02717 	ldw	r3,-32612(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02217 	ldw	r2,-32632(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02915 	stw	r2,-32604(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202715 	stw	zero,-32612(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202915 	stw	zero,-32604(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a02e17 	ldw	r2,-32584(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a02e15 	stw	r2,-32584(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a02e17 	ldw	r2,-32584(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a02e15 	stw	r2,-32584(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a02e17 	ldw	r2,-32584(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02617 	ldw	r2,-32616(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be2a04 	addi	r2,r2,-1880
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02817 	ldw	r3,-32608(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02815 	stw	r2,-32608(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bde404 	addi	r2,r2,-2160
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02217 	ldw	r2,-32632(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02b15 	stw	r2,-32596(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be2a04 	addi	r2,r2,-1880
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02a17 	ldw	r2,-32600(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02b15 	stw	r2,-32596(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02a17 	ldw	r2,-32600(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02a15 	stw	r2,-32600(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02a17 	ldw	r2,-32600(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02b17 	ldw	r2,-32596(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02717 	ldw	r2,-32612(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02717 	ldw	r2,-32612(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02617 	ldw	r2,-32616(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a02e17 	ldw	r2,-32584(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02717 	ldw	r2,-32612(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02715 	stw	r2,-32612(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02717 	ldw	r2,-32612(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02317 	ldw	r2,-32628(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02417 	ldw	r2,-32624(gp)
    3194:	d0a02315 	stw	r2,-32628(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02415 	stw	r2,-32624(gp)
    31a0:	d0a02c17 	ldw	r2,-32592(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a02c15 	stw	r2,-32592(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02317 	ldw	r2,-32628(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02317 	ldw	r2,-32628(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02817 	ldw	r3,-32608(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02815 	stw	r2,-32608(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bde404 	addi	r2,r2,-2160
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02217 	ldw	r2,-32632(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02217 	ldw	r2,-32632(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bde404 	addi	r2,r2,-2160
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02a17 	ldw	r2,-32600(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02a15 	stw	r2,-32600(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02b17 	ldw	r2,-32596(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a02e17 	ldw	r2,-32584(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02b15 	stw	r2,-32596(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202b15 	stw	zero,-32596(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02217 	ldw	r2,-32632(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02217 	ldw	r3,-32632(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02217 	ldw	r3,-32632(gp)
    3354:	d0a02217 	ldw	r2,-32632(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02217 	ldw	r2,-32632(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00086ac0 	call	86ac <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02217 	ldw	r3,-32632(gp)
    338c:	d0a02217 	ldw	r2,-32632(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02817 	ldw	r2,-32608(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02815 	stw	r2,-32608(gp)
    33b0:	d0e02817 	ldw	r3,-32608(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bde404 	addi	r2,r2,-2160
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02817 	ldw	r2,-32608(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bde404 	addi	r2,r2,-2160
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02217 	ldw	r2,-32632(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02217 	ldw	r2,-32632(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02717 	ldw	r3,-32612(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02217 	ldw	r2,-32632(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02217 	ldw	r2,-32632(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02217 	ldw	r2,-32632(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02717 	ldw	r3,-32612(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02217 	ldw	r2,-32632(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02217 	ldw	r2,-32632(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02717 	ldw	r3,-32612(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a02e17 	ldw	r2,-32584(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02817 	ldw	r3,-32608(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02815 	stw	r2,-32608(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bde404 	addi	r2,r2,-2160
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e2a04 	addi	r4,r4,-1880
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02217 	ldw	r3,-32632(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02b15 	stw	r2,-32596(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02817 	ldw	r3,-32608(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02815 	stw	r2,-32608(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bde404 	addi	r2,r2,-2160
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02217 	ldw	r3,-32632(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02b15 	stw	r2,-32596(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e02c17 	ldw	r3,-32592(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02717 	ldw	r3,-32612(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02717 	ldw	r2,-32612(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a02c17 	ldw	r2,-32592(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02b15 	stw	r2,-32596(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bde404 	addi	r2,r2,-2160
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e2004 	addi	r4,r4,-1920
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e2504 	addi	r4,r4,-1900
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e2a04 	addi	r4,r4,-1880
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e2f04 	addi	r4,r4,-1860
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be2004 	addi	r2,r2,-1920
    3a80:	d0a02315 	stw	r2,-32628(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be2504 	addi	r2,r2,-1900
    3a8c:	d0a02415 	stw	r2,-32624(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be2f04 	addi	r2,r2,-1860
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be2f04 	addi	r2,r2,-1860
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02617 	ldw	r2,-32616(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02615 	stw	r2,-32616(gp)
					--uxTasksDeleted;
    3b18:	d0a02517 	ldw	r2,-32620(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02515 	stw	r2,-32620(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02517 	ldw	r2,-32620(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02217 	ldw	r2,-32632(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02717 	ldw	r2,-32612(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02417 	ldw	r3,-32624(gp)
    3b80:	d0a02217 	ldw	r2,-32632(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02317 	ldw	r3,-32628(gp)
    3b9c:	d0a02217 	ldw	r2,-32632(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00088700 	call	8870 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02217 	ldw	r2,-32632(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02317 	ldw	r2,-32628(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02317 	ldw	r2,-32628(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02217 	ldw	r2,-32632(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02917 	ldw	r2,-32604(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a02e17 	ldw	r2,-32584(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02217 	ldw	r2,-32632(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02217 	ldw	r2,-32632(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bde404 	addi	r2,r2,-2160
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02217 	ldw	r2,-32632(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02817 	ldw	r3,-32608(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02815 	stw	r2,-32608(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bde404 	addi	r2,r2,-2160
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02217 	ldw	r2,-32632(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02817 	ldw	r3,-32608(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02815 	stw	r2,-32608(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bde404 	addi	r2,r2,-2160
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02917 	ldw	r2,-32604(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02217 	ldw	r2,-32632(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02917 	ldw	r2,-32604(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02217 	ldw	r2,-32632(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02217 	ldw	r2,-32632(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02217 	ldw	r2,-32632(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02217 	ldw	r2,-32632(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02217 	ldw	r2,-32632(gp)
    4178:	d0e02217 	ldw	r3,-32632(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02217 	ldw	r2,-32632(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02217 	ldw	r2,-32632(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02217 	ldw	r2,-32632(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02217 	ldw	r2,-32632(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02217 	ldw	r2,-32632(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02217 	ldw	r2,-32632(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02717 	ldw	r3,-32612(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02217 	ldw	r2,-32632(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02217 	ldw	r2,-32632(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02217 	ldw	r2,-32632(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02217 	ldw	r2,-32632(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02217 	ldw	r2,-32632(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02217 	ldw	r2,-32632(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02217 	ldw	r2,-32632(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02717 	ldw	r3,-32612(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02217 	ldw	r2,-32632(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02217 	ldw	r2,-32632(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02217 	ldw	r2,-32632(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02217 	ldw	r2,-32632(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02817 	ldw	r3,-32608(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02815 	stw	r2,-32608(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bde404 	addi	r2,r2,-2160
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02217 	ldw	r3,-32632(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a02e17 	ldw	r2,-32584(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02817 	ldw	r3,-32608(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02815 	stw	r2,-32608(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bde404 	addi	r2,r2,-2160
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e2a04 	addi	r4,r4,-1880
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02217 	ldw	r3,-32632(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a02e17 	ldw	r2,-32584(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02817 	ldw	r3,-32608(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02815 	stw	r2,-32608(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bde404 	addi	r2,r2,-2160
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e2a04 	addi	r4,r4,-1880
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02217 	ldw	r3,-32632(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03117 	ldw	r2,-32572(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03117 	ldw	r2,-32572(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03117 	ldw	r2,-32572(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03117 	ldw	r2,-32572(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03117 	ldw	r2,-32572(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a02f17 	ldw	r2,-32580(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203117 	ldw	r4,-32572(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a02f17 	ldw	r2,-32580(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a02f17 	ldw	r2,-32580(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03217 	ldw	r2,-32568(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03215 	stw	r2,-32568(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03017 	ldw	r3,-32576(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e02f17 	ldw	r3,-32580(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03117 	ldw	r2,-32572(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a02f17 	ldw	r2,-32580(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a02f17 	ldw	r2,-32580(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e02f17 	ldw	r3,-32580(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a02f17 	ldw	r2,-32580(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a02f17 	ldw	r2,-32580(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03017 	ldw	r2,-32576(gp)
    4fe4:	d0a02f15 	stw	r2,-32580(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03015 	stw	r2,-32576(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03117 	ldw	r2,-32572(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e3404 	addi	r4,r4,-1840
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e3904 	addi	r4,r4,-1820
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be3404 	addi	r2,r2,-1840
    5044:	d0a02f15 	stw	r2,-32580(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be3904 	addi	r2,r2,-1820
    5050:	d0a03015 	stw	r2,-32576(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03115 	stw	r2,-32572(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <initGlobals>:
 *      Author: mtay527
 */

#include "globals.h"

void initGlobals() {
    5104:	deffff04 	addi	sp,sp,-4
    5108:	df000015 	stw	fp,0(sp)
    510c:	d839883a 	mov	fp,sp
	isMaintenanceState = 0;
    5110:	d0203415 	stw	zero,-32560(gp)
	xisStable = 1; // Default to stable state
    5114:	00800044 	movi	r2,1
    5118:	d0a03315 	stw	r2,-32564(gp)
}
    511c:	0001883a 	nop
    5120:	e037883a 	mov	sp,fp
    5124:	df000017 	ldw	fp,0(sp)
    5128:	dec00104 	addi	sp,sp,4
    512c:	f800283a 	ret

00005130 <FreqAnalyserISR>:
#include "globals.h"
#define SAMPLING_FREQ 16000.0

#define KEY_3(X) (X >> 2) & 0b1

void FreqAnalyserISR(void* context, alt_u32 id) {
    5130:	defffa04 	addi	sp,sp,-24
    5134:	dfc00515 	stw	ra,20(sp)
    5138:	df000415 	stw	fp,16(sp)
    513c:	df000404 	addi	fp,sp,16
    5140:	e13ffe15 	stw	r4,-8(fp)
    5144:	e17fff15 	stw	r5,-4(fp)
	double temp = SAMPLING_FREQ / (double) IORD(FREQUENCY_ANALYSER_BASE, 0);
    5148:	00800134 	movhi	r2,4
    514c:	108c4004 	addi	r2,r2,12544
    5150:	10800037 	ldwio	r2,0(r2)
    5154:	1009883a 	mov	r4,r2
    5158:	00082a80 	call	82a8 <__floatsidf>
    515c:	1009883a 	mov	r4,r2
    5160:	180b883a 	mov	r5,r3
    5164:	200d883a 	mov	r6,r4
    5168:	280f883a 	mov	r7,r5
    516c:	0009883a 	mov	r4,zero
    5170:	015033f4 	movhi	r5,16591
    5174:	29500004 	addi	r5,r5,16384
    5178:	0006f600 	call	6f60 <__divdf3>
    517c:	1009883a 	mov	r4,r2
    5180:	180b883a 	mov	r5,r3
    5184:	2005883a 	mov	r2,r4
    5188:	2807883a 	mov	r3,r5
    518c:	e0bffc15 	stw	r2,-16(fp)
    5190:	e0fffd15 	stw	r3,-12(fp)
	xQueueSendFromISR(newFreqQ, &temp, pdFALSE);
    5194:	d0a03f17 	ldw	r2,-32516(gp)
    5198:	000f883a 	mov	r7,zero
    519c:	000d883a 	mov	r6,zero
    51a0:	e17ffc04 	addi	r5,fp,-16
    51a4:	1009883a 	mov	r4,r2
    51a8:	000207c0 	call	207c <xQueueGenericSendFromISR>
}
    51ac:	0001883a 	nop
    51b0:	e037883a 	mov	sp,fp
    51b4:	dfc00117 	ldw	ra,4(sp)
    51b8:	df000017 	ldw	fp,0(sp)
    51bc:	dec00204 	addi	sp,sp,8
    51c0:	f800283a 	ret

000051c4 <ButtonISR>:

void ButtonISR() {
    51c4:	defffe04 	addi	sp,sp,-8
    51c8:	df000115 	stw	fp,4(sp)
    51cc:	df000104 	addi	fp,sp,4
	// Send maintenanceQ on KEY3 push
	unsigned int temp = KEY_3(IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE));
    51d0:	00800134 	movhi	r2,4
    51d4:	108c3304 	addi	r2,r2,12492
    51d8:	10800037 	ldwio	r2,0(r2)
    51dc:	1005d0ba 	srai	r2,r2,2
    51e0:	1080004c 	andi	r2,r2,1
    51e4:	e0bfff15 	stw	r2,-4(fp)
	if (temp)
    51e8:	e0bfff17 	ldw	r2,-4(fp)
    51ec:	10000426 	beq	r2,zero,5200 <ButtonISR+0x3c>
		isMaintenanceState = !isMaintenanceState;
    51f0:	d0a03417 	ldw	r2,-32560(gp)
    51f4:	1005003a 	cmpeq	r2,r2,zero
    51f8:	10803fcc 	andi	r2,r2,255
    51fc:	d0a03415 	stw	r2,-32560(gp)

	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); // Clear edge capture register
    5200:	00c001c4 	movi	r3,7
    5204:	00800134 	movhi	r2,4
    5208:	108c3304 	addi	r2,r2,12492
    520c:	10c00035 	stwio	r3,0(r2)
}
    5210:	0001883a 	nop
    5214:	e037883a 	mov	sp,fp
    5218:	df000017 	ldw	fp,0(sp)
    521c:	dec00104 	addi	sp,sp,4
    5220:	f800283a 	ret

00005224 <KeyISR>:

void KeyISR(void* context, alt_u32 id) {
    5224:	defffd04 	addi	sp,sp,-12
    5228:	df000215 	stw	fp,8(sp)
    522c:	df000204 	addi	fp,sp,8
    5230:	e13ffe15 	stw	r4,-8(fp)
    5234:	e17fff15 	stw	r5,-4(fp)
	;
}
    5238:	0001883a 	nop
    523c:	e037883a 	mov	sp,fp
    5240:	df000017 	ldw	fp,0(sp)
    5244:	dec00104 	addi	sp,sp,4
    5248:	f800283a 	ret

0000524c <main>:

/*
 * Create the demo tasks then start the scheduler.
 */
int main(int argc, char* argv[], char* envp[]) {
    524c:	defffa04 	addi	sp,sp,-24
    5250:	dfc00515 	stw	ra,20(sp)
    5254:	df000415 	stw	fp,16(sp)
    5258:	df000404 	addi	fp,sp,16
    525c:	e13ffd15 	stw	r4,-12(fp)
    5260:	e17ffe15 	stw	r5,-8(fp)
    5264:	e1bfff15 	stw	r6,-4(fp)
	int buttonValue = 0;
    5268:	e03ffc15 	stw	zero,-16(fp)

	// Create mutexes
	initOSDataStructs();
    526c:	00052dc0 	call	52dc <initOSDataStructs>
	initGlobals();
    5270:	00051040 	call	5104 <initGlobals>
	initCreateTasks();
    5274:	00053d40 	call	53d4 <initCreateTasks>

	// Clear button edge capture register and enable interrupts
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5278:	00c001c4 	movi	r3,7
    527c:	00800134 	movhi	r2,4
    5280:	108c3304 	addi	r2,r2,12492
    5284:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7);
    5288:	00c001c4 	movi	r3,7
    528c:	00800134 	movhi	r2,4
    5290:	108c3204 	addi	r2,r2,12488
    5294:	10c00035 	stwio	r3,0(r2)

	// Register the IRQs
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, FreqAnalyserISR);
    5298:	01800034 	movhi	r6,0
    529c:	31944c04 	addi	r6,r6,20784
    52a0:	000b883a 	mov	r5,zero
    52a4:	010001c4 	movi	r4,7
    52a8:	00019200 	call	1920 <alt_irq_register>
	alt_irq_register(PUSH_BUTTON_IRQ, 0, ButtonISR);
    52ac:	01800034 	movhi	r6,0
    52b0:	31947104 	addi	r6,r6,20932
    52b4:	000b883a 	mov	r5,zero
    52b8:	01000044 	movi	r4,1
    52bc:	00019200 	call	1920 <alt_irq_register>
	alt_irq_register(PS2_IRQ, (void*)&buttonValue, KeyISR);
    52c0:	01800034 	movhi	r6,0
    52c4:	31948904 	addi	r6,r6,21028
    52c8:	e17ffc04 	addi	r5,fp,-16
    52cc:	01000084 	movi	r4,2
    52d0:	00019200 	call	1920 <alt_irq_register>

	vTaskStartScheduler();
    52d4:	0002e840 	call	2e84 <vTaskStartScheduler>

	for (;;)
		;
    52d8:	003fff06 	br	52d8 <__alt_data_end+0xf00052d8>

000052dc <initOSDataStructs>:

/**
 * Create message queues and semaphores.
 */
void initOSDataStructs()
{
    52dc:	defffe04 	addi	sp,sp,-8
    52e0:	dfc00115 	stw	ra,4(sp)
    52e4:	df000015 	stw	fp,0(sp)
    52e8:	d839883a 	mov	fp,sp
	// Queues
	newFreqQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(double));
    52ec:	000d883a 	mov	r6,zero
    52f0:	01400204 	movi	r5,8
    52f4:	01000784 	movi	r4,30
    52f8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    52fc:	d0a03f15 	stw	r2,-32516(gp)
	freqMeasureQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(double)*2); 			// sending 2 doubles
    5300:	000d883a 	mov	r6,zero
    5304:	01400404 	movi	r5,16
    5308:	01000784 	movi	r4,30
    530c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5310:	d0a03615 	stw	r2,-32552(gp)
	isStableQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(unsigned int));
    5314:	000d883a 	mov	r6,zero
    5318:	01400104 	movi	r5,4
    531c:	01000784 	movi	r4,30
    5320:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5324:	d0a03d15 	stw	r2,-32524(gp)
	reconnectOrShedQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(unsigned int));
    5328:	000d883a 	mov	r6,zero
    532c:	01400104 	movi	r5,4
    5330:	01000784 	movi	r4,30
    5334:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5338:	d0a03915 	stw	r2,-32540(gp)
	switchStateQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(unsigned int));
    533c:	000d883a 	mov	r6,zero
    5340:	01400104 	movi	r5,4
    5344:	01000784 	movi	r4,30
    5348:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    534c:	d0a03b15 	stw	r2,-32532(gp)
	keyPressQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(unsigned int));
    5350:	000d883a 	mov	r6,zero
    5354:	01400104 	movi	r5,4
    5358:	01000784 	movi	r4,30
    535c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5360:	d0a04015 	stw	r2,-32512(gp)
	loadCtrlQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(unsigned int));
    5364:	000d883a 	mov	r6,zero
    5368:	01400104 	movi	r5,4
    536c:	01000784 	movi	r4,30
    5370:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5374:	d0a03715 	stw	r2,-32548(gp)

	// Semaphores
	xisStableMutex = xSemaphoreCreateMutex();
    5378:	01000044 	movi	r4,1
    537c:	0001c800 	call	1c80 <xQueueCreateMutex>
    5380:	d0a03a15 	stw	r2,-32536(gp)
	latencyQ = xQueueCreate(MSG_QUEUE_SIZE, sizeof(unsigned int));
    5384:	000d883a 	mov	r6,zero
    5388:	01400104 	movi	r5,4
    538c:	01000784 	movi	r4,30
    5390:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5394:	d0a03515 	stw	r2,-32556(gp)
	shared_resource_sem = xSemaphoreCreateCounting(9999, 1);
    5398:	01400044 	movi	r5,1
    539c:	0109c3c4 	movi	r4,9999
    53a0:	0001e840 	call	1e84 <xQueueCreateCountingSemaphore>
    53a4:	d0a03e15 	stw	r2,-32520(gp)
	xfirstTickMutex = xSemaphoreCreateMutex();
    53a8:	01000044 	movi	r4,1
    53ac:	0001c800 	call	1c80 <xQueueCreateMutex>
    53b0:	d0a03815 	stw	r2,-32544(gp)
	
	xfirstTick = -1;
    53b4:	00bfffc4 	movi	r2,-1
    53b8:	d0a03c15 	stw	r2,-32528(gp)
}
    53bc:	0001883a 	nop
    53c0:	e037883a 	mov	sp,fp
    53c4:	dfc00117 	ldw	ra,4(sp)
    53c8:	df000017 	ldw	fp,0(sp)
    53cc:	dec00204 	addi	sp,sp,8
    53d0:	f800283a 	ret

000053d4 <initCreateTasks>:

#include "tasks.h"

// This function creates the tasks used in this example
void initCreateTasks()
{
    53d4:	defffa04 	addi	sp,sp,-24
    53d8:	dfc00515 	stw	ra,20(sp)
    53dc:	df000415 	stw	fp,16(sp)
    53e0:	df000404 	addi	fp,sp,16
	/* The RegTest tasks as described at the top of this file. */
	xTaskCreate(stabilityMonitorTask, "stabilityMonitorTask", TASK_STACKSIZE, NULL, STABILITYMONITORTASK_PRIORITY, NULL);
    53e4:	d8000315 	stw	zero,12(sp)
    53e8:	d8000215 	stw	zero,8(sp)
    53ec:	d8000115 	stw	zero,4(sp)
    53f0:	00800144 	movi	r2,5
    53f4:	d8800015 	stw	r2,0(sp)
    53f8:	000f883a 	mov	r7,zero
    53fc:	01840004 	movi	r6,4096
    5400:	01420034 	movhi	r5,2048
    5404:	29401604 	addi	r5,r5,88
    5408:	01000034 	movhi	r4,0
    540c:	2116c304 	addi	r4,r4,23308
    5410:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(shouldShedTask,       "shouldShedTask",       TASK_STACKSIZE, NULL, SHOULDSHEDTASK_PRIORITY, NULL);
    5414:	d8000315 	stw	zero,12(sp)
    5418:	d8000215 	stw	zero,8(sp)
    541c:	d8000115 	stw	zero,4(sp)
    5420:	00800144 	movi	r2,5
    5424:	d8800015 	stw	r2,0(sp)
    5428:	000f883a 	mov	r7,zero
    542c:	01840004 	movi	r6,4096
    5430:	01420034 	movhi	r5,2048
    5434:	29401c04 	addi	r5,r5,112
    5438:	01000034 	movhi	r4,0
    543c:	21169504 	addi	r4,r4,23124
    5440:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(shouldReconnectTask,  "shouldReconnectTask",  TASK_STACKSIZE, NULL, SHOULDRECONNECTTASK_PRIORITY, NULL);
    5444:	d8000315 	stw	zero,12(sp)
    5448:	d8000215 	stw	zero,8(sp)
    544c:	d8000115 	stw	zero,4(sp)
    5450:	00800144 	movi	r2,5
    5454:	d8800015 	stw	r2,0(sp)
    5458:	000f883a 	mov	r7,zero
    545c:	01840004 	movi	r6,4096
    5460:	01420034 	movhi	r5,2048
    5464:	29402004 	addi	r5,r5,128
    5468:	01000034 	movhi	r4,0
    546c:	21165504 	addi	r4,r4,22868
    5470:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(loadCtrlTask,         "loadCtrlTask",         TASK_STACKSIZE, NULL, LOADCTRLTASK_PRIORITY, NULL);
    5474:	d8000315 	stw	zero,12(sp)
    5478:	d8000215 	stw	zero,8(sp)
    547c:	d8000115 	stw	zero,4(sp)
    5480:	00800104 	movi	r2,4
    5484:	d8800015 	stw	r2,0(sp)
    5488:	000f883a 	mov	r7,zero
    548c:	01840004 	movi	r6,4096
    5490:	01420034 	movhi	r5,2048
    5494:	29402504 	addi	r5,r5,148
    5498:	01000034 	movhi	r4,0
    549c:	2115a104 	addi	r4,r4,22148
    54a0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(switchPollingTask,    "switchPollingTask",    TASK_STACKSIZE, NULL, SWITCHPOLLINGTASK_PRIORITY, NULL);
    54a4:	d8000315 	stw	zero,12(sp)
    54a8:	d8000215 	stw	zero,8(sp)
    54ac:	d8000115 	stw	zero,4(sp)
    54b0:	00800284 	movi	r2,10
    54b4:	d8800015 	stw	r2,0(sp)
    54b8:	000f883a 	mov	r7,zero
    54bc:	01840004 	movi	r6,4096
    54c0:	01420034 	movhi	r5,2048
    54c4:	29402904 	addi	r5,r5,164
    54c8:	01000034 	movhi	r4,0
    54cc:	21177604 	addi	r4,r4,24024
    54d0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(ledTask,              "ledTask",              TASK_STACKSIZE, NULL, LEDTASK_PRIORITY, NULL);
    54d4:	d8000315 	stw	zero,12(sp)
    54d8:	d8000215 	stw	zero,8(sp)
    54dc:	d8000115 	stw	zero,4(sp)
    54e0:	00800104 	movi	r2,4
    54e4:	d8800015 	stw	r2,0(sp)
    54e8:	000f883a 	mov	r7,zero
    54ec:	01840004 	movi	r6,4096
    54f0:	01420034 	movhi	r5,2048
    54f4:	29402e04 	addi	r5,r5,184
    54f8:	01000034 	movhi	r4,0
    54fc:	21155304 	addi	r4,r4,21836
    5500:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(vgaTask,              "vgaTask",              TASK_STACKSIZE, NULL, VGATASK_PRIORITY, NULL);
    5504:	d8000315 	stw	zero,12(sp)
    5508:	d8000215 	stw	zero,8(sp)
    550c:	d8000115 	stw	zero,4(sp)
    5510:	00800104 	movi	r2,4
    5514:	d8800015 	stw	r2,0(sp)
    5518:	000f883a 	mov	r7,zero
    551c:	01840004 	movi	r6,4096
    5520:	01420034 	movhi	r5,2048
    5524:	29403004 	addi	r5,r5,192
    5528:	01000034 	movhi	r4,0
    552c:	21179c04 	addi	r4,r4,24176
    5530:	0002b780 	call	2b78 <xTaskGenericCreate>
}
    5534:	0001883a 	nop
    5538:	e037883a 	mov	sp,fp
    553c:	dfc00117 	ldw	ra,4(sp)
    5540:	df000017 	ldw	fp,0(sp)
    5544:	dec00204 	addi	sp,sp,8
    5548:	f800283a 	ret

0000554c <ledTask>:
/**
 * Use red LEDs to display loads which are connected, and green to show loads
 * which are shed.
 */
void ledTask(void *pvParameters)
{
    554c:	defffc04 	addi	sp,sp,-16
    5550:	dfc00315 	stw	ra,12(sp)
    5554:	df000215 	stw	fp,8(sp)
    5558:	df000204 	addi	fp,sp,8
    555c:	e13fff15 	stw	r4,-4(fp)
	unsigned int loadCtrl = 0;
    5560:	e03ffe15 	stw	zero,-8(fp)

	while (1)
	{
		if (xQueueReceive(loadCtrlQ, &loadCtrl, 0) == pdPASS) {
    5564:	d0a03717 	ldw	r2,-32548(gp)
    5568:	000f883a 	mov	r7,zero
    556c:	000d883a 	mov	r6,zero
    5570:	e17ffe04 	addi	r5,fp,-8
    5574:	1009883a 	mov	r4,r2
    5578:	000222c0 	call	222c <xQueueGenericReceive>
    557c:	10800058 	cmpnei	r2,r2,1
    5580:	103ff81e 	bne	r2,zero,5564 <__alt_data_end+0xf0005564>
		    IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, loadCtrl);
    5584:	e0bffe17 	ldw	r2,-8(fp)
    5588:	1007883a 	mov	r3,r2
    558c:	00800134 	movhi	r2,4
    5590:	108c1804 	addi	r2,r2,12384
    5594:	10c00035 	stwio	r3,0(r2)
		    IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, (~loadCtrl & LOAD_MASK));
    5598:	e0bffe17 	ldw	r2,-8(fp)
    559c:	0084303a 	nor	r2,zero,r2
    55a0:	10c007cc 	andi	r3,r2,31
    55a4:	00800134 	movhi	r2,4
    55a8:	108c2004 	addi	r2,r2,12416
    55ac:	10c00035 	stwio	r3,0(r2)
		}
	}
    55b0:	003fec06 	br	5564 <__alt_data_end+0xf0005564>

000055b4 <mostSignificantHighBit>:
#define UNSIGNED_INT_SIZE sizeof(unsigned int) * 8

/*
 * Get the position of the most significant high bit.
 */
int mostSignificantHighBit(unsigned int bits) {
    55b4:	defffd04 	addi	sp,sp,-12
    55b8:	df000215 	stw	fp,8(sp)
    55bc:	df000204 	addi	fp,sp,8
    55c0:	e13fff15 	stw	r4,-4(fp)
	for (int i = UNSIGNED_INT_SIZE - 1; i >= 0; i--) {
    55c4:	008007c4 	movi	r2,31
    55c8:	e0bffe15 	stw	r2,-8(fp)
    55cc:	00000c06 	br	5600 <mostSignificantHighBit+0x4c>
		if (bits & (1 << i))
    55d0:	00c00044 	movi	r3,1
    55d4:	e0bffe17 	ldw	r2,-8(fp)
    55d8:	1884983a 	sll	r2,r3,r2
    55dc:	1007883a 	mov	r3,r2
    55e0:	e0bfff17 	ldw	r2,-4(fp)
    55e4:	1884703a 	and	r2,r3,r2
    55e8:	10000226 	beq	r2,zero,55f4 <mostSignificantHighBit+0x40>
			return i;
    55ec:	e0bffe17 	ldw	r2,-8(fp)
    55f0:	00000606 	br	560c <mostSignificantHighBit+0x58>

/*
 * Get the position of the most significant high bit.
 */
int mostSignificantHighBit(unsigned int bits) {
	for (int i = UNSIGNED_INT_SIZE - 1; i >= 0; i--) {
    55f4:	e0bffe17 	ldw	r2,-8(fp)
    55f8:	10bfffc4 	addi	r2,r2,-1
    55fc:	e0bffe15 	stw	r2,-8(fp)
    5600:	e0bffe17 	ldw	r2,-8(fp)
    5604:	103ff20e 	bge	r2,zero,55d0 <__alt_data_end+0xf00055d0>
		if (bits & (1 << i))
			return i;
	}

	return 0;
    5608:	0005883a 	mov	r2,zero
}
    560c:	e037883a 	mov	sp,fp
    5610:	df000017 	ldw	fp,0(sp)
    5614:	dec00104 	addi	sp,sp,4
    5618:	f800283a 	ret

0000561c <leastSignificantHighBit>:

/*
 * Get the position of the least significant high bit.
 */
int leastSignificantHighBit(unsigned int bits) {
    561c:	defffd04 	addi	sp,sp,-12
    5620:	df000215 	stw	fp,8(sp)
    5624:	df000204 	addi	fp,sp,8
    5628:	e13fff15 	stw	r4,-4(fp)
	for (int i = 0; i <= UNSIGNED_INT_SIZE - 1; i++) {
    562c:	e03ffe15 	stw	zero,-8(fp)
    5630:	00000c06 	br	5664 <leastSignificantHighBit+0x48>
		if (bits & (1 << i))
    5634:	00c00044 	movi	r3,1
    5638:	e0bffe17 	ldw	r2,-8(fp)
    563c:	1884983a 	sll	r2,r3,r2
    5640:	1007883a 	mov	r3,r2
    5644:	e0bfff17 	ldw	r2,-4(fp)
    5648:	1884703a 	and	r2,r3,r2
    564c:	10000226 	beq	r2,zero,5658 <leastSignificantHighBit+0x3c>
			return i;
    5650:	e0bffe17 	ldw	r2,-8(fp)
    5654:	00000706 	br	5674 <leastSignificantHighBit+0x58>

/*
 * Get the position of the least significant high bit.
 */
int leastSignificantHighBit(unsigned int bits) {
	for (int i = 0; i <= UNSIGNED_INT_SIZE - 1; i++) {
    5658:	e0bffe17 	ldw	r2,-8(fp)
    565c:	10800044 	addi	r2,r2,1
    5660:	e0bffe15 	stw	r2,-8(fp)
    5664:	e0bffe17 	ldw	r2,-8(fp)
    5668:	10800830 	cmpltui	r2,r2,32
    566c:	103ff11e 	bne	r2,zero,5634 <__alt_data_end+0xf0005634>
		if (bits & (1 << i))
			return i;
	}

	return 0;
    5670:	0005883a 	mov	r2,zero
}
    5674:	e037883a 	mov	sp,fp
    5678:	df000017 	ldw	fp,0(sp)
    567c:	dec00104 	addi	sp,sp,4
    5680:	f800283a 	ret

00005684 <loadCtrlTask>:

/*
 * Task to respond to maintenance state, switch, and reconnectOrShed changes.
 */
void loadCtrlTask(void *pvParameters) {
    5684:	defff404 	addi	sp,sp,-48
    5688:	dfc00b15 	stw	ra,44(sp)
    568c:	df000a15 	stw	fp,40(sp)
    5690:	df000a04 	addi	fp,sp,40
    5694:	e13fff15 	stw	r4,-4(fp)
	unsigned int prevIsMaintenanceState = 0;
    5698:	e03ff615 	stw	zero,-40(fp)

	unsigned int prevSwitchState = 0;
    569c:	e03ff715 	stw	zero,-36(fp)
	unsigned int switchState = prevSwitchState;
    56a0:	e0bff717 	ldw	r2,-36(fp)
    56a4:	e0bffb15 	stw	r2,-20(fp)

	unsigned int prevShedLoads = 0; // Start with no loads shed
    56a8:	e03ff815 	stw	zero,-32(fp)
	unsigned int shedLoads = prevShedLoads;
    56ac:	e0bff817 	ldw	r2,-32(fp)
    56b0:	e0bff915 	stw	r2,-28(fp)

	while (1) {
		xQueueReceive(switchStateQ, &switchState, 0); // Check for switch state update
    56b4:	d0a03b17 	ldw	r2,-32532(gp)
    56b8:	e0fffb04 	addi	r3,fp,-20
    56bc:	000f883a 	mov	r7,zero
    56c0:	000d883a 	mov	r6,zero
    56c4:	180b883a 	mov	r5,r3
    56c8:	1009883a 	mov	r4,r2
    56cc:	000222c0 	call	222c <xQueueGenericReceive>

		if (isMaintenanceState) {
    56d0:	d0a03417 	ldw	r2,-32560(gp)
    56d4:	10001726 	beq	r2,zero,5734 <loadCtrlTask+0xb0>
			// Maintenance state, obey switches
			if (isMaintenanceState != prevIsMaintenanceState
    56d8:	d0e03417 	ldw	r3,-32560(gp)
    56dc:	e0bff617 	ldw	r2,-40(fp)
    56e0:	1880031e 	bne	r3,r2,56f0 <loadCtrlTask+0x6c>
					|| switchState != prevSwitchState) {
    56e4:	e0fffb17 	ldw	r3,-20(fp)
    56e8:	e0bff717 	ldw	r2,-36(fp)
    56ec:	18bff126 	beq	r3,r2,56b4 <__alt_data_end+0xf00056b4>
				// Must update load state
				if (xQueueSend(loadCtrlQ, &switchState, 0) == pdPASS) {
    56f0:	d0a03717 	ldw	r2,-32548(gp)
    56f4:	e0fffb04 	addi	r3,fp,-20
    56f8:	000f883a 	mov	r7,zero
    56fc:	000d883a 	mov	r6,zero
    5700:	180b883a 	mov	r5,r3
    5704:	1009883a 	mov	r4,r2
    5708:	0001edc0 	call	1edc <xQueueGenericSend>
    570c:	10800058 	cmpnei	r2,r2,1
    5710:	103fe81e 	bne	r2,zero,56b4 <__alt_data_end+0xf00056b4>
					// Load states updated, update previous values so another loadCtrlQ isn't sent
					prevIsMaintenanceState = isMaintenanceState;
    5714:	d0a03417 	ldw	r2,-32560(gp)
    5718:	e0bff615 	stw	r2,-40(fp)
					prevSwitchState = switchState;
    571c:	e0bffb17 	ldw	r2,-20(fp)
    5720:	e0bff715 	stw	r2,-36(fp)

					prevShedLoads = 0;
    5724:	e03ff815 	stw	zero,-32(fp)
					shedLoads = prevShedLoads;
    5728:	e0bff817 	ldw	r2,-32(fp)
    572c:	e0bff915 	stw	r2,-28(fp)
    5730:	003fe006 	br	56b4 <__alt_data_end+0xf00056b4>
				}
			}
		} else {
			// Normal state, obey reconnect or shed messages
			unsigned int connectedLoads = switchState & ~shedLoads;
    5734:	e0bff917 	ldw	r2,-28(fp)
    5738:	0086303a 	nor	r3,zero,r2
    573c:	e0bffb17 	ldw	r2,-20(fp)
    5740:	1884703a 	and	r2,r3,r2
    5744:	e0bffc15 	stw	r2,-16(fp)

			unsigned int reconnectOrShed;
			if (xQueueReceive(reconnectOrShedQ, &reconnectOrShed, 0) == pdPASS) {
    5748:	d0a03917 	ldw	r2,-32540(gp)
    574c:	e0fffd04 	addi	r3,fp,-12
    5750:	000f883a 	mov	r7,zero
    5754:	000d883a 	mov	r6,zero
    5758:	180b883a 	mov	r5,r3
    575c:	1009883a 	mov	r4,r2
    5760:	000222c0 	call	222c <xQueueGenericReceive>
    5764:	10800058 	cmpnei	r2,r2,1
    5768:	1000621e 	bne	r2,zero,58f4 <loadCtrlTask+0x270>
				switch (reconnectOrShed) {
    576c:	e0bffd17 	ldw	r2,-12(fp)
    5770:	10000326 	beq	r2,zero,5780 <loadCtrlTask+0xfc>
    5774:	10800060 	cmpeqi	r2,r2,1
    5778:	10000e1e 	bne	r2,zero,57b4 <loadCtrlTask+0x130>
    577c:	00005d06 	br	58f4 <loadCtrlTask+0x270>
				case RECONNECT:
					// Reconnect the highest priority load
					if (shedLoads) // There are loads available to shed
    5780:	e0bff917 	ldw	r2,-28(fp)
    5784:	10005826 	beq	r2,zero,58e8 <loadCtrlTask+0x264>
						shedLoads &= ~(1 << mostSignificantHighBit(shedLoads));
    5788:	e13ff917 	ldw	r4,-28(fp)
    578c:	00055b40 	call	55b4 <mostSignificantHighBit>
    5790:	1007883a 	mov	r3,r2
    5794:	00800044 	movi	r2,1
    5798:	10c4983a 	sll	r2,r2,r3
    579c:	0084303a 	nor	r2,zero,r2
    57a0:	1007883a 	mov	r3,r2
    57a4:	e0bff917 	ldw	r2,-28(fp)
    57a8:	10c4703a 	and	r2,r2,r3
    57ac:	e0bff915 	stw	r2,-28(fp)
					break;
    57b0:	00004d06 	br	58e8 <loadCtrlTask+0x264>
				case SHED:
					// Shed the lowest priority load
					if (connectedLoads) // There are loads available to connect
    57b4:	e0bffc17 	ldw	r2,-16(fp)
    57b8:	10000a26 	beq	r2,zero,57e4 <loadCtrlTask+0x160>
						shedLoads |= (1
								<< leastSignificantHighBit(connectedLoads));
    57bc:	e0bffc17 	ldw	r2,-16(fp)
    57c0:	1009883a 	mov	r4,r2
    57c4:	000561c0 	call	561c <leastSignificantHighBit>
    57c8:	1007883a 	mov	r3,r2
    57cc:	00800044 	movi	r2,1
    57d0:	10c4983a 	sll	r2,r2,r3
						shedLoads &= ~(1 << mostSignificantHighBit(shedLoads));
					break;
				case SHED:
					// Shed the lowest priority load
					if (connectedLoads) // There are loads available to connect
						shedLoads |= (1
    57d4:	1007883a 	mov	r3,r2
    57d8:	e0bff917 	ldw	r2,-28(fp)
    57dc:	10c4b03a 	or	r2,r2,r3
    57e0:	e0bff915 	stw	r2,-28(fp)
								<< leastSignificantHighBit(connectedLoads));

					// Get tick where instability is detected
					TickType_t instabilityTick = 0;
    57e4:	e03ffa15 	stw	zero,-24(fp)
					if (xSemaphoreTake(xfirstTickMutex, portMAX_DELAY) == pdPASS) {
    57e8:	d0a03817 	ldw	r2,-32544(gp)
    57ec:	000f883a 	mov	r7,zero
    57f0:	01bfffc4 	movi	r6,-1
    57f4:	000b883a 	mov	r5,zero
    57f8:	1009883a 	mov	r4,r2
    57fc:	000222c0 	call	222c <xQueueGenericReceive>
    5800:	10800058 	cmpnei	r2,r2,1
    5804:	10000a1e 	bne	r2,zero,5830 <loadCtrlTask+0x1ac>
						instabilityTick = xfirstTick; // Set the global variable
    5808:	d0a03c17 	ldw	r2,-32528(gp)
    580c:	e0bffa15 	stw	r2,-24(fp)
						xfirstTick = -1;
    5810:	00bfffc4 	movi	r2,-1
    5814:	d0a03c15 	stw	r2,-32528(gp)
						xSemaphoreGive(xfirstTickMutex);
    5818:	d0a03817 	ldw	r2,-32544(gp)
    581c:	000f883a 	mov	r7,zero
    5820:	000d883a 	mov	r6,zero
    5824:	000b883a 	mov	r5,zero
    5828:	1009883a 	mov	r4,r2
    582c:	0001edc0 	call	1edc <xQueueGenericSend>
					}

					// if it's the first time shedding
					if (instabilityTick != -1) {
    5830:	e0bffa17 	ldw	r2,-24(fp)
    5834:	10bfffe0 	cmpeqi	r2,r2,-1
    5838:	10002d1e 	bne	r2,zero,58f0 <loadCtrlTask+0x26c>
						uint16_t reactionTimeMS =  ((uint16_t)xTaskGetTickCount() - (uint16_t)instabilityTick)/(float)configTICK_RATE_HZ *1000;
    583c:	00030dc0 	call	30dc <xTaskGetTickCount>
    5840:	10ffffcc 	andi	r3,r2,65535
    5844:	e0bffa17 	ldw	r2,-24(fp)
    5848:	10bfffcc 	andi	r2,r2,65535
    584c:	1885c83a 	sub	r2,r3,r2
    5850:	1009883a 	mov	r4,r2
    5854:	0006d4c0 	call	6d4c <__floatsisf>
    5858:	1007883a 	mov	r3,r2
    585c:	01511eb4 	movhi	r5,17530
    5860:	1809883a 	mov	r4,r3
    5864:	0005f000 	call	5f00 <__divsf3>
    5868:	1007883a 	mov	r3,r2
    586c:	1805883a 	mov	r2,r3
    5870:	01511eb4 	movhi	r5,17530
    5874:	1009883a 	mov	r4,r2
    5878:	00063fc0 	call	63fc <__mulsf3>
    587c:	1007883a 	mov	r3,r2
    5880:	1805883a 	mov	r2,r3
    5884:	1009883a 	mov	r4,r2
    5888:	0005ea00 	call	5ea0 <__fixunssfsi>
    588c:	e0bffe0d 	sth	r2,-8(fp)
						printf("Reaction Time: %dms | %d\n", reactionTimeMS, (uint16_t)instabilityTick);
    5890:	e0bffe0b 	ldhu	r2,-8(fp)
    5894:	10ffffcc 	andi	r3,r2,65535
    5898:	e0bffa17 	ldw	r2,-24(fp)
    589c:	10bfffcc 	andi	r2,r2,65535
    58a0:	100d883a 	mov	r6,r2
    58a4:	180b883a 	mov	r5,r3
    58a8:	01020034 	movhi	r4,2048
    58ac:	21003204 	addi	r4,r4,200
    58b0:	00089c80 	call	89c8 <printf>
						if (xQueueSend(latencyQ, &reactionTimeMS, 0) != pdPASS) {
    58b4:	d0a03517 	ldw	r2,-32556(gp)
    58b8:	e0fffe04 	addi	r3,fp,-8
    58bc:	000f883a 	mov	r7,zero
    58c0:	000d883a 	mov	r6,zero
    58c4:	180b883a 	mov	r5,r3
    58c8:	1009883a 	mov	r4,r2
    58cc:	0001edc0 	call	1edc <xQueueGenericSend>
    58d0:	10800060 	cmpeqi	r2,r2,1
    58d4:	1000061e 	bne	r2,zero,58f0 <loadCtrlTask+0x26c>
							// Send Failed
							printf("ERROR: latencyQ Send Fail");
    58d8:	01020034 	movhi	r4,2048
    58dc:	21003904 	addi	r4,r4,228
    58e0:	00089c80 	call	89c8 <printf>
						}

					}

					break;
    58e4:	00000206 	br	58f0 <loadCtrlTask+0x26c>
				switch (reconnectOrShed) {
				case RECONNECT:
					// Reconnect the highest priority load
					if (shedLoads) // There are loads available to shed
						shedLoads &= ~(1 << mostSignificantHighBit(shedLoads));
					break;
    58e8:	0001883a 	nop
    58ec:	00000106 	br	58f4 <loadCtrlTask+0x270>
							printf("ERROR: latencyQ Send Fail");
						}

					}

					break;
    58f0:	0001883a 	nop
				}
			}

			if (shedLoads != prevShedLoads || switchState != prevSwitchState) {
    58f4:	e0fff917 	ldw	r3,-28(fp)
    58f8:	e0bff817 	ldw	r2,-32(fp)
    58fc:	1880031e 	bne	r3,r2,590c <loadCtrlTask+0x288>
    5900:	e0fffb17 	ldw	r3,-20(fp)
    5904:	e0bff717 	ldw	r2,-36(fp)
    5908:	18bf6a26 	beq	r3,r2,56b4 <__alt_data_end+0xf00056b4>
				// Must update load state
				connectedLoads = switchState & ~shedLoads & ((0b1 << 5) - 1);
    590c:	e0bff917 	ldw	r2,-28(fp)
    5910:	0086303a 	nor	r3,zero,r2
    5914:	e0bffb17 	ldw	r2,-20(fp)
    5918:	1884703a 	and	r2,r3,r2
    591c:	108007cc 	andi	r2,r2,31
    5920:	e0bffc15 	stw	r2,-16(fp)

				if (xQueueSend(loadCtrlQ, &connectedLoads, 0) == pdPASS) {
    5924:	d0a03717 	ldw	r2,-32548(gp)
    5928:	e0fffc04 	addi	r3,fp,-16
    592c:	000f883a 	mov	r7,zero
    5930:	000d883a 	mov	r6,zero
    5934:	180b883a 	mov	r5,r3
    5938:	1009883a 	mov	r4,r2
    593c:	0001edc0 	call	1edc <xQueueGenericSend>
    5940:	10800058 	cmpnei	r2,r2,1
    5944:	103f5b1e 	bne	r2,zero,56b4 <__alt_data_end+0xf00056b4>
					// Load states updated, update previous values so another loadCtrlQ isn't sent
					prevShedLoads = shedLoads;
    5948:	e0bff917 	ldw	r2,-28(fp)
    594c:	e0bff815 	stw	r2,-32(fp)
				}
			}
		}
	}
    5950:	003f5806 	br	56b4 <__alt_data_end+0xf00056b4>

00005954 <shouldReconnectTask>:
#include "../globals.h"
#include "../queues.h"

#include "shouldReconnectTask.h"

void shouldReconnectTask(void *pvParameters) {
    5954:	defffb04 	addi	sp,sp,-20
    5958:	dfc00415 	stw	ra,16(sp)
    595c:	df000315 	stw	fp,12(sp)
    5960:	df000304 	addi	fp,sp,12
    5964:	e13fff15 	stw	r4,-4(fp)
	uint8_t currentlyStable = 0;
    5968:	e03ffd05 	stb	zero,-12(fp)
	for (;;) {
		if (!isMaintenanceState) {
    596c:	d0a03417 	ldw	r2,-32560(gp)
    5970:	1000351e 	bne	r2,zero,5a48 <shouldReconnectTask+0xf4>
			if (xSemaphoreTake(xisStableMutex, portMAX_DELAY) == pdPASS) {
    5974:	d0a03a17 	ldw	r2,-32536(gp)
    5978:	000f883a 	mov	r7,zero
    597c:	01bfffc4 	movi	r6,-1
    5980:	000b883a 	mov	r5,zero
    5984:	1009883a 	mov	r4,r2
    5988:	000222c0 	call	222c <xQueueGenericReceive>
    598c:	10800058 	cmpnei	r2,r2,1
    5990:	1000081e 	bne	r2,zero,59b4 <shouldReconnectTask+0x60>
				currentlyStable = xisStable;
    5994:	d0a03317 	ldw	r2,-32564(gp)
    5998:	e0bffd05 	stb	r2,-12(fp)
				xSemaphoreGive(xisStableMutex);
    599c:	d0a03a17 	ldw	r2,-32536(gp)
    59a0:	000f883a 	mov	r7,zero
    59a4:	000d883a 	mov	r6,zero
    59a8:	000b883a 	mov	r5,zero
    59ac:	1009883a 	mov	r4,r2
    59b0:	0001edc0 	call	1edc <xQueueGenericSend>
			}

			if (currentlyStable == 1) {
    59b4:	e0bffd03 	ldbu	r2,-12(fp)
    59b8:	10800058 	cmpnei	r2,r2,1
    59bc:	1000201e 	bne	r2,zero,5a40 <shouldReconnectTask+0xec>
				// Stable and should start timer
				// TODO: switch from delay to proper timer, this should be fine for the demo though
				vTaskDelay(pdMS_TO_TICKS(500));
    59c0:	01007d04 	movi	r4,500
    59c4:	0002e0c0 	call	2e0c <vTaskDelay>
				if (xSemaphoreTake(xisStableMutex, portMAX_DELAY) == pdPASS) {
    59c8:	d0a03a17 	ldw	r2,-32536(gp)
    59cc:	000f883a 	mov	r7,zero
    59d0:	01bfffc4 	movi	r6,-1
    59d4:	000b883a 	mov	r5,zero
    59d8:	1009883a 	mov	r4,r2
    59dc:	000222c0 	call	222c <xQueueGenericReceive>
    59e0:	10800058 	cmpnei	r2,r2,1
    59e4:	1000081e 	bne	r2,zero,5a08 <shouldReconnectTask+0xb4>
					currentlyStable = xisStable;
    59e8:	d0a03317 	ldw	r2,-32564(gp)
    59ec:	e0bffd05 	stb	r2,-12(fp)
					xSemaphoreGive(xisStableMutex);
    59f0:	d0a03a17 	ldw	r2,-32536(gp)
    59f4:	000f883a 	mov	r7,zero
    59f8:	000d883a 	mov	r6,zero
    59fc:	000b883a 	mov	r5,zero
    5a00:	1009883a 	mov	r4,r2
    5a04:	0001edc0 	call	1edc <xQueueGenericSend>
				}

				// If it's still stable start reconnecting
				if (currentlyStable == 1) {
    5a08:	e0bffd03 	ldbu	r2,-12(fp)
    5a0c:	10800058 	cmpnei	r2,r2,1
    5a10:	10000d1e 	bne	r2,zero,5a48 <shouldReconnectTask+0xf4>
					unsigned int reconnect = RECONNECT;
    5a14:	e03ffe15 	stw	zero,-8(fp)
					if (xQueueSend(reconnectOrShedQ, &reconnect, 0) == pdPASS) {
    5a18:	d0a03917 	ldw	r2,-32540(gp)
    5a1c:	e0fffe04 	addi	r3,fp,-8
    5a20:	000f883a 	mov	r7,zero
    5a24:	000d883a 	mov	r6,zero
    5a28:	180b883a 	mov	r5,r3
    5a2c:	1009883a 	mov	r4,r2
    5a30:	0001edc0 	call	1edc <xQueueGenericSend>
						// printf("YESS"); // used to confirm that it's being sent
					}
					printf("R");
    5a34:	01001484 	movi	r4,82
    5a38:	0008a0c0 	call	8a0c <putchar>
    5a3c:	00000206 	br	5a48 <shouldReconnectTask+0xf4>
				}
			} else {
				// else wait for 5 ms cause not being too greedy
				vTaskDelay(pdMS_TO_TICKS(5));
    5a40:	01000144 	movi	r4,5
    5a44:	0002e0c0 	call	2e0c <vTaskDelay>
			}
		}

		vTaskDelay(1);
    5a48:	01000044 	movi	r4,1
    5a4c:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5a50:	003fc606 	br	596c <__alt_data_end+0xf000596c>

00005a54 <shouldShedTask>:
#include "../queues.h"

#include "shouldShedTask.h"

void shouldShedTask(void *pvParameters)
{
    5a54:	defffb04 	addi	sp,sp,-20
    5a58:	dfc00415 	stw	ra,16(sp)
    5a5c:	df000315 	stw	fp,12(sp)
    5a60:	df000304 	addi	fp,sp,12
    5a64:	e13fff15 	stw	r4,-4(fp)
	uint8_t currentlyStable = 1;
    5a68:	00800044 	movi	r2,1
    5a6c:	e0bffd05 	stb	r2,-12(fp)
	for (;;) {
		if (!isMaintenanceState) {
    5a70:	d0a03417 	ldw	r2,-32560(gp)
    5a74:	1000221e 	bne	r2,zero,5b00 <shouldShedTask+0xac>
			if (xSemaphoreTake(xisStableMutex, portMAX_DELAY) == pdPASS) {
    5a78:	d0a03a17 	ldw	r2,-32536(gp)
    5a7c:	000f883a 	mov	r7,zero
    5a80:	01bfffc4 	movi	r6,-1
    5a84:	000b883a 	mov	r5,zero
    5a88:	1009883a 	mov	r4,r2
    5a8c:	000222c0 	call	222c <xQueueGenericReceive>
    5a90:	10800058 	cmpnei	r2,r2,1
    5a94:	1000081e 	bne	r2,zero,5ab8 <shouldShedTask+0x64>
				currentlyStable = xisStable;
    5a98:	d0a03317 	ldw	r2,-32564(gp)
    5a9c:	e0bffd05 	stb	r2,-12(fp)
				xSemaphoreGive(xisStableMutex);
    5aa0:	d0a03a17 	ldw	r2,-32536(gp)
    5aa4:	000f883a 	mov	r7,zero
    5aa8:	000d883a 	mov	r6,zero
    5aac:	000b883a 	mov	r5,zero
    5ab0:	1009883a 	mov	r4,r2
    5ab4:	0001edc0 	call	1edc <xQueueGenericSend>
			}

			if (currentlyStable == 0) {
    5ab8:	e0bffd03 	ldbu	r2,-12(fp)
    5abc:	10000e1e 	bne	r2,zero,5af8 <shouldShedTask+0xa4>
				unsigned int shed = SHED;
    5ac0:	00800044 	movi	r2,1
    5ac4:	e0bffe15 	stw	r2,-8(fp)
				xQueueSend(reconnectOrShedQ, &shed, 0);
    5ac8:	d0a03917 	ldw	r2,-32540(gp)
    5acc:	e0fffe04 	addi	r3,fp,-8
    5ad0:	000f883a 	mov	r7,zero
    5ad4:	000d883a 	mov	r6,zero
    5ad8:	180b883a 	mov	r5,r3
    5adc:	1009883a 	mov	r4,r2
    5ae0:	0001edc0 	call	1edc <xQueueGenericSend>
				printf("S");
    5ae4:	010014c4 	movi	r4,83
    5ae8:	0008a0c0 	call	8a0c <putchar>

				// Start timer do delay next (potential) shedding by 500ms
				// TODO: switch from delay to proper timer, this should be fine for the demo though
				vTaskDelay(pdMS_TO_TICKS(500));
    5aec:	01007d04 	movi	r4,500
    5af0:	0002e0c0 	call	2e0c <vTaskDelay>
    5af4:	00000206 	br	5b00 <shouldShedTask+0xac>
			} else {
				// else wait for 5 ms cause not being too greedy
				vTaskDelay(pdMS_TO_TICKS(5));
    5af8:	01000144 	movi	r4,5
    5afc:	0002e0c0 	call	2e0c <vTaskDelay>
			}
		}

		vTaskDelay(1);
    5b00:	01000044 	movi	r4,1
    5b04:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5b08:	003fd906 	br	5a70 <__alt_data_end+0xf0005a70>

00005b0c <stabilityMonitorTask>:
#include "defines.h"

#include "stabilityMonitorTask.h"

void stabilityMonitorTask(void *pvParameters)
{
    5b0c:	deffe904 	addi	sp,sp,-92
    5b10:	dfc01615 	stw	ra,88(sp)
    5b14:	df001515 	stw	fp,84(sp)
    5b18:	dc001415 	stw	r16,80(sp)
    5b1c:	df001504 	addi	fp,sp,84
    5b20:	e13ffe15 	stw	r4,-8(fp)
	uint8_t currentStable = -1; // start with invalid stability to force update
    5b24:	00bfffc4 	movi	r2,-1
    5b28:	e0bfed05 	stb	r2,-76(fp)
	double prevFreq = -1;
    5b2c:	e03fee15 	stw	zero,-72(fp)
    5b30:	00affc34 	movhi	r2,49136
    5b34:	e0bfef15 	stw	r2,-68(fp)
	double instantFreq = -1;
    5b38:	e03ff815 	stw	zero,-32(fp)
    5b3c:	00affc34 	movhi	r2,49136
    5b40:	e0bff915 	stw	r2,-28(fp)

	TickType_t prevTick = xTaskGetTickCount();
    5b44:	00030dc0 	call	30dc <xTaskGetTickCount>
    5b48:	e0bff215 	stw	r2,-56(fp)
	TickType_t currentTick;

	for (;;) { 
		// Check if there's something in the queue
		if (xQueueReceive(newFreqQ, &instantFreq , 0) == pdPASS) {
    5b4c:	d0a03f17 	ldw	r2,-32516(gp)
    5b50:	e0fff804 	addi	r3,fp,-32
    5b54:	000f883a 	mov	r7,zero
    5b58:	000d883a 	mov	r6,zero
    5b5c:	180b883a 	mov	r5,r3
    5b60:	1009883a 	mov	r4,r2
    5b64:	000222c0 	call	222c <xQueueGenericReceive>
    5b68:	10800058 	cmpnei	r2,r2,1
    5b6c:	1000971e 	bne	r2,zero,5dcc <stabilityMonitorTask+0x2c0>
			// Get Tick
			currentTick = xTaskGetTickCount();
    5b70:	00030dc0 	call	30dc <xTaskGetTickCount>
    5b74:	e0bff315 	stw	r2,-52(fp)

			// check if frequency above threshold
			uint8_t frequency_stable = instantFreq > THRESHOLD_FREQUENCY ? 1 : 0;
    5b78:	e0bff817 	ldw	r2,-32(fp)
    5b7c:	e0fff917 	ldw	r3,-28(fp)
    5b80:	04000044 	movi	r16,1
    5b84:	000d883a 	mov	r6,zero
    5b88:	01d01274 	movhi	r7,16457
    5b8c:	39e00004 	addi	r7,r7,-32768
    5b90:	1009883a 	mov	r4,r2
    5b94:	180b883a 	mov	r5,r3
    5b98:	00078d00 	call	78d0 <__gedf2>
    5b9c:	00800116 	blt	zero,r2,5ba4 <stabilityMonitorTask+0x98>
    5ba0:	0021883a 	mov	r16,zero
    5ba4:	e43ff405 	stb	r16,-48(fp)

			// Get ROC
			double timeDifference = (currentTick - prevTick)/(float)configTICK_RATE_HZ;
    5ba8:	e0fff317 	ldw	r3,-52(fp)
    5bac:	e0bff217 	ldw	r2,-56(fp)
    5bb0:	1885c83a 	sub	r2,r3,r2
    5bb4:	1009883a 	mov	r4,r2
    5bb8:	0006e700 	call	6e70 <__floatunsisf>
    5bbc:	1007883a 	mov	r3,r2
    5bc0:	01511eb4 	movhi	r5,17530
    5bc4:	1809883a 	mov	r4,r3
    5bc8:	0005f000 	call	5f00 <__divsf3>
    5bcc:	1007883a 	mov	r3,r2
    5bd0:	1805883a 	mov	r2,r3
    5bd4:	1009883a 	mov	r4,r2
    5bd8:	00083840 	call	8384 <__extendsfdf2>
    5bdc:	1009883a 	mov	r4,r2
    5be0:	180b883a 	mov	r5,r3
    5be4:	e13ff515 	stw	r4,-44(fp)
    5be8:	e17ff615 	stw	r5,-40(fp)
			double freqROC = (instantFreq-prevFreq) /timeDifference;
    5bec:	e0bff817 	ldw	r2,-32(fp)
    5bf0:	e0fff917 	ldw	r3,-28(fp)
    5bf4:	e1bfee17 	ldw	r6,-72(fp)
    5bf8:	e1ffef17 	ldw	r7,-68(fp)
    5bfc:	1009883a 	mov	r4,r2
    5c00:	180b883a 	mov	r5,r3
    5c04:	00079ac0 	call	79ac <__subdf3>
    5c08:	1009883a 	mov	r4,r2
    5c0c:	180b883a 	mov	r5,r3
    5c10:	2005883a 	mov	r2,r4
    5c14:	2807883a 	mov	r3,r5
    5c18:	e1bff517 	ldw	r6,-44(fp)
    5c1c:	e1fff617 	ldw	r7,-40(fp)
    5c20:	1009883a 	mov	r4,r2
    5c24:	180b883a 	mov	r5,r3
    5c28:	0006f600 	call	6f60 <__divdf3>
    5c2c:	1009883a 	mov	r4,r2
    5c30:	180b883a 	mov	r5,r3
    5c34:	e13ff015 	stw	r4,-64(fp)
    5c38:	e17ff115 	stw	r5,-60(fp)

			// handle first loop where prevFreq is unset
			if (prevFreq == -1)
    5c3c:	000d883a 	mov	r6,zero
    5c40:	01effc34 	movhi	r7,49136
    5c44:	e13fee17 	ldw	r4,-72(fp)
    5c48:	e17fef17 	ldw	r5,-68(fp)
    5c4c:	00078480 	call	7848 <__eqdf2>
    5c50:	1000021e 	bne	r2,zero,5c5c <stabilityMonitorTask+0x150>
			{
				freqROC = 0;
    5c54:	e03ff015 	stw	zero,-64(fp)
    5c58:	e03ff115 	stw	zero,-60(fp)
			}
			double freqMeasureQData[2] = {instantFreq, freqROC};
    5c5c:	e0bff817 	ldw	r2,-32(fp)
    5c60:	e0fff917 	ldw	r3,-28(fp)
    5c64:	e0bffa15 	stw	r2,-24(fp)
    5c68:	e0fffb15 	stw	r3,-20(fp)
    5c6c:	e0bff017 	ldw	r2,-64(fp)
    5c70:	e0bffc15 	stw	r2,-16(fp)
    5c74:	e0bff117 	ldw	r2,-60(fp)
    5c78:	e0bffd15 	stw	r2,-12(fp)
			if (xQueueSend(freqMeasureQ, &freqMeasureQData, 0) != pdPASS) {
    5c7c:	d0a03617 	ldw	r2,-32552(gp)
    5c80:	e0fffa04 	addi	r3,fp,-24
    5c84:	000f883a 	mov	r7,zero
    5c88:	000d883a 	mov	r6,zero
    5c8c:	180b883a 	mov	r5,r3
    5c90:	1009883a 	mov	r4,r2
    5c94:	0001edc0 	call	1edc <xQueueGenericSend>
    5c98:	10800060 	cmpeqi	r2,r2,1
    5c9c:	1000031e 	bne	r2,zero,5cac <stabilityMonitorTask+0x1a0>
				printf("ERROR: freqMeasureQ Failed to Send\n");
    5ca0:	01020034 	movhi	r4,2048
    5ca4:	21004004 	addi	r4,r4,256
    5ca8:	0008ae40 	call	8ae4 <puts>
			}
			//Check ROC in bounds
			uint8_t rateOfChangeStabe = freqROC > THRESHOLD_ROC_FREQUENCY ? 1 : 0;
    5cac:	04000044 	movi	r16,1
    5cb0:	000d883a 	mov	r6,zero
    5cb4:	01f00534 	movhi	r7,49172
    5cb8:	e13ff017 	ldw	r4,-64(fp)
    5cbc:	e17ff117 	ldw	r5,-60(fp)
    5cc0:	00078d00 	call	78d0 <__gedf2>
    5cc4:	00800116 	blt	zero,r2,5ccc <stabilityMonitorTask+0x1c0>
    5cc8:	0021883a 	mov	r16,zero
    5ccc:	e43ff705 	stb	r16,-36(fp)
			uint8_t isStable = frequency_stable && rateOfChangeStabe;
    5cd0:	e0bff403 	ldbu	r2,-48(fp)
    5cd4:	10000426 	beq	r2,zero,5ce8 <stabilityMonitorTask+0x1dc>
    5cd8:	e0bff703 	ldbu	r2,-36(fp)
    5cdc:	10000226 	beq	r2,zero,5ce8 <stabilityMonitorTask+0x1dc>
    5ce0:	00800044 	movi	r2,1
    5ce4:	00000106 	br	5cec <stabilityMonitorTask+0x1e0>
    5ce8:	0005883a 	mov	r2,zero
    5cec:	e0bff745 	stb	r2,-35(fp)

			// if stability has changed set the global variable
			if (isStable != currentStable) {
    5cf0:	e0fff743 	ldbu	r3,-35(fp)
    5cf4:	e0bfed03 	ldbu	r2,-76(fp)
    5cf8:	18803426 	beq	r3,r2,5dcc <stabilityMonitorTask+0x2c0>
				printf("Stability is now %i with a freq of %.2f and ROC of %.3f\n", isStable, instantFreq, freqROC); //
    5cfc:	e17ff743 	ldbu	r5,-35(fp)
    5d00:	e0bff817 	ldw	r2,-32(fp)
    5d04:	e0fff917 	ldw	r3,-28(fp)
    5d08:	e13ff017 	ldw	r4,-64(fp)
    5d0c:	d9000015 	stw	r4,0(sp)
    5d10:	e13ff117 	ldw	r4,-60(fp)
    5d14:	d9000115 	stw	r4,4(sp)
    5d18:	100d883a 	mov	r6,r2
    5d1c:	180f883a 	mov	r7,r3
    5d20:	01020034 	movhi	r4,2048
    5d24:	21004904 	addi	r4,r4,292
    5d28:	00089c80 	call	89c8 <printf>
				
				if (xSemaphoreTake(xisStableMutex, portMAX_DELAY) == pdPASS) {
    5d2c:	d0a03a17 	ldw	r2,-32536(gp)
    5d30:	000f883a 	mov	r7,zero
    5d34:	01bfffc4 	movi	r6,-1
    5d38:	000b883a 	mov	r5,zero
    5d3c:	1009883a 	mov	r4,r2
    5d40:	000222c0 	call	222c <xQueueGenericReceive>
    5d44:	10800058 	cmpnei	r2,r2,1
    5d48:	1000081e 	bne	r2,zero,5d6c <stabilityMonitorTask+0x260>
					xisStable = isStable; // Set the global variable
    5d4c:	e0bff743 	ldbu	r2,-35(fp)
    5d50:	d0a03315 	stw	r2,-32564(gp)
					xSemaphoreGive(xisStableMutex);
    5d54:	d0a03a17 	ldw	r2,-32536(gp)
    5d58:	000f883a 	mov	r7,zero
    5d5c:	000d883a 	mov	r6,zero
    5d60:	000b883a 	mov	r5,zero
    5d64:	1009883a 	mov	r4,r2
    5d68:	0001edc0 	call	1edc <xQueueGenericSend>
				}

				// Check if switching to be unstable
				if (!isStable) {
    5d6c:	e0bff743 	ldbu	r2,-35(fp)
    5d70:	1000101e 	bne	r2,zero,5db4 <stabilityMonitorTask+0x2a8>
					// Save tick to global variable (used for resposne time calculations)
					if (xSemaphoreTake(xfirstTickMutex, portMAX_DELAY) == pdPASS) {
    5d74:	d0a03817 	ldw	r2,-32544(gp)
    5d78:	000f883a 	mov	r7,zero
    5d7c:	01bfffc4 	movi	r6,-1
    5d80:	000b883a 	mov	r5,zero
    5d84:	1009883a 	mov	r4,r2
    5d88:	000222c0 	call	222c <xQueueGenericReceive>
    5d8c:	10800058 	cmpnei	r2,r2,1
    5d90:	1000081e 	bne	r2,zero,5db4 <stabilityMonitorTask+0x2a8>
						xfirstTick = currentTick; // Set the global variable
    5d94:	e0bff317 	ldw	r2,-52(fp)
    5d98:	d0a03c15 	stw	r2,-32528(gp)
						xSemaphoreGive(xfirstTickMutex);
    5d9c:	d0a03817 	ldw	r2,-32544(gp)
    5da0:	000f883a 	mov	r7,zero
    5da4:	000d883a 	mov	r6,zero
    5da8:	000b883a 	mov	r5,zero
    5dac:	1009883a 	mov	r4,r2
    5db0:	0001edc0 	call	1edc <xQueueGenericSend>
					}
				}
			
				// update current state
				currentStable = isStable;
    5db4:	e0bff743 	ldbu	r2,-35(fp)
    5db8:	e0bfed05 	stb	r2,-76(fp)
				prevFreq = instantFreq;
    5dbc:	e0bff817 	ldw	r2,-32(fp)
    5dc0:	e0bfee15 	stw	r2,-72(fp)
    5dc4:	e0bff917 	ldw	r2,-28(fp)
    5dc8:	e0bfef15 	stw	r2,-68(fp)

			}
			
		}

		vTaskDelay(1);
    5dcc:	01000044 	movi	r4,1
    5dd0:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5dd4:	003f5d06 	br	5b4c <__alt_data_end+0xf0005b4c>

00005dd8 <switchPollingTask>:
#include "switchPollingTask.h"

/*
 * Task to poll SW[4..0] for changes, and send a message to loadCtrlTask.
 */
void switchPollingTask(void *pvParameters) {
    5dd8:	defffb04 	addi	sp,sp,-20
    5ddc:	dfc00415 	stw	ra,16(sp)
    5de0:	df000315 	stw	fp,12(sp)
    5de4:	df000304 	addi	fp,sp,12
    5de8:	e13fff15 	stw	r4,-4(fp)
	unsigned int prevSwitchState = 0;
    5dec:	e03ffd15 	stw	zero,-12(fp)
	unsigned int switchState = prevSwitchState;
    5df0:	e0bffd17 	ldw	r2,-12(fp)
    5df4:	e0bffe15 	stw	r2,-8(fp)
	printf("switch\n");
    5df8:	01020034 	movhi	r4,2048
    5dfc:	21005804 	addi	r4,r4,352
    5e00:	0008ae40 	call	8ae4 <puts>

	while (1) {
		switchState = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE) & LOAD_MASK;
    5e04:	00800134 	movhi	r2,4
    5e08:	108c2c04 	addi	r2,r2,12464
    5e0c:	10800037 	ldwio	r2,0(r2)
    5e10:	108007cc 	andi	r2,r2,31
    5e14:	e0bffe15 	stw	r2,-8(fp)

		if (switchState != prevSwitchState) {
    5e18:	e0fffe17 	ldw	r3,-8(fp)
    5e1c:	e0bffd17 	ldw	r2,-12(fp)
    5e20:	18801026 	beq	r3,r2,5e64 <switchPollingTask+0x8c>
			// Switch changed, send state message
			printf("switch state %d\n", switchState);
    5e24:	e0bffe17 	ldw	r2,-8(fp)
    5e28:	100b883a 	mov	r5,r2
    5e2c:	01020034 	movhi	r4,2048
    5e30:	21005a04 	addi	r4,r4,360
    5e34:	00089c80 	call	89c8 <printf>
			if (xQueueSend(switchStateQ, &switchState, 0) == pdPASS) {
    5e38:	d0a03b17 	ldw	r2,-32532(gp)
    5e3c:	e0fffe04 	addi	r3,fp,-8
    5e40:	000f883a 	mov	r7,zero
    5e44:	000d883a 	mov	r6,zero
    5e48:	180b883a 	mov	r5,r3
    5e4c:	1009883a 	mov	r4,r2
    5e50:	0001edc0 	call	1edc <xQueueGenericSend>
    5e54:	10800058 	cmpnei	r2,r2,1
    5e58:	1000021e 	bne	r2,zero,5e64 <switchPollingTask+0x8c>
				// Added to message queue
				prevSwitchState = switchState;
    5e5c:	e0bffe17 	ldw	r2,-8(fp)
    5e60:	e0bffd15 	stw	r2,-12(fp)
			}
		}

		vTaskDelay(20);
    5e64:	01000504 	movi	r4,20
    5e68:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5e6c:	003fe506 	br	5e04 <__alt_data_end+0xf0005e04>

00005e70 <vgaTask>:

#include "vgaTask.h"


void vgaTask(void *pvParameters)
{
    5e70:	defff904 	addi	sp,sp,-28
    5e74:	dfc00615 	stw	ra,24(sp)
    5e78:	df000515 	stw	fp,20(sp)
    5e7c:	df000504 	addi	fp,sp,20
    5e80:	e13fff15 	stw	r4,-4(fp)
	double freqQData[2];
	for (;;){
		if (xQueueReceive(freqMeasureQ, &freqQData , 0) == pdPASS) {
    5e84:	d0a03617 	ldw	r2,-32552(gp)
    5e88:	000f883a 	mov	r7,zero
    5e8c:	000d883a 	mov	r6,zero
    5e90:	e17ffb04 	addi	r5,fp,-20
    5e94:	1009883a 	mov	r4,r2
    5e98:	000222c0 	call	222c <xQueueGenericReceive>
//			printf("VGA Received F: %f, ROC: %f\n", freqQData[0], freqQData[1]);
			;
		}
	}
    5e9c:	003ff906 	br	5e84 <__alt_data_end+0xf0005e84>

00005ea0 <__fixunssfsi>:
    5ea0:	defffd04 	addi	sp,sp,-12
    5ea4:	dc000015 	stw	r16,0(sp)
    5ea8:	0413c034 	movhi	r16,20224
    5eac:	800b883a 	mov	r5,r16
    5eb0:	dc400115 	stw	r17,4(sp)
    5eb4:	dfc00215 	stw	ra,8(sp)
    5eb8:	2023883a 	mov	r17,r4
    5ebc:	00063400 	call	6340 <__gesf2>
    5ec0:	1000070e 	bge	r2,zero,5ee0 <__fixunssfsi+0x40>
    5ec4:	8809883a 	mov	r4,r17
    5ec8:	0006cdc0 	call	6cdc <__fixsfsi>
    5ecc:	dfc00217 	ldw	ra,8(sp)
    5ed0:	dc400117 	ldw	r17,4(sp)
    5ed4:	dc000017 	ldw	r16,0(sp)
    5ed8:	dec00304 	addi	sp,sp,12
    5edc:	f800283a 	ret
    5ee0:	800b883a 	mov	r5,r16
    5ee4:	8809883a 	mov	r4,r17
    5ee8:	00067f80 	call	67f8 <__subsf3>
    5eec:	1009883a 	mov	r4,r2
    5ef0:	0006cdc0 	call	6cdc <__fixsfsi>
    5ef4:	00e00034 	movhi	r3,32768
    5ef8:	10c5883a 	add	r2,r2,r3
    5efc:	003ff306 	br	5ecc <__alt_data_end+0xf0005ecc>

00005f00 <__divsf3>:
    5f00:	defff504 	addi	sp,sp,-44
    5f04:	200cd5fa 	srli	r6,r4,23
    5f08:	dcc00415 	stw	r19,16(sp)
    5f0c:	2026d7fa 	srli	r19,r4,31
    5f10:	00c02034 	movhi	r3,128
    5f14:	dd800715 	stw	r22,28(sp)
    5f18:	dd000515 	stw	r20,20(sp)
    5f1c:	dc800315 	stw	r18,12(sp)
    5f20:	18ffffc4 	addi	r3,r3,-1
    5f24:	dfc00a15 	stw	ra,40(sp)
    5f28:	df000915 	stw	fp,36(sp)
    5f2c:	ddc00815 	stw	r23,32(sp)
    5f30:	dd400615 	stw	r21,24(sp)
    5f34:	dc400215 	stw	r17,8(sp)
    5f38:	dc000115 	stw	r16,4(sp)
    5f3c:	35003fcc 	andi	r20,r6,255
    5f40:	1924703a 	and	r18,r3,r4
    5f44:	9d803fcc 	andi	r22,r19,255
    5f48:	a0005226 	beq	r20,zero,6094 <__divsf3+0x194>
    5f4c:	00803fc4 	movi	r2,255
    5f50:	a0802e26 	beq	r20,r2,600c <__divsf3+0x10c>
    5f54:	91002034 	orhi	r4,r18,128
    5f58:	202490fa 	slli	r18,r4,3
    5f5c:	a53fe044 	addi	r20,r20,-127
    5f60:	0021883a 	mov	r16,zero
    5f64:	002f883a 	mov	r23,zero
    5f68:	280cd5fa 	srli	r6,r5,23
    5f6c:	282ad7fa 	srli	r21,r5,31
    5f70:	00c02034 	movhi	r3,128
    5f74:	18ffffc4 	addi	r3,r3,-1
    5f78:	31803fcc 	andi	r6,r6,255
    5f7c:	1962703a 	and	r17,r3,r5
    5f80:	af003fcc 	andi	fp,r21,255
    5f84:	30004a26 	beq	r6,zero,60b0 <__divsf3+0x1b0>
    5f88:	00803fc4 	movi	r2,255
    5f8c:	30804526 	beq	r6,r2,60a4 <__divsf3+0x1a4>
    5f90:	89402034 	orhi	r5,r17,128
    5f94:	282290fa 	slli	r17,r5,3
    5f98:	31bfe044 	addi	r6,r6,-127
    5f9c:	000b883a 	mov	r5,zero
    5fa0:	2c20b03a 	or	r16,r5,r16
    5fa4:	802090ba 	slli	r16,r16,2
    5fa8:	00800034 	movhi	r2,0
    5fac:	1097f304 	addi	r2,r2,24524
    5fb0:	80a1883a 	add	r16,r16,r2
    5fb4:	81000017 	ldw	r4,0(r16)
    5fb8:	9d46f03a 	xor	r3,r19,r21
    5fbc:	180f883a 	mov	r7,r3
    5fc0:	18803fcc 	andi	r2,r3,255
    5fc4:	a18dc83a 	sub	r6,r20,r6
    5fc8:	2000683a 	jmp	r4
    5fcc:	000061b0 	cmpltui	zero,zero,390
    5fd0:	00006034 	movhi	zero,384
    5fd4:	000061a4 	muli	zero,zero,390
    5fd8:	00006020 	cmpeqi	zero,zero,384
    5fdc:	000061a4 	muli	zero,zero,390
    5fe0:	0000617c 	xorhi	zero,zero,389
    5fe4:	000061a4 	muli	zero,zero,390
    5fe8:	00006020 	cmpeqi	zero,zero,384
    5fec:	00006034 	movhi	zero,384
    5ff0:	00006034 	movhi	zero,384
    5ff4:	0000617c 	xorhi	zero,zero,389
    5ff8:	00006020 	cmpeqi	zero,zero,384
    5ffc:	00006290 	cmplti	zero,zero,394
    6000:	00006290 	cmplti	zero,zero,394
    6004:	00006290 	cmplti	zero,zero,394
    6008:	00006244 	movi	zero,393
    600c:	9000581e 	bne	r18,zero,6170 <__divsf3+0x270>
    6010:	04000204 	movi	r16,8
    6014:	05c00084 	movi	r23,2
    6018:	003fd306 	br	5f68 <__alt_data_end+0xf0005f68>
    601c:	0023883a 	mov	r17,zero
    6020:	e02d883a 	mov	r22,fp
    6024:	282f883a 	mov	r23,r5
    6028:	00800084 	movi	r2,2
    602c:	b8808f1e 	bne	r23,r2,626c <__divsf3+0x36c>
    6030:	b005883a 	mov	r2,r22
    6034:	11c0004c 	andi	r7,r2,1
    6038:	013fffc4 	movi	r4,-1
    603c:	000d883a 	mov	r6,zero
    6040:	21003fcc 	andi	r4,r4,255
    6044:	200895fa 	slli	r4,r4,23
    6048:	38803fcc 	andi	r2,r7,255
    604c:	00c02034 	movhi	r3,128
    6050:	100497fa 	slli	r2,r2,31
    6054:	18ffffc4 	addi	r3,r3,-1
    6058:	30c6703a 	and	r3,r6,r3
    605c:	1906b03a 	or	r3,r3,r4
    6060:	1884b03a 	or	r2,r3,r2
    6064:	dfc00a17 	ldw	ra,40(sp)
    6068:	df000917 	ldw	fp,36(sp)
    606c:	ddc00817 	ldw	r23,32(sp)
    6070:	dd800717 	ldw	r22,28(sp)
    6074:	dd400617 	ldw	r21,24(sp)
    6078:	dd000517 	ldw	r20,20(sp)
    607c:	dcc00417 	ldw	r19,16(sp)
    6080:	dc800317 	ldw	r18,12(sp)
    6084:	dc400217 	ldw	r17,8(sp)
    6088:	dc000117 	ldw	r16,4(sp)
    608c:	dec00b04 	addi	sp,sp,44
    6090:	f800283a 	ret
    6094:	90002b1e 	bne	r18,zero,6144 <__divsf3+0x244>
    6098:	04000104 	movi	r16,4
    609c:	05c00044 	movi	r23,1
    60a0:	003fb106 	br	5f68 <__alt_data_end+0xf0005f68>
    60a4:	8800251e 	bne	r17,zero,613c <__divsf3+0x23c>
    60a8:	01400084 	movi	r5,2
    60ac:	00000206 	br	60b8 <__divsf3+0x1b8>
    60b0:	88001a1e 	bne	r17,zero,611c <__divsf3+0x21c>
    60b4:	01400044 	movi	r5,1
    60b8:	8160b03a 	or	r16,r16,r5
    60bc:	802090ba 	slli	r16,r16,2
    60c0:	00c00034 	movhi	r3,0
    60c4:	18d83704 	addi	r3,r3,24796
    60c8:	80e1883a 	add	r16,r16,r3
    60cc:	80c00017 	ldw	r3,0(r16)
    60d0:	9d44f03a 	xor	r2,r19,r21
    60d4:	a18dc83a 	sub	r6,r20,r6
    60d8:	1800683a 	jmp	r3
    60dc:	00006034 	movhi	zero,384
    60e0:	00006034 	movhi	zero,384
    60e4:	00006280 	call	628 <prvCheckDelayedList+0xb0>
    60e8:	0000601c 	xori	zero,zero,384
    60ec:	00006280 	call	628 <prvCheckDelayedList+0xb0>
    60f0:	0000617c 	xorhi	zero,zero,389
    60f4:	00006280 	call	628 <prvCheckDelayedList+0xb0>
    60f8:	0000601c 	xori	zero,zero,384
    60fc:	00006034 	movhi	zero,384
    6100:	00006034 	movhi	zero,384
    6104:	0000617c 	xorhi	zero,zero,389
    6108:	0000601c 	xori	zero,zero,384
    610c:	00006290 	cmplti	zero,zero,394
    6110:	00006290 	cmplti	zero,zero,394
    6114:	00006290 	cmplti	zero,zero,394
    6118:	000062a8 	cmpgeui	zero,zero,394
    611c:	8809883a 	mov	r4,r17
    6120:	00084940 	call	8494 <__clzsi2>
    6124:	10fffec4 	addi	r3,r2,-5
    6128:	10801d84 	addi	r2,r2,118
    612c:	88e2983a 	sll	r17,r17,r3
    6130:	008dc83a 	sub	r6,zero,r2
    6134:	000b883a 	mov	r5,zero
    6138:	003f9906 	br	5fa0 <__alt_data_end+0xf0005fa0>
    613c:	014000c4 	movi	r5,3
    6140:	003f9706 	br	5fa0 <__alt_data_end+0xf0005fa0>
    6144:	9009883a 	mov	r4,r18
    6148:	d9400015 	stw	r5,0(sp)
    614c:	00084940 	call	8494 <__clzsi2>
    6150:	10fffec4 	addi	r3,r2,-5
    6154:	11801d84 	addi	r6,r2,118
    6158:	90e4983a 	sll	r18,r18,r3
    615c:	01a9c83a 	sub	r20,zero,r6
    6160:	0021883a 	mov	r16,zero
    6164:	002f883a 	mov	r23,zero
    6168:	d9400017 	ldw	r5,0(sp)
    616c:	003f7e06 	br	5f68 <__alt_data_end+0xf0005f68>
    6170:	04000304 	movi	r16,12
    6174:	05c000c4 	movi	r23,3
    6178:	003f7b06 	br	5f68 <__alt_data_end+0xf0005f68>
    617c:	01802034 	movhi	r6,128
    6180:	000f883a 	mov	r7,zero
    6184:	31bfffc4 	addi	r6,r6,-1
    6188:	013fffc4 	movi	r4,-1
    618c:	003fac06 	br	6040 <__alt_data_end+0xf0006040>
    6190:	01400044 	movi	r5,1
    6194:	2909c83a 	sub	r4,r5,r4
    6198:	00c006c4 	movi	r3,27
    619c:	19004b0e 	bge	r3,r4,62cc <__divsf3+0x3cc>
    61a0:	114e703a 	and	r7,r2,r5
    61a4:	0009883a 	mov	r4,zero
    61a8:	000d883a 	mov	r6,zero
    61ac:	003fa406 	br	6040 <__alt_data_end+0xf0006040>
    61b0:	9006917a 	slli	r3,r18,5
    61b4:	8822917a 	slli	r17,r17,5
    61b8:	1c40372e 	bgeu	r3,r17,6298 <__divsf3+0x398>
    61bc:	31bfffc4 	addi	r6,r6,-1
    61c0:	010006c4 	movi	r4,27
    61c4:	000b883a 	mov	r5,zero
    61c8:	180f883a 	mov	r7,r3
    61cc:	294b883a 	add	r5,r5,r5
    61d0:	18c7883a 	add	r3,r3,r3
    61d4:	38000116 	blt	r7,zero,61dc <__divsf3+0x2dc>
    61d8:	1c400236 	bltu	r3,r17,61e4 <__divsf3+0x2e4>
    61dc:	1c47c83a 	sub	r3,r3,r17
    61e0:	29400054 	ori	r5,r5,1
    61e4:	213fffc4 	addi	r4,r4,-1
    61e8:	203ff71e 	bne	r4,zero,61c8 <__alt_data_end+0xf00061c8>
    61ec:	1806c03a 	cmpne	r3,r3,zero
    61f0:	1962b03a 	or	r17,r3,r5
    61f4:	31001fc4 	addi	r4,r6,127
    61f8:	013fe50e 	bge	zero,r4,6190 <__alt_data_end+0xf0006190>
    61fc:	88c001cc 	andi	r3,r17,7
    6200:	18000426 	beq	r3,zero,6214 <__divsf3+0x314>
    6204:	88c003cc 	andi	r3,r17,15
    6208:	01400104 	movi	r5,4
    620c:	19400126 	beq	r3,r5,6214 <__divsf3+0x314>
    6210:	8963883a 	add	r17,r17,r5
    6214:	88c2002c 	andhi	r3,r17,2048
    6218:	18000426 	beq	r3,zero,622c <__divsf3+0x32c>
    621c:	00fe0034 	movhi	r3,63488
    6220:	18ffffc4 	addi	r3,r3,-1
    6224:	31002004 	addi	r4,r6,128
    6228:	88e2703a 	and	r17,r17,r3
    622c:	00c03f84 	movi	r3,254
    6230:	193f8016 	blt	r3,r4,6034 <__alt_data_end+0xf0006034>
    6234:	880c91ba 	slli	r6,r17,6
    6238:	11c0004c 	andi	r7,r2,1
    623c:	300cd27a 	srli	r6,r6,9
    6240:	003f7f06 	br	6040 <__alt_data_end+0xf0006040>
    6244:	9080102c 	andhi	r2,r18,64
    6248:	10000226 	beq	r2,zero,6254 <__divsf3+0x354>
    624c:	8880102c 	andhi	r2,r17,64
    6250:	10001826 	beq	r2,zero,62b4 <__divsf3+0x3b4>
    6254:	00802034 	movhi	r2,128
    6258:	91801034 	orhi	r6,r18,64
    625c:	10bfffc4 	addi	r2,r2,-1
    6260:	980f883a 	mov	r7,r19
    6264:	308c703a 	and	r6,r6,r2
    6268:	003fc706 	br	6188 <__alt_data_end+0xf0006188>
    626c:	008000c4 	movi	r2,3
    6270:	b8802d26 	beq	r23,r2,6328 <__divsf3+0x428>
    6274:	00c00044 	movi	r3,1
    6278:	b005883a 	mov	r2,r22
    627c:	b8ffdd1e 	bne	r23,r3,61f4 <__alt_data_end+0xf00061f4>
    6280:	11c0004c 	andi	r7,r2,1
    6284:	0009883a 	mov	r4,zero
    6288:	000d883a 	mov	r6,zero
    628c:	003f6c06 	br	6040 <__alt_data_end+0xf0006040>
    6290:	9023883a 	mov	r17,r18
    6294:	003f6406 	br	6028 <__alt_data_end+0xf0006028>
    6298:	1c47c83a 	sub	r3,r3,r17
    629c:	01000684 	movi	r4,26
    62a0:	01400044 	movi	r5,1
    62a4:	003fc806 	br	61c8 <__alt_data_end+0xf00061c8>
    62a8:	9080102c 	andhi	r2,r18,64
    62ac:	103fe926 	beq	r2,zero,6254 <__alt_data_end+0xf0006254>
    62b0:	0023883a 	mov	r17,zero
    62b4:	00802034 	movhi	r2,128
    62b8:	89801034 	orhi	r6,r17,64
    62bc:	10bfffc4 	addi	r2,r2,-1
    62c0:	a80f883a 	mov	r7,r21
    62c4:	308c703a 	and	r6,r6,r2
    62c8:	003faf06 	br	6188 <__alt_data_end+0xf0006188>
    62cc:	01c00804 	movi	r7,32
    62d0:	390fc83a 	sub	r7,r7,r4
    62d4:	89ce983a 	sll	r7,r17,r7
    62d8:	890ad83a 	srl	r5,r17,r4
    62dc:	380ec03a 	cmpne	r7,r7,zero
    62e0:	29cab03a 	or	r5,r5,r7
    62e4:	28c001cc 	andi	r3,r5,7
    62e8:	18000426 	beq	r3,zero,62fc <__divsf3+0x3fc>
    62ec:	28c003cc 	andi	r3,r5,15
    62f0:	01000104 	movi	r4,4
    62f4:	19000126 	beq	r3,r4,62fc <__divsf3+0x3fc>
    62f8:	290b883a 	add	r5,r5,r4
    62fc:	28c1002c 	andhi	r3,r5,1024
    6300:	18000426 	beq	r3,zero,6314 <__divsf3+0x414>
    6304:	11c0004c 	andi	r7,r2,1
    6308:	01000044 	movi	r4,1
    630c:	000d883a 	mov	r6,zero
    6310:	003f4b06 	br	6040 <__alt_data_end+0xf0006040>
    6314:	280a91ba 	slli	r5,r5,6
    6318:	11c0004c 	andi	r7,r2,1
    631c:	0009883a 	mov	r4,zero
    6320:	280cd27a 	srli	r6,r5,9
    6324:	003f4606 	br	6040 <__alt_data_end+0xf0006040>
    6328:	00802034 	movhi	r2,128
    632c:	89801034 	orhi	r6,r17,64
    6330:	10bfffc4 	addi	r2,r2,-1
    6334:	b00f883a 	mov	r7,r22
    6338:	308c703a 	and	r6,r6,r2
    633c:	003f9206 	br	6188 <__alt_data_end+0xf0006188>

00006340 <__gesf2>:
    6340:	2004d5fa 	srli	r2,r4,23
    6344:	2806d5fa 	srli	r3,r5,23
    6348:	01802034 	movhi	r6,128
    634c:	31bfffc4 	addi	r6,r6,-1
    6350:	10803fcc 	andi	r2,r2,255
    6354:	01c03fc4 	movi	r7,255
    6358:	3110703a 	and	r8,r6,r4
    635c:	18c03fcc 	andi	r3,r3,255
    6360:	314c703a 	and	r6,r6,r5
    6364:	2008d7fa 	srli	r4,r4,31
    6368:	280ad7fa 	srli	r5,r5,31
    636c:	11c01926 	beq	r2,r7,63d4 <__gesf2+0x94>
    6370:	01c03fc4 	movi	r7,255
    6374:	19c00f26 	beq	r3,r7,63b4 <__gesf2+0x74>
    6378:	1000061e 	bne	r2,zero,6394 <__gesf2+0x54>
    637c:	400f003a 	cmpeq	r7,r8,zero
    6380:	1800071e 	bne	r3,zero,63a0 <__gesf2+0x60>
    6384:	3000061e 	bne	r6,zero,63a0 <__gesf2+0x60>
    6388:	0005883a 	mov	r2,zero
    638c:	40000e1e 	bne	r8,zero,63c8 <__gesf2+0x88>
    6390:	f800283a 	ret
    6394:	18000a1e 	bne	r3,zero,63c0 <__gesf2+0x80>
    6398:	30000b26 	beq	r6,zero,63c8 <__gesf2+0x88>
    639c:	000f883a 	mov	r7,zero
    63a0:	29403fcc 	andi	r5,r5,255
    63a4:	38000726 	beq	r7,zero,63c4 <__gesf2+0x84>
    63a8:	28000826 	beq	r5,zero,63cc <__gesf2+0x8c>
    63ac:	00800044 	movi	r2,1
    63b0:	f800283a 	ret
    63b4:	303ff026 	beq	r6,zero,6378 <__alt_data_end+0xf0006378>
    63b8:	00bfff84 	movi	r2,-2
    63bc:	f800283a 	ret
    63c0:	29403fcc 	andi	r5,r5,255
    63c4:	21400526 	beq	r4,r5,63dc <__gesf2+0x9c>
    63c8:	203ff826 	beq	r4,zero,63ac <__alt_data_end+0xf00063ac>
    63cc:	00bfffc4 	movi	r2,-1
    63d0:	f800283a 	ret
    63d4:	403fe626 	beq	r8,zero,6370 <__alt_data_end+0xf0006370>
    63d8:	003ff706 	br	63b8 <__alt_data_end+0xf00063b8>
    63dc:	18bffa16 	blt	r3,r2,63c8 <__alt_data_end+0xf00063c8>
    63e0:	10c00216 	blt	r2,r3,63ec <__gesf2+0xac>
    63e4:	323ff836 	bltu	r6,r8,63c8 <__alt_data_end+0xf00063c8>
    63e8:	4180022e 	bgeu	r8,r6,63f4 <__gesf2+0xb4>
    63ec:	203fef1e 	bne	r4,zero,63ac <__alt_data_end+0xf00063ac>
    63f0:	003ff606 	br	63cc <__alt_data_end+0xf00063cc>
    63f4:	0005883a 	mov	r2,zero
    63f8:	f800283a 	ret

000063fc <__mulsf3>:
    63fc:	defff504 	addi	sp,sp,-44
    6400:	dc000115 	stw	r16,4(sp)
    6404:	2020d5fa 	srli	r16,r4,23
    6408:	dd400615 	stw	r21,24(sp)
    640c:	202ad7fa 	srli	r21,r4,31
    6410:	dc800315 	stw	r18,12(sp)
    6414:	04802034 	movhi	r18,128
    6418:	df000915 	stw	fp,36(sp)
    641c:	dd000515 	stw	r20,20(sp)
    6420:	94bfffc4 	addi	r18,r18,-1
    6424:	dfc00a15 	stw	ra,40(sp)
    6428:	ddc00815 	stw	r23,32(sp)
    642c:	dd800715 	stw	r22,28(sp)
    6430:	dcc00415 	stw	r19,16(sp)
    6434:	dc400215 	stw	r17,8(sp)
    6438:	84003fcc 	andi	r16,r16,255
    643c:	9124703a 	and	r18,r18,r4
    6440:	a829883a 	mov	r20,r21
    6444:	af003fcc 	andi	fp,r21,255
    6448:	80005426 	beq	r16,zero,659c <__mulsf3+0x1a0>
    644c:	00803fc4 	movi	r2,255
    6450:	80802f26 	beq	r16,r2,6510 <__mulsf3+0x114>
    6454:	91002034 	orhi	r4,r18,128
    6458:	202490fa 	slli	r18,r4,3
    645c:	843fe044 	addi	r16,r16,-127
    6460:	0023883a 	mov	r17,zero
    6464:	002f883a 	mov	r23,zero
    6468:	2804d5fa 	srli	r2,r5,23
    646c:	282cd7fa 	srli	r22,r5,31
    6470:	01002034 	movhi	r4,128
    6474:	213fffc4 	addi	r4,r4,-1
    6478:	10803fcc 	andi	r2,r2,255
    647c:	2166703a 	and	r19,r4,r5
    6480:	b1803fcc 	andi	r6,r22,255
    6484:	10004c26 	beq	r2,zero,65b8 <__mulsf3+0x1bc>
    6488:	00c03fc4 	movi	r3,255
    648c:	10c04726 	beq	r2,r3,65ac <__mulsf3+0x1b0>
    6490:	99002034 	orhi	r4,r19,128
    6494:	202690fa 	slli	r19,r4,3
    6498:	10bfe044 	addi	r2,r2,-127
    649c:	0007883a 	mov	r3,zero
    64a0:	80a1883a 	add	r16,r16,r2
    64a4:	010003c4 	movi	r4,15
    64a8:	1c44b03a 	or	r2,r3,r17
    64ac:	b56af03a 	xor	r21,r22,r21
    64b0:	81c00044 	addi	r7,r16,1
    64b4:	20806b36 	bltu	r4,r2,6664 <__mulsf3+0x268>
    64b8:	100490ba 	slli	r2,r2,2
    64bc:	01000034 	movhi	r4,0
    64c0:	21193404 	addi	r4,r4,25808
    64c4:	1105883a 	add	r2,r2,r4
    64c8:	10800017 	ldw	r2,0(r2)
    64cc:	1000683a 	jmp	r2
    64d0:	00006664 	muli	zero,zero,409
    64d4:	00006524 	muli	zero,zero,404
    64d8:	00006524 	muli	zero,zero,404
    64dc:	00006520 	cmpeqi	zero,zero,404
    64e0:	00006648 	cmpgei	zero,zero,409
    64e4:	00006648 	cmpgei	zero,zero,409
    64e8:	00006634 	movhi	zero,408
    64ec:	00006520 	cmpeqi	zero,zero,404
    64f0:	00006648 	cmpgei	zero,zero,409
    64f4:	00006634 	movhi	zero,408
    64f8:	00006648 	cmpgei	zero,zero,409
    64fc:	00006520 	cmpeqi	zero,zero,404
    6500:	00006654 	movui	zero,409
    6504:	00006654 	movui	zero,409
    6508:	00006654 	movui	zero,409
    650c:	00006730 	cmpltui	zero,zero,412
    6510:	90003b1e 	bne	r18,zero,6600 <__mulsf3+0x204>
    6514:	04400204 	movi	r17,8
    6518:	05c00084 	movi	r23,2
    651c:	003fd206 	br	6468 <__alt_data_end+0xf0006468>
    6520:	302b883a 	mov	r21,r6
    6524:	00800084 	movi	r2,2
    6528:	18802626 	beq	r3,r2,65c4 <__mulsf3+0x1c8>
    652c:	008000c4 	movi	r2,3
    6530:	1880ab26 	beq	r3,r2,67e0 <__mulsf3+0x3e4>
    6534:	00800044 	movi	r2,1
    6538:	1880a21e 	bne	r3,r2,67c4 <__mulsf3+0x3c8>
    653c:	a829883a 	mov	r20,r21
    6540:	0007883a 	mov	r3,zero
    6544:	0009883a 	mov	r4,zero
    6548:	18803fcc 	andi	r2,r3,255
    654c:	100695fa 	slli	r3,r2,23
    6550:	a0803fcc 	andi	r2,r20,255
    6554:	100a97fa 	slli	r5,r2,31
    6558:	00802034 	movhi	r2,128
    655c:	10bfffc4 	addi	r2,r2,-1
    6560:	2084703a 	and	r2,r4,r2
    6564:	10c4b03a 	or	r2,r2,r3
    6568:	1144b03a 	or	r2,r2,r5
    656c:	dfc00a17 	ldw	ra,40(sp)
    6570:	df000917 	ldw	fp,36(sp)
    6574:	ddc00817 	ldw	r23,32(sp)
    6578:	dd800717 	ldw	r22,28(sp)
    657c:	dd400617 	ldw	r21,24(sp)
    6580:	dd000517 	ldw	r20,20(sp)
    6584:	dcc00417 	ldw	r19,16(sp)
    6588:	dc800317 	ldw	r18,12(sp)
    658c:	dc400217 	ldw	r17,8(sp)
    6590:	dc000117 	ldw	r16,4(sp)
    6594:	dec00b04 	addi	sp,sp,44
    6598:	f800283a 	ret
    659c:	90000d1e 	bne	r18,zero,65d4 <__mulsf3+0x1d8>
    65a0:	04400104 	movi	r17,4
    65a4:	05c00044 	movi	r23,1
    65a8:	003faf06 	br	6468 <__alt_data_end+0xf0006468>
    65ac:	9806c03a 	cmpne	r3,r19,zero
    65b0:	18c00084 	addi	r3,r3,2
    65b4:	003fba06 	br	64a0 <__alt_data_end+0xf00064a0>
    65b8:	9800141e 	bne	r19,zero,660c <__mulsf3+0x210>
    65bc:	00c00044 	movi	r3,1
    65c0:	003fb706 	br	64a0 <__alt_data_end+0xf00064a0>
    65c4:	a829883a 	mov	r20,r21
    65c8:	00ffffc4 	movi	r3,-1
    65cc:	0009883a 	mov	r4,zero
    65d0:	003fdd06 	br	6548 <__alt_data_end+0xf0006548>
    65d4:	9009883a 	mov	r4,r18
    65d8:	d9400015 	stw	r5,0(sp)
    65dc:	00084940 	call	8494 <__clzsi2>
    65e0:	10fffec4 	addi	r3,r2,-5
    65e4:	10801d84 	addi	r2,r2,118
    65e8:	90e4983a 	sll	r18,r18,r3
    65ec:	00a1c83a 	sub	r16,zero,r2
    65f0:	0023883a 	mov	r17,zero
    65f4:	002f883a 	mov	r23,zero
    65f8:	d9400017 	ldw	r5,0(sp)
    65fc:	003f9a06 	br	6468 <__alt_data_end+0xf0006468>
    6600:	04400304 	movi	r17,12
    6604:	05c000c4 	movi	r23,3
    6608:	003f9706 	br	6468 <__alt_data_end+0xf0006468>
    660c:	9809883a 	mov	r4,r19
    6610:	d9800015 	stw	r6,0(sp)
    6614:	00084940 	call	8494 <__clzsi2>
    6618:	10fffec4 	addi	r3,r2,-5
    661c:	10801d84 	addi	r2,r2,118
    6620:	98e6983a 	sll	r19,r19,r3
    6624:	0085c83a 	sub	r2,zero,r2
    6628:	0007883a 	mov	r3,zero
    662c:	d9800017 	ldw	r6,0(sp)
    6630:	003f9b06 	br	64a0 <__alt_data_end+0xf00064a0>
    6634:	01002034 	movhi	r4,128
    6638:	0029883a 	mov	r20,zero
    663c:	213fffc4 	addi	r4,r4,-1
    6640:	00ffffc4 	movi	r3,-1
    6644:	003fc006 	br	6548 <__alt_data_end+0xf0006548>
    6648:	9027883a 	mov	r19,r18
    664c:	b807883a 	mov	r3,r23
    6650:	003fb406 	br	6524 <__alt_data_end+0xf0006524>
    6654:	9027883a 	mov	r19,r18
    6658:	e02b883a 	mov	r21,fp
    665c:	b807883a 	mov	r3,r23
    6660:	003fb006 	br	6524 <__alt_data_end+0xf0006524>
    6664:	9004d43a 	srli	r2,r18,16
    6668:	9810d43a 	srli	r8,r19,16
    666c:	94bfffcc 	andi	r18,r18,65535
    6670:	993fffcc 	andi	r4,r19,65535
    6674:	910d383a 	mul	r6,r18,r4
    6678:	20a7383a 	mul	r19,r4,r2
    667c:	9225383a 	mul	r18,r18,r8
    6680:	3006d43a 	srli	r3,r6,16
    6684:	1211383a 	mul	r8,r2,r8
    6688:	94e5883a 	add	r18,r18,r19
    668c:	1c87883a 	add	r3,r3,r18
    6690:	1cc0022e 	bgeu	r3,r19,669c <__mulsf3+0x2a0>
    6694:	00800074 	movhi	r2,1
    6698:	4091883a 	add	r8,r8,r2
    669c:	1804943a 	slli	r2,r3,16
    66a0:	31bfffcc 	andi	r6,r6,65535
    66a4:	1806d43a 	srli	r3,r3,16
    66a8:	1185883a 	add	r2,r2,r6
    66ac:	102691ba 	slli	r19,r2,6
    66b0:	1a07883a 	add	r3,r3,r8
    66b4:	1004d6ba 	srli	r2,r2,26
    66b8:	180891ba 	slli	r4,r3,6
    66bc:	9826c03a 	cmpne	r19,r19,zero
    66c0:	9884b03a 	or	r2,r19,r2
    66c4:	1126b03a 	or	r19,r2,r4
    66c8:	9882002c 	andhi	r2,r19,2048
    66cc:	10000426 	beq	r2,zero,66e0 <__mulsf3+0x2e4>
    66d0:	9804d07a 	srli	r2,r19,1
    66d4:	9900004c 	andi	r4,r19,1
    66d8:	3821883a 	mov	r16,r7
    66dc:	1126b03a 	or	r19,r2,r4
    66e0:	80c01fc4 	addi	r3,r16,127
    66e4:	00c0210e 	bge	zero,r3,676c <__mulsf3+0x370>
    66e8:	988001cc 	andi	r2,r19,7
    66ec:	10000426 	beq	r2,zero,6700 <__mulsf3+0x304>
    66f0:	988003cc 	andi	r2,r19,15
    66f4:	01000104 	movi	r4,4
    66f8:	11000126 	beq	r2,r4,6700 <__mulsf3+0x304>
    66fc:	9927883a 	add	r19,r19,r4
    6700:	9882002c 	andhi	r2,r19,2048
    6704:	10000426 	beq	r2,zero,6718 <__mulsf3+0x31c>
    6708:	00be0034 	movhi	r2,63488
    670c:	10bfffc4 	addi	r2,r2,-1
    6710:	80c02004 	addi	r3,r16,128
    6714:	98a6703a 	and	r19,r19,r2
    6718:	00803f84 	movi	r2,254
    671c:	10ffa916 	blt	r2,r3,65c4 <__alt_data_end+0xf00065c4>
    6720:	980891ba 	slli	r4,r19,6
    6724:	a829883a 	mov	r20,r21
    6728:	2008d27a 	srli	r4,r4,9
    672c:	003f8606 	br	6548 <__alt_data_end+0xf0006548>
    6730:	9080102c 	andhi	r2,r18,64
    6734:	10000826 	beq	r2,zero,6758 <__mulsf3+0x35c>
    6738:	9880102c 	andhi	r2,r19,64
    673c:	1000061e 	bne	r2,zero,6758 <__mulsf3+0x35c>
    6740:	00802034 	movhi	r2,128
    6744:	99001034 	orhi	r4,r19,64
    6748:	10bfffc4 	addi	r2,r2,-1
    674c:	b029883a 	mov	r20,r22
    6750:	2088703a 	and	r4,r4,r2
    6754:	003fba06 	br	6640 <__alt_data_end+0xf0006640>
    6758:	00802034 	movhi	r2,128
    675c:	91001034 	orhi	r4,r18,64
    6760:	10bfffc4 	addi	r2,r2,-1
    6764:	2088703a 	and	r4,r4,r2
    6768:	003fb506 	br	6640 <__alt_data_end+0xf0006640>
    676c:	00800044 	movi	r2,1
    6770:	10c7c83a 	sub	r3,r2,r3
    6774:	008006c4 	movi	r2,27
    6778:	10ff7016 	blt	r2,r3,653c <__alt_data_end+0xf000653c>
    677c:	00800804 	movi	r2,32
    6780:	10c5c83a 	sub	r2,r2,r3
    6784:	9884983a 	sll	r2,r19,r2
    6788:	98c6d83a 	srl	r3,r19,r3
    678c:	1004c03a 	cmpne	r2,r2,zero
    6790:	1884b03a 	or	r2,r3,r2
    6794:	10c001cc 	andi	r3,r2,7
    6798:	18000426 	beq	r3,zero,67ac <__mulsf3+0x3b0>
    679c:	10c003cc 	andi	r3,r2,15
    67a0:	01000104 	movi	r4,4
    67a4:	19000126 	beq	r3,r4,67ac <__mulsf3+0x3b0>
    67a8:	1105883a 	add	r2,r2,r4
    67ac:	10c1002c 	andhi	r3,r2,1024
    67b0:	18000626 	beq	r3,zero,67cc <__mulsf3+0x3d0>
    67b4:	a829883a 	mov	r20,r21
    67b8:	00c00044 	movi	r3,1
    67bc:	0009883a 	mov	r4,zero
    67c0:	003f6106 	br	6548 <__alt_data_end+0xf0006548>
    67c4:	3821883a 	mov	r16,r7
    67c8:	003fc506 	br	66e0 <__alt_data_end+0xf00066e0>
    67cc:	100491ba 	slli	r2,r2,6
    67d0:	a829883a 	mov	r20,r21
    67d4:	0007883a 	mov	r3,zero
    67d8:	1008d27a 	srli	r4,r2,9
    67dc:	003f5a06 	br	6548 <__alt_data_end+0xf0006548>
    67e0:	00802034 	movhi	r2,128
    67e4:	99001034 	orhi	r4,r19,64
    67e8:	10bfffc4 	addi	r2,r2,-1
    67ec:	a829883a 	mov	r20,r21
    67f0:	2088703a 	and	r4,r4,r2
    67f4:	003f9206 	br	6640 <__alt_data_end+0xf0006640>

000067f8 <__subsf3>:
    67f8:	defffc04 	addi	sp,sp,-16
    67fc:	280cd5fa 	srli	r6,r5,23
    6800:	dc000015 	stw	r16,0(sp)
    6804:	01c02034 	movhi	r7,128
    6808:	2020d5fa 	srli	r16,r4,23
    680c:	39ffffc4 	addi	r7,r7,-1
    6810:	3906703a 	and	r3,r7,r4
    6814:	dc400115 	stw	r17,4(sp)
    6818:	394e703a 	and	r7,r7,r5
    681c:	2022d7fa 	srli	r17,r4,31
    6820:	dfc00315 	stw	ra,12(sp)
    6824:	dc800215 	stw	r18,8(sp)
    6828:	31803fcc 	andi	r6,r6,255
    682c:	01003fc4 	movi	r4,255
    6830:	84003fcc 	andi	r16,r16,255
    6834:	180690fa 	slli	r3,r3,3
    6838:	2804d7fa 	srli	r2,r5,31
    683c:	380e90fa 	slli	r7,r7,3
    6840:	31006d26 	beq	r6,r4,69f8 <__subsf3+0x200>
    6844:	1080005c 	xori	r2,r2,1
    6848:	8189c83a 	sub	r4,r16,r6
    684c:	14404f26 	beq	r2,r17,698c <__subsf3+0x194>
    6850:	0100770e 	bge	zero,r4,6a30 <__subsf3+0x238>
    6854:	30001e1e 	bne	r6,zero,68d0 <__subsf3+0xd8>
    6858:	38006a1e 	bne	r7,zero,6a04 <__subsf3+0x20c>
    685c:	188001cc 	andi	r2,r3,7
    6860:	10000426 	beq	r2,zero,6874 <__subsf3+0x7c>
    6864:	188003cc 	andi	r2,r3,15
    6868:	01000104 	movi	r4,4
    686c:	11000126 	beq	r2,r4,6874 <__subsf3+0x7c>
    6870:	1907883a 	add	r3,r3,r4
    6874:	1881002c 	andhi	r2,r3,1024
    6878:	10003926 	beq	r2,zero,6960 <__subsf3+0x168>
    687c:	84000044 	addi	r16,r16,1
    6880:	00803fc4 	movi	r2,255
    6884:	80807526 	beq	r16,r2,6a5c <__subsf3+0x264>
    6888:	180691ba 	slli	r3,r3,6
    688c:	8880004c 	andi	r2,r17,1
    6890:	180ad27a 	srli	r5,r3,9
    6894:	84003fcc 	andi	r16,r16,255
    6898:	800695fa 	slli	r3,r16,23
    689c:	10803fcc 	andi	r2,r2,255
    68a0:	01002034 	movhi	r4,128
    68a4:	213fffc4 	addi	r4,r4,-1
    68a8:	100497fa 	slli	r2,r2,31
    68ac:	2920703a 	and	r16,r5,r4
    68b0:	80e0b03a 	or	r16,r16,r3
    68b4:	8084b03a 	or	r2,r16,r2
    68b8:	dfc00317 	ldw	ra,12(sp)
    68bc:	dc800217 	ldw	r18,8(sp)
    68c0:	dc400117 	ldw	r17,4(sp)
    68c4:	dc000017 	ldw	r16,0(sp)
    68c8:	dec00404 	addi	sp,sp,16
    68cc:	f800283a 	ret
    68d0:	00803fc4 	movi	r2,255
    68d4:	80bfe126 	beq	r16,r2,685c <__alt_data_end+0xf000685c>
    68d8:	39c10034 	orhi	r7,r7,1024
    68dc:	008006c4 	movi	r2,27
    68e0:	11007416 	blt	r2,r4,6ab4 <__subsf3+0x2bc>
    68e4:	00800804 	movi	r2,32
    68e8:	1105c83a 	sub	r2,r2,r4
    68ec:	3884983a 	sll	r2,r7,r2
    68f0:	390ed83a 	srl	r7,r7,r4
    68f4:	1008c03a 	cmpne	r4,r2,zero
    68f8:	390eb03a 	or	r7,r7,r4
    68fc:	19c7c83a 	sub	r3,r3,r7
    6900:	1881002c 	andhi	r2,r3,1024
    6904:	10001426 	beq	r2,zero,6958 <__subsf3+0x160>
    6908:	04810034 	movhi	r18,1024
    690c:	94bfffc4 	addi	r18,r18,-1
    6910:	1ca4703a 	and	r18,r3,r18
    6914:	9009883a 	mov	r4,r18
    6918:	00084940 	call	8494 <__clzsi2>
    691c:	10bffec4 	addi	r2,r2,-5
    6920:	90a4983a 	sll	r18,r18,r2
    6924:	14005116 	blt	r2,r16,6a6c <__subsf3+0x274>
    6928:	1405c83a 	sub	r2,r2,r16
    692c:	10c00044 	addi	r3,r2,1
    6930:	00800804 	movi	r2,32
    6934:	10c5c83a 	sub	r2,r2,r3
    6938:	9084983a 	sll	r2,r18,r2
    693c:	90e4d83a 	srl	r18,r18,r3
    6940:	0021883a 	mov	r16,zero
    6944:	1006c03a 	cmpne	r3,r2,zero
    6948:	90c6b03a 	or	r3,r18,r3
    694c:	003fc306 	br	685c <__alt_data_end+0xf000685c>
    6950:	2000e026 	beq	r4,zero,6cd4 <__subsf3+0x4dc>
    6954:	2007883a 	mov	r3,r4
    6958:	188001cc 	andi	r2,r3,7
    695c:	103fc11e 	bne	r2,zero,6864 <__alt_data_end+0xf0006864>
    6960:	180ad0fa 	srli	r5,r3,3
    6964:	00c03fc4 	movi	r3,255
    6968:	8880004c 	andi	r2,r17,1
    696c:	80c0031e 	bne	r16,r3,697c <__subsf3+0x184>
    6970:	28006d26 	beq	r5,zero,6b28 <__subsf3+0x330>
    6974:	29401034 	orhi	r5,r5,64
    6978:	043fffc4 	movi	r16,-1
    697c:	00c02034 	movhi	r3,128
    6980:	18ffffc4 	addi	r3,r3,-1
    6984:	28ca703a 	and	r5,r5,r3
    6988:	003fc206 	br	6894 <__alt_data_end+0xf0006894>
    698c:	01003c0e 	bge	zero,r4,6a80 <__subsf3+0x288>
    6990:	30002126 	beq	r6,zero,6a18 <__subsf3+0x220>
    6994:	01403fc4 	movi	r5,255
    6998:	817fb026 	beq	r16,r5,685c <__alt_data_end+0xf000685c>
    699c:	39c10034 	orhi	r7,r7,1024
    69a0:	014006c4 	movi	r5,27
    69a4:	29007416 	blt	r5,r4,6b78 <__subsf3+0x380>
    69a8:	01400804 	movi	r5,32
    69ac:	290bc83a 	sub	r5,r5,r4
    69b0:	394a983a 	sll	r5,r7,r5
    69b4:	390ed83a 	srl	r7,r7,r4
    69b8:	2808c03a 	cmpne	r4,r5,zero
    69bc:	390eb03a 	or	r7,r7,r4
    69c0:	19c7883a 	add	r3,r3,r7
    69c4:	1901002c 	andhi	r4,r3,1024
    69c8:	20003826 	beq	r4,zero,6aac <__subsf3+0x2b4>
    69cc:	84000044 	addi	r16,r16,1
    69d0:	01003fc4 	movi	r4,255
    69d4:	81005426 	beq	r16,r4,6b28 <__subsf3+0x330>
    69d8:	1023883a 	mov	r17,r2
    69dc:	00bf0034 	movhi	r2,64512
    69e0:	10bfffc4 	addi	r2,r2,-1
    69e4:	1900004c 	andi	r4,r3,1
    69e8:	1886703a 	and	r3,r3,r2
    69ec:	1806d07a 	srli	r3,r3,1
    69f0:	1906b03a 	or	r3,r3,r4
    69f4:	003f9906 	br	685c <__alt_data_end+0xf000685c>
    69f8:	383f9226 	beq	r7,zero,6844 <__alt_data_end+0xf0006844>
    69fc:	10803fcc 	andi	r2,r2,255
    6a00:	003f9106 	br	6848 <__alt_data_end+0xf0006848>
    6a04:	213fffc4 	addi	r4,r4,-1
    6a08:	203fbc26 	beq	r4,zero,68fc <__alt_data_end+0xf00068fc>
    6a0c:	00803fc4 	movi	r2,255
    6a10:	80bfb21e 	bne	r16,r2,68dc <__alt_data_end+0xf00068dc>
    6a14:	003f9106 	br	685c <__alt_data_end+0xf000685c>
    6a18:	383f9026 	beq	r7,zero,685c <__alt_data_end+0xf000685c>
    6a1c:	213fffc4 	addi	r4,r4,-1
    6a20:	203fe726 	beq	r4,zero,69c0 <__alt_data_end+0xf00069c0>
    6a24:	01403fc4 	movi	r5,255
    6a28:	817fdd1e 	bne	r16,r5,69a0 <__alt_data_end+0xf00069a0>
    6a2c:	003f8b06 	br	685c <__alt_data_end+0xf000685c>
    6a30:	2000221e 	bne	r4,zero,6abc <__subsf3+0x2c4>
    6a34:	81000044 	addi	r4,r16,1
    6a38:	21003fcc 	andi	r4,r4,255
    6a3c:	01400044 	movi	r5,1
    6a40:	2900470e 	bge	r5,r4,6b60 <__subsf3+0x368>
    6a44:	19e5c83a 	sub	r18,r3,r7
    6a48:	9141002c 	andhi	r5,r18,1024
    6a4c:	28002d26 	beq	r5,zero,6b04 <__subsf3+0x30c>
    6a50:	38e5c83a 	sub	r18,r7,r3
    6a54:	1023883a 	mov	r17,r2
    6a58:	003fae06 	br	6914 <__alt_data_end+0xf0006914>
    6a5c:	8880004c 	andi	r2,r17,1
    6a60:	043fffc4 	movi	r16,-1
    6a64:	000b883a 	mov	r5,zero
    6a68:	003f8a06 	br	6894 <__alt_data_end+0xf0006894>
    6a6c:	00ff0034 	movhi	r3,64512
    6a70:	18ffffc4 	addi	r3,r3,-1
    6a74:	80a1c83a 	sub	r16,r16,r2
    6a78:	90c6703a 	and	r3,r18,r3
    6a7c:	003f7706 	br	685c <__alt_data_end+0xf000685c>
    6a80:	2000431e 	bne	r4,zero,6b90 <__subsf3+0x398>
    6a84:	81000044 	addi	r4,r16,1
    6a88:	21803fcc 	andi	r6,r4,255
    6a8c:	01400044 	movi	r5,1
    6a90:	2980280e 	bge	r5,r6,6b34 <__subsf3+0x33c>
    6a94:	01403fc4 	movi	r5,255
    6a98:	21402326 	beq	r4,r5,6b28 <__subsf3+0x330>
    6a9c:	19c7883a 	add	r3,r3,r7
    6aa0:	1806d07a 	srli	r3,r3,1
    6aa4:	2021883a 	mov	r16,r4
    6aa8:	003f6c06 	br	685c <__alt_data_end+0xf000685c>
    6aac:	1023883a 	mov	r17,r2
    6ab0:	003fa906 	br	6958 <__alt_data_end+0xf0006958>
    6ab4:	01c00044 	movi	r7,1
    6ab8:	003f9006 	br	68fc <__alt_data_end+0xf00068fc>
    6abc:	8000151e 	bne	r16,zero,6b14 <__subsf3+0x31c>
    6ac0:	18002f26 	beq	r3,zero,6b80 <__subsf3+0x388>
    6ac4:	0108303a 	nor	r4,zero,r4
    6ac8:	20000a26 	beq	r4,zero,6af4 <__subsf3+0x2fc>
    6acc:	01403fc4 	movi	r5,255
    6ad0:	31402b26 	beq	r6,r5,6b80 <__subsf3+0x388>
    6ad4:	014006c4 	movi	r5,27
    6ad8:	29006e16 	blt	r5,r4,6c94 <__subsf3+0x49c>
    6adc:	01400804 	movi	r5,32
    6ae0:	290bc83a 	sub	r5,r5,r4
    6ae4:	194a983a 	sll	r5,r3,r5
    6ae8:	1908d83a 	srl	r4,r3,r4
    6aec:	2806c03a 	cmpne	r3,r5,zero
    6af0:	20c6b03a 	or	r3,r4,r3
    6af4:	38c7c83a 	sub	r3,r7,r3
    6af8:	3021883a 	mov	r16,r6
    6afc:	1023883a 	mov	r17,r2
    6b00:	003f7f06 	br	6900 <__alt_data_end+0xf0006900>
    6b04:	903f831e 	bne	r18,zero,6914 <__alt_data_end+0xf0006914>
    6b08:	0005883a 	mov	r2,zero
    6b0c:	0021883a 	mov	r16,zero
    6b10:	003f9a06 	br	697c <__alt_data_end+0xf000697c>
    6b14:	01403fc4 	movi	r5,255
    6b18:	31401926 	beq	r6,r5,6b80 <__subsf3+0x388>
    6b1c:	0109c83a 	sub	r4,zero,r4
    6b20:	18c10034 	orhi	r3,r3,1024
    6b24:	003feb06 	br	6ad4 <__alt_data_end+0xf0006ad4>
    6b28:	043fffc4 	movi	r16,-1
    6b2c:	000b883a 	mov	r5,zero
    6b30:	003f5806 	br	6894 <__alt_data_end+0xf0006894>
    6b34:	8000481e 	bne	r16,zero,6c58 <__subsf3+0x460>
    6b38:	18006226 	beq	r3,zero,6cc4 <__subsf3+0x4cc>
    6b3c:	383f4726 	beq	r7,zero,685c <__alt_data_end+0xf000685c>
    6b40:	19c7883a 	add	r3,r3,r7
    6b44:	1881002c 	andhi	r2,r3,1024
    6b48:	103f8326 	beq	r2,zero,6958 <__alt_data_end+0xf0006958>
    6b4c:	00bf0034 	movhi	r2,64512
    6b50:	10bfffc4 	addi	r2,r2,-1
    6b54:	2821883a 	mov	r16,r5
    6b58:	1886703a 	and	r3,r3,r2
    6b5c:	003f3f06 	br	685c <__alt_data_end+0xf000685c>
    6b60:	80001c1e 	bne	r16,zero,6bd4 <__subsf3+0x3dc>
    6b64:	1800261e 	bne	r3,zero,6c00 <__subsf3+0x408>
    6b68:	38004c26 	beq	r7,zero,6c9c <__subsf3+0x4a4>
    6b6c:	3807883a 	mov	r3,r7
    6b70:	1023883a 	mov	r17,r2
    6b74:	003f3906 	br	685c <__alt_data_end+0xf000685c>
    6b78:	01c00044 	movi	r7,1
    6b7c:	003f9006 	br	69c0 <__alt_data_end+0xf00069c0>
    6b80:	3807883a 	mov	r3,r7
    6b84:	3021883a 	mov	r16,r6
    6b88:	1023883a 	mov	r17,r2
    6b8c:	003f3306 	br	685c <__alt_data_end+0xf000685c>
    6b90:	8000161e 	bne	r16,zero,6bec <__subsf3+0x3f4>
    6b94:	18002d26 	beq	r3,zero,6c4c <__subsf3+0x454>
    6b98:	0108303a 	nor	r4,zero,r4
    6b9c:	20000a26 	beq	r4,zero,6bc8 <__subsf3+0x3d0>
    6ba0:	01403fc4 	movi	r5,255
    6ba4:	31402926 	beq	r6,r5,6c4c <__subsf3+0x454>
    6ba8:	014006c4 	movi	r5,27
    6bac:	29004716 	blt	r5,r4,6ccc <__subsf3+0x4d4>
    6bb0:	01400804 	movi	r5,32
    6bb4:	290bc83a 	sub	r5,r5,r4
    6bb8:	194a983a 	sll	r5,r3,r5
    6bbc:	1908d83a 	srl	r4,r3,r4
    6bc0:	2806c03a 	cmpne	r3,r5,zero
    6bc4:	20c6b03a 	or	r3,r4,r3
    6bc8:	19c7883a 	add	r3,r3,r7
    6bcc:	3021883a 	mov	r16,r6
    6bd0:	003f7c06 	br	69c4 <__alt_data_end+0xf00069c4>
    6bd4:	1800111e 	bne	r3,zero,6c1c <__subsf3+0x424>
    6bd8:	38003326 	beq	r7,zero,6ca8 <__subsf3+0x4b0>
    6bdc:	3807883a 	mov	r3,r7
    6be0:	1023883a 	mov	r17,r2
    6be4:	04003fc4 	movi	r16,255
    6be8:	003f1c06 	br	685c <__alt_data_end+0xf000685c>
    6bec:	01403fc4 	movi	r5,255
    6bf0:	31401626 	beq	r6,r5,6c4c <__subsf3+0x454>
    6bf4:	0109c83a 	sub	r4,zero,r4
    6bf8:	18c10034 	orhi	r3,r3,1024
    6bfc:	003fea06 	br	6ba8 <__alt_data_end+0xf0006ba8>
    6c00:	383f1626 	beq	r7,zero,685c <__alt_data_end+0xf000685c>
    6c04:	19c9c83a 	sub	r4,r3,r7
    6c08:	2141002c 	andhi	r5,r4,1024
    6c0c:	283f5026 	beq	r5,zero,6950 <__alt_data_end+0xf0006950>
    6c10:	38c7c83a 	sub	r3,r7,r3
    6c14:	1023883a 	mov	r17,r2
    6c18:	003f1006 	br	685c <__alt_data_end+0xf000685c>
    6c1c:	38001b26 	beq	r7,zero,6c8c <__subsf3+0x494>
    6c20:	1806d0fa 	srli	r3,r3,3
    6c24:	1900102c 	andhi	r4,r3,64
    6c28:	20000526 	beq	r4,zero,6c40 <__subsf3+0x448>
    6c2c:	380ed0fa 	srli	r7,r7,3
    6c30:	3900102c 	andhi	r4,r7,64
    6c34:	2000021e 	bne	r4,zero,6c40 <__subsf3+0x448>
    6c38:	3807883a 	mov	r3,r7
    6c3c:	1023883a 	mov	r17,r2
    6c40:	180690fa 	slli	r3,r3,3
    6c44:	04003fc4 	movi	r16,255
    6c48:	003f0406 	br	685c <__alt_data_end+0xf000685c>
    6c4c:	3807883a 	mov	r3,r7
    6c50:	3021883a 	mov	r16,r6
    6c54:	003f0106 	br	685c <__alt_data_end+0xf000685c>
    6c58:	18001726 	beq	r3,zero,6cb8 <__subsf3+0x4c0>
    6c5c:	38000b26 	beq	r7,zero,6c8c <__subsf3+0x494>
    6c60:	1806d0fa 	srli	r3,r3,3
    6c64:	1900102c 	andhi	r4,r3,64
    6c68:	20000426 	beq	r4,zero,6c7c <__subsf3+0x484>
    6c6c:	380ed0fa 	srli	r7,r7,3
    6c70:	3900102c 	andhi	r4,r7,64
    6c74:	2000011e 	bne	r4,zero,6c7c <__subsf3+0x484>
    6c78:	3807883a 	mov	r3,r7
    6c7c:	180690fa 	slli	r3,r3,3
    6c80:	1023883a 	mov	r17,r2
    6c84:	04003fc4 	movi	r16,255
    6c88:	003ef406 	br	685c <__alt_data_end+0xf000685c>
    6c8c:	04003fc4 	movi	r16,255
    6c90:	003ef206 	br	685c <__alt_data_end+0xf000685c>
    6c94:	00c00044 	movi	r3,1
    6c98:	003f9606 	br	6af4 <__alt_data_end+0xf0006af4>
    6c9c:	000b883a 	mov	r5,zero
    6ca0:	0005883a 	mov	r2,zero
    6ca4:	003f3506 	br	697c <__alt_data_end+0xf000697c>
    6ca8:	01402034 	movhi	r5,128
    6cac:	297fffc4 	addi	r5,r5,-1
    6cb0:	0005883a 	mov	r2,zero
    6cb4:	003f2f06 	br	6974 <__alt_data_end+0xf0006974>
    6cb8:	3807883a 	mov	r3,r7
    6cbc:	04003fc4 	movi	r16,255
    6cc0:	003ee606 	br	685c <__alt_data_end+0xf000685c>
    6cc4:	3807883a 	mov	r3,r7
    6cc8:	003ee406 	br	685c <__alt_data_end+0xf000685c>
    6ccc:	00c00044 	movi	r3,1
    6cd0:	003fbd06 	br	6bc8 <__alt_data_end+0xf0006bc8>
    6cd4:	0005883a 	mov	r2,zero
    6cd8:	003f2806 	br	697c <__alt_data_end+0xf000697c>

00006cdc <__fixsfsi>:
    6cdc:	200ad5fa 	srli	r5,r4,23
    6ce0:	00c02034 	movhi	r3,128
    6ce4:	18ffffc4 	addi	r3,r3,-1
    6ce8:	29403fcc 	andi	r5,r5,255
    6cec:	00801f84 	movi	r2,126
    6cf0:	1906703a 	and	r3,r3,r4
    6cf4:	2008d7fa 	srli	r4,r4,31
    6cf8:	11400e0e 	bge	r2,r5,6d34 <__fixsfsi+0x58>
    6cfc:	00802744 	movi	r2,157
    6d00:	11400816 	blt	r2,r5,6d24 <__fixsfsi+0x48>
    6d04:	00802544 	movi	r2,149
    6d08:	18c02034 	orhi	r3,r3,128
    6d0c:	11400b0e 	bge	r2,r5,6d3c <__fixsfsi+0x60>
    6d10:	28bfda84 	addi	r2,r5,-150
    6d14:	1884983a 	sll	r2,r3,r2
    6d18:	20000726 	beq	r4,zero,6d38 <__fixsfsi+0x5c>
    6d1c:	0085c83a 	sub	r2,zero,r2
    6d20:	f800283a 	ret
    6d24:	00a00034 	movhi	r2,32768
    6d28:	10bfffc4 	addi	r2,r2,-1
    6d2c:	2085883a 	add	r2,r4,r2
    6d30:	f800283a 	ret
    6d34:	0005883a 	mov	r2,zero
    6d38:	f800283a 	ret
    6d3c:	00802584 	movi	r2,150
    6d40:	1145c83a 	sub	r2,r2,r5
    6d44:	1884d83a 	srl	r2,r3,r2
    6d48:	003ff306 	br	6d18 <__alt_data_end+0xf0006d18>

00006d4c <__floatsisf>:
    6d4c:	defffd04 	addi	sp,sp,-12
    6d50:	dfc00215 	stw	ra,8(sp)
    6d54:	dc400115 	stw	r17,4(sp)
    6d58:	dc000015 	stw	r16,0(sp)
    6d5c:	20003526 	beq	r4,zero,6e34 <__floatsisf+0xe8>
    6d60:	2021883a 	mov	r16,r4
    6d64:	2022d7fa 	srli	r17,r4,31
    6d68:	20003616 	blt	r4,zero,6e44 <__floatsisf+0xf8>
    6d6c:	8009883a 	mov	r4,r16
    6d70:	00084940 	call	8494 <__clzsi2>
    6d74:	00c02784 	movi	r3,158
    6d78:	1887c83a 	sub	r3,r3,r2
    6d7c:	01002584 	movi	r4,150
    6d80:	20c01416 	blt	r4,r3,6dd4 <__floatsisf+0x88>
    6d84:	20c9c83a 	sub	r4,r4,r3
    6d88:	8120983a 	sll	r16,r16,r4
    6d8c:	00802034 	movhi	r2,128
    6d90:	10bfffc4 	addi	r2,r2,-1
    6d94:	8809883a 	mov	r4,r17
    6d98:	80a0703a 	and	r16,r16,r2
    6d9c:	18803fcc 	andi	r2,r3,255
    6da0:	100695fa 	slli	r3,r2,23
    6da4:	20803fcc 	andi	r2,r4,255
    6da8:	100897fa 	slli	r4,r2,31
    6dac:	00802034 	movhi	r2,128
    6db0:	10bfffc4 	addi	r2,r2,-1
    6db4:	8084703a 	and	r2,r16,r2
    6db8:	10c4b03a 	or	r2,r2,r3
    6dbc:	1104b03a 	or	r2,r2,r4
    6dc0:	dfc00217 	ldw	ra,8(sp)
    6dc4:	dc400117 	ldw	r17,4(sp)
    6dc8:	dc000017 	ldw	r16,0(sp)
    6dcc:	dec00304 	addi	sp,sp,12
    6dd0:	f800283a 	ret
    6dd4:	01002644 	movi	r4,153
    6dd8:	20c01c16 	blt	r4,r3,6e4c <__floatsisf+0x100>
    6ddc:	20c9c83a 	sub	r4,r4,r3
    6de0:	8120983a 	sll	r16,r16,r4
    6de4:	013f0034 	movhi	r4,64512
    6de8:	213fffc4 	addi	r4,r4,-1
    6dec:	814001cc 	andi	r5,r16,7
    6df0:	8108703a 	and	r4,r16,r4
    6df4:	28000426 	beq	r5,zero,6e08 <__floatsisf+0xbc>
    6df8:	840003cc 	andi	r16,r16,15
    6dfc:	01400104 	movi	r5,4
    6e00:	81400126 	beq	r16,r5,6e08 <__floatsisf+0xbc>
    6e04:	2149883a 	add	r4,r4,r5
    6e08:	2141002c 	andhi	r5,r4,1024
    6e0c:	28000526 	beq	r5,zero,6e24 <__floatsisf+0xd8>
    6e10:	00c027c4 	movi	r3,159
    6e14:	1887c83a 	sub	r3,r3,r2
    6e18:	00bf0034 	movhi	r2,64512
    6e1c:	10bfffc4 	addi	r2,r2,-1
    6e20:	2088703a 	and	r4,r4,r2
    6e24:	202091ba 	slli	r16,r4,6
    6e28:	8809883a 	mov	r4,r17
    6e2c:	8020d27a 	srli	r16,r16,9
    6e30:	003fda06 	br	6d9c <__alt_data_end+0xf0006d9c>
    6e34:	0009883a 	mov	r4,zero
    6e38:	0007883a 	mov	r3,zero
    6e3c:	0021883a 	mov	r16,zero
    6e40:	003fd606 	br	6d9c <__alt_data_end+0xf0006d9c>
    6e44:	0121c83a 	sub	r16,zero,r4
    6e48:	003fc806 	br	6d6c <__alt_data_end+0xf0006d6c>
    6e4c:	01002e44 	movi	r4,185
    6e50:	20c9c83a 	sub	r4,r4,r3
    6e54:	01400144 	movi	r5,5
    6e58:	8108983a 	sll	r4,r16,r4
    6e5c:	288bc83a 	sub	r5,r5,r2
    6e60:	8160d83a 	srl	r16,r16,r5
    6e64:	2008c03a 	cmpne	r4,r4,zero
    6e68:	8120b03a 	or	r16,r16,r4
    6e6c:	003fdd06 	br	6de4 <__alt_data_end+0xf0006de4>

00006e70 <__floatunsisf>:
    6e70:	defffe04 	addi	sp,sp,-8
    6e74:	dfc00115 	stw	ra,4(sp)
    6e78:	dc000015 	stw	r16,0(sp)
    6e7c:	20002c26 	beq	r4,zero,6f30 <__floatunsisf+0xc0>
    6e80:	2021883a 	mov	r16,r4
    6e84:	00084940 	call	8494 <__clzsi2>
    6e88:	00c02784 	movi	r3,158
    6e8c:	1887c83a 	sub	r3,r3,r2
    6e90:	01002584 	movi	r4,150
    6e94:	20c00f16 	blt	r4,r3,6ed4 <__floatunsisf+0x64>
    6e98:	20c9c83a 	sub	r4,r4,r3
    6e9c:	8108983a 	sll	r4,r16,r4
    6ea0:	00802034 	movhi	r2,128
    6ea4:	10bfffc4 	addi	r2,r2,-1
    6ea8:	2088703a 	and	r4,r4,r2
    6eac:	18803fcc 	andi	r2,r3,255
    6eb0:	100695fa 	slli	r3,r2,23
    6eb4:	00802034 	movhi	r2,128
    6eb8:	10bfffc4 	addi	r2,r2,-1
    6ebc:	2084703a 	and	r2,r4,r2
    6ec0:	10c4b03a 	or	r2,r2,r3
    6ec4:	dfc00117 	ldw	ra,4(sp)
    6ec8:	dc000017 	ldw	r16,0(sp)
    6ecc:	dec00204 	addi	sp,sp,8
    6ed0:	f800283a 	ret
    6ed4:	01002644 	movi	r4,153
    6ed8:	20c01816 	blt	r4,r3,6f3c <__floatunsisf+0xcc>
    6edc:	20c9c83a 	sub	r4,r4,r3
    6ee0:	8108983a 	sll	r4,r16,r4
    6ee4:	017f0034 	movhi	r5,64512
    6ee8:	297fffc4 	addi	r5,r5,-1
    6eec:	218001cc 	andi	r6,r4,7
    6ef0:	214a703a 	and	r5,r4,r5
    6ef4:	30000426 	beq	r6,zero,6f08 <__floatunsisf+0x98>
    6ef8:	210003cc 	andi	r4,r4,15
    6efc:	01800104 	movi	r6,4
    6f00:	21800126 	beq	r4,r6,6f08 <__floatunsisf+0x98>
    6f04:	298b883a 	add	r5,r5,r6
    6f08:	2901002c 	andhi	r4,r5,1024
    6f0c:	20000526 	beq	r4,zero,6f24 <__floatunsisf+0xb4>
    6f10:	00c027c4 	movi	r3,159
    6f14:	1887c83a 	sub	r3,r3,r2
    6f18:	00bf0034 	movhi	r2,64512
    6f1c:	10bfffc4 	addi	r2,r2,-1
    6f20:	288a703a 	and	r5,r5,r2
    6f24:	280891ba 	slli	r4,r5,6
    6f28:	2008d27a 	srli	r4,r4,9
    6f2c:	003fdf06 	br	6eac <__alt_data_end+0xf0006eac>
    6f30:	0007883a 	mov	r3,zero
    6f34:	0009883a 	mov	r4,zero
    6f38:	003fdc06 	br	6eac <__alt_data_end+0xf0006eac>
    6f3c:	01402e44 	movi	r5,185
    6f40:	28cbc83a 	sub	r5,r5,r3
    6f44:	01000144 	movi	r4,5
    6f48:	2089c83a 	sub	r4,r4,r2
    6f4c:	814a983a 	sll	r5,r16,r5
    6f50:	8108d83a 	srl	r4,r16,r4
    6f54:	2820c03a 	cmpne	r16,r5,zero
    6f58:	2408b03a 	or	r4,r4,r16
    6f5c:	003fe106 	br	6ee4 <__alt_data_end+0xf0006ee4>

00006f60 <__divdf3>:
    6f60:	defff204 	addi	sp,sp,-56
    6f64:	dd400915 	stw	r21,36(sp)
    6f68:	282ad53a 	srli	r21,r5,20
    6f6c:	dd000815 	stw	r20,32(sp)
    6f70:	2828d7fa 	srli	r20,r5,31
    6f74:	dc000415 	stw	r16,16(sp)
    6f78:	04000434 	movhi	r16,16
    6f7c:	df000c15 	stw	fp,48(sp)
    6f80:	843fffc4 	addi	r16,r16,-1
    6f84:	dfc00d15 	stw	ra,52(sp)
    6f88:	ddc00b15 	stw	r23,44(sp)
    6f8c:	dd800a15 	stw	r22,40(sp)
    6f90:	dcc00715 	stw	r19,28(sp)
    6f94:	dc800615 	stw	r18,24(sp)
    6f98:	dc400515 	stw	r17,20(sp)
    6f9c:	ad41ffcc 	andi	r21,r21,2047
    6fa0:	2c20703a 	and	r16,r5,r16
    6fa4:	a7003fcc 	andi	fp,r20,255
    6fa8:	a8006126 	beq	r21,zero,7130 <__divdf3+0x1d0>
    6fac:	0081ffc4 	movi	r2,2047
    6fb0:	2025883a 	mov	r18,r4
    6fb4:	a8803726 	beq	r21,r2,7094 <__divdf3+0x134>
    6fb8:	80800434 	orhi	r2,r16,16
    6fbc:	100490fa 	slli	r2,r2,3
    6fc0:	2020d77a 	srli	r16,r4,29
    6fc4:	202490fa 	slli	r18,r4,3
    6fc8:	ad7f0044 	addi	r21,r21,-1023
    6fcc:	80a0b03a 	or	r16,r16,r2
    6fd0:	0027883a 	mov	r19,zero
    6fd4:	0013883a 	mov	r9,zero
    6fd8:	3804d53a 	srli	r2,r7,20
    6fdc:	382cd7fa 	srli	r22,r7,31
    6fe0:	04400434 	movhi	r17,16
    6fe4:	8c7fffc4 	addi	r17,r17,-1
    6fe8:	1081ffcc 	andi	r2,r2,2047
    6fec:	3011883a 	mov	r8,r6
    6ff0:	3c62703a 	and	r17,r7,r17
    6ff4:	b5c03fcc 	andi	r23,r22,255
    6ff8:	10006c26 	beq	r2,zero,71ac <__divdf3+0x24c>
    6ffc:	00c1ffc4 	movi	r3,2047
    7000:	10c06426 	beq	r2,r3,7194 <__divdf3+0x234>
    7004:	88c00434 	orhi	r3,r17,16
    7008:	180690fa 	slli	r3,r3,3
    700c:	3022d77a 	srli	r17,r6,29
    7010:	301090fa 	slli	r8,r6,3
    7014:	10bf0044 	addi	r2,r2,-1023
    7018:	88e2b03a 	or	r17,r17,r3
    701c:	000f883a 	mov	r7,zero
    7020:	a58cf03a 	xor	r6,r20,r22
    7024:	3cc8b03a 	or	r4,r7,r19
    7028:	a8abc83a 	sub	r21,r21,r2
    702c:	008003c4 	movi	r2,15
    7030:	3007883a 	mov	r3,r6
    7034:	34c03fcc 	andi	r19,r6,255
    7038:	11009036 	bltu	r2,r4,727c <__divdf3+0x31c>
    703c:	200890ba 	slli	r4,r4,2
    7040:	00800034 	movhi	r2,0
    7044:	109c1504 	addi	r2,r2,28756
    7048:	2089883a 	add	r4,r4,r2
    704c:	20800017 	ldw	r2,0(r4)
    7050:	1000683a 	jmp	r2
    7054:	0000727c 	xorhi	zero,zero,457
    7058:	000070cc 	andi	zero,zero,451
    705c:	0000726c 	andhi	zero,zero,457
    7060:	000070c0 	call	70c <vCoRoutineSchedule+0x3c>
    7064:	0000726c 	andhi	zero,zero,457
    7068:	00007240 	call	724 <vCoRoutineSchedule+0x54>
    706c:	0000726c 	andhi	zero,zero,457
    7070:	000070c0 	call	70c <vCoRoutineSchedule+0x3c>
    7074:	000070cc 	andi	zero,zero,451
    7078:	000070cc 	andi	zero,zero,451
    707c:	00007240 	call	724 <vCoRoutineSchedule+0x54>
    7080:	000070c0 	call	70c <vCoRoutineSchedule+0x3c>
    7084:	000070b0 	cmpltui	zero,zero,450
    7088:	000070b0 	cmpltui	zero,zero,450
    708c:	000070b0 	cmpltui	zero,zero,450
    7090:	00007560 	cmpeqi	zero,zero,469
    7094:	2404b03a 	or	r2,r4,r16
    7098:	1000661e 	bne	r2,zero,7234 <__divdf3+0x2d4>
    709c:	04c00204 	movi	r19,8
    70a0:	0021883a 	mov	r16,zero
    70a4:	0025883a 	mov	r18,zero
    70a8:	02400084 	movi	r9,2
    70ac:	003fca06 	br	6fd8 <__alt_data_end+0xf0006fd8>
    70b0:	8023883a 	mov	r17,r16
    70b4:	9011883a 	mov	r8,r18
    70b8:	e02f883a 	mov	r23,fp
    70bc:	480f883a 	mov	r7,r9
    70c0:	00800084 	movi	r2,2
    70c4:	3881311e 	bne	r7,r2,758c <__divdf3+0x62c>
    70c8:	b827883a 	mov	r19,r23
    70cc:	98c0004c 	andi	r3,r19,1
    70d0:	0081ffc4 	movi	r2,2047
    70d4:	000b883a 	mov	r5,zero
    70d8:	0025883a 	mov	r18,zero
    70dc:	1004953a 	slli	r2,r2,20
    70e0:	18c03fcc 	andi	r3,r3,255
    70e4:	04400434 	movhi	r17,16
    70e8:	8c7fffc4 	addi	r17,r17,-1
    70ec:	180697fa 	slli	r3,r3,31
    70f0:	2c4a703a 	and	r5,r5,r17
    70f4:	288ab03a 	or	r5,r5,r2
    70f8:	28c6b03a 	or	r3,r5,r3
    70fc:	9005883a 	mov	r2,r18
    7100:	dfc00d17 	ldw	ra,52(sp)
    7104:	df000c17 	ldw	fp,48(sp)
    7108:	ddc00b17 	ldw	r23,44(sp)
    710c:	dd800a17 	ldw	r22,40(sp)
    7110:	dd400917 	ldw	r21,36(sp)
    7114:	dd000817 	ldw	r20,32(sp)
    7118:	dcc00717 	ldw	r19,28(sp)
    711c:	dc800617 	ldw	r18,24(sp)
    7120:	dc400517 	ldw	r17,20(sp)
    7124:	dc000417 	ldw	r16,16(sp)
    7128:	dec00e04 	addi	sp,sp,56
    712c:	f800283a 	ret
    7130:	2404b03a 	or	r2,r4,r16
    7134:	2027883a 	mov	r19,r4
    7138:	10003926 	beq	r2,zero,7220 <__divdf3+0x2c0>
    713c:	80012e26 	beq	r16,zero,75f8 <__divdf3+0x698>
    7140:	8009883a 	mov	r4,r16
    7144:	d9800315 	stw	r6,12(sp)
    7148:	d9c00215 	stw	r7,8(sp)
    714c:	00084940 	call	8494 <__clzsi2>
    7150:	d9800317 	ldw	r6,12(sp)
    7154:	d9c00217 	ldw	r7,8(sp)
    7158:	113ffd44 	addi	r4,r2,-11
    715c:	00c00704 	movi	r3,28
    7160:	19012116 	blt	r3,r4,75e8 <__divdf3+0x688>
    7164:	00c00744 	movi	r3,29
    7168:	147ffe04 	addi	r17,r2,-8
    716c:	1907c83a 	sub	r3,r3,r4
    7170:	8460983a 	sll	r16,r16,r17
    7174:	98c6d83a 	srl	r3,r19,r3
    7178:	9c64983a 	sll	r18,r19,r17
    717c:	1c20b03a 	or	r16,r3,r16
    7180:	1080fcc4 	addi	r2,r2,1011
    7184:	00abc83a 	sub	r21,zero,r2
    7188:	0027883a 	mov	r19,zero
    718c:	0013883a 	mov	r9,zero
    7190:	003f9106 	br	6fd8 <__alt_data_end+0xf0006fd8>
    7194:	3446b03a 	or	r3,r6,r17
    7198:	18001f1e 	bne	r3,zero,7218 <__divdf3+0x2b8>
    719c:	0023883a 	mov	r17,zero
    71a0:	0011883a 	mov	r8,zero
    71a4:	01c00084 	movi	r7,2
    71a8:	003f9d06 	br	7020 <__alt_data_end+0xf0007020>
    71ac:	3446b03a 	or	r3,r6,r17
    71b0:	18001526 	beq	r3,zero,7208 <__divdf3+0x2a8>
    71b4:	88011b26 	beq	r17,zero,7624 <__divdf3+0x6c4>
    71b8:	8809883a 	mov	r4,r17
    71bc:	d9800315 	stw	r6,12(sp)
    71c0:	da400115 	stw	r9,4(sp)
    71c4:	00084940 	call	8494 <__clzsi2>
    71c8:	d9800317 	ldw	r6,12(sp)
    71cc:	da400117 	ldw	r9,4(sp)
    71d0:	113ffd44 	addi	r4,r2,-11
    71d4:	00c00704 	movi	r3,28
    71d8:	19010e16 	blt	r3,r4,7614 <__divdf3+0x6b4>
    71dc:	00c00744 	movi	r3,29
    71e0:	123ffe04 	addi	r8,r2,-8
    71e4:	1907c83a 	sub	r3,r3,r4
    71e8:	8a22983a 	sll	r17,r17,r8
    71ec:	30c6d83a 	srl	r3,r6,r3
    71f0:	3210983a 	sll	r8,r6,r8
    71f4:	1c62b03a 	or	r17,r3,r17
    71f8:	1080fcc4 	addi	r2,r2,1011
    71fc:	0085c83a 	sub	r2,zero,r2
    7200:	000f883a 	mov	r7,zero
    7204:	003f8606 	br	7020 <__alt_data_end+0xf0007020>
    7208:	0023883a 	mov	r17,zero
    720c:	0011883a 	mov	r8,zero
    7210:	01c00044 	movi	r7,1
    7214:	003f8206 	br	7020 <__alt_data_end+0xf0007020>
    7218:	01c000c4 	movi	r7,3
    721c:	003f8006 	br	7020 <__alt_data_end+0xf0007020>
    7220:	04c00104 	movi	r19,4
    7224:	0021883a 	mov	r16,zero
    7228:	0025883a 	mov	r18,zero
    722c:	02400044 	movi	r9,1
    7230:	003f6906 	br	6fd8 <__alt_data_end+0xf0006fd8>
    7234:	04c00304 	movi	r19,12
    7238:	024000c4 	movi	r9,3
    723c:	003f6606 	br	6fd8 <__alt_data_end+0xf0006fd8>
    7240:	01400434 	movhi	r5,16
    7244:	0007883a 	mov	r3,zero
    7248:	297fffc4 	addi	r5,r5,-1
    724c:	04bfffc4 	movi	r18,-1
    7250:	0081ffc4 	movi	r2,2047
    7254:	003fa106 	br	70dc <__alt_data_end+0xf00070dc>
    7258:	00c00044 	movi	r3,1
    725c:	1887c83a 	sub	r3,r3,r2
    7260:	01000e04 	movi	r4,56
    7264:	20c1210e 	bge	r4,r3,76ec <__divdf3+0x78c>
    7268:	98c0004c 	andi	r3,r19,1
    726c:	0005883a 	mov	r2,zero
    7270:	000b883a 	mov	r5,zero
    7274:	0025883a 	mov	r18,zero
    7278:	003f9806 	br	70dc <__alt_data_end+0xf00070dc>
    727c:	8c00fd36 	bltu	r17,r16,7674 <__divdf3+0x714>
    7280:	8440fb26 	beq	r16,r17,7670 <__divdf3+0x710>
    7284:	8007883a 	mov	r3,r16
    7288:	ad7fffc4 	addi	r21,r21,-1
    728c:	0021883a 	mov	r16,zero
    7290:	4004d63a 	srli	r2,r8,24
    7294:	8822923a 	slli	r17,r17,8
    7298:	1809883a 	mov	r4,r3
    729c:	402c923a 	slli	r22,r8,8
    72a0:	88b8b03a 	or	fp,r17,r2
    72a4:	e028d43a 	srli	r20,fp,16
    72a8:	d8c00015 	stw	r3,0(sp)
    72ac:	e5ffffcc 	andi	r23,fp,65535
    72b0:	a00b883a 	mov	r5,r20
    72b4:	00085f00 	call	85f0 <__udivsi3>
    72b8:	d8c00017 	ldw	r3,0(sp)
    72bc:	a00b883a 	mov	r5,r20
    72c0:	d8800315 	stw	r2,12(sp)
    72c4:	1809883a 	mov	r4,r3
    72c8:	00086540 	call	8654 <__umodsi3>
    72cc:	d9800317 	ldw	r6,12(sp)
    72d0:	1006943a 	slli	r3,r2,16
    72d4:	9004d43a 	srli	r2,r18,16
    72d8:	b9a3383a 	mul	r17,r23,r6
    72dc:	10c4b03a 	or	r2,r2,r3
    72e0:	1440062e 	bgeu	r2,r17,72fc <__divdf3+0x39c>
    72e4:	1705883a 	add	r2,r2,fp
    72e8:	30ffffc4 	addi	r3,r6,-1
    72ec:	1700ee36 	bltu	r2,fp,76a8 <__divdf3+0x748>
    72f0:	1440ed2e 	bgeu	r2,r17,76a8 <__divdf3+0x748>
    72f4:	31bfff84 	addi	r6,r6,-2
    72f8:	1705883a 	add	r2,r2,fp
    72fc:	1463c83a 	sub	r17,r2,r17
    7300:	a00b883a 	mov	r5,r20
    7304:	8809883a 	mov	r4,r17
    7308:	d9800315 	stw	r6,12(sp)
    730c:	00085f00 	call	85f0 <__udivsi3>
    7310:	a00b883a 	mov	r5,r20
    7314:	8809883a 	mov	r4,r17
    7318:	d8800215 	stw	r2,8(sp)
    731c:	00086540 	call	8654 <__umodsi3>
    7320:	d9c00217 	ldw	r7,8(sp)
    7324:	1004943a 	slli	r2,r2,16
    7328:	94bfffcc 	andi	r18,r18,65535
    732c:	b9d1383a 	mul	r8,r23,r7
    7330:	90a4b03a 	or	r18,r18,r2
    7334:	d9800317 	ldw	r6,12(sp)
    7338:	9200062e 	bgeu	r18,r8,7354 <__divdf3+0x3f4>
    733c:	9725883a 	add	r18,r18,fp
    7340:	38bfffc4 	addi	r2,r7,-1
    7344:	9700d636 	bltu	r18,fp,76a0 <__divdf3+0x740>
    7348:	9200d52e 	bgeu	r18,r8,76a0 <__divdf3+0x740>
    734c:	39ffff84 	addi	r7,r7,-2
    7350:	9725883a 	add	r18,r18,fp
    7354:	3004943a 	slli	r2,r6,16
    7358:	b012d43a 	srli	r9,r22,16
    735c:	b1bfffcc 	andi	r6,r22,65535
    7360:	11e2b03a 	or	r17,r2,r7
    7364:	8806d43a 	srli	r3,r17,16
    7368:	893fffcc 	andi	r4,r17,65535
    736c:	218b383a 	mul	r5,r4,r6
    7370:	30c5383a 	mul	r2,r6,r3
    7374:	2249383a 	mul	r4,r4,r9
    7378:	280ed43a 	srli	r7,r5,16
    737c:	9225c83a 	sub	r18,r18,r8
    7380:	2089883a 	add	r4,r4,r2
    7384:	3909883a 	add	r4,r7,r4
    7388:	1a47383a 	mul	r3,r3,r9
    738c:	2080022e 	bgeu	r4,r2,7398 <__divdf3+0x438>
    7390:	00800074 	movhi	r2,1
    7394:	1887883a 	add	r3,r3,r2
    7398:	2004d43a 	srli	r2,r4,16
    739c:	2008943a 	slli	r4,r4,16
    73a0:	297fffcc 	andi	r5,r5,65535
    73a4:	10c7883a 	add	r3,r2,r3
    73a8:	2149883a 	add	r4,r4,r5
    73ac:	90c0a536 	bltu	r18,r3,7644 <__divdf3+0x6e4>
    73b0:	90c0bf26 	beq	r18,r3,76b0 <__divdf3+0x750>
    73b4:	90c7c83a 	sub	r3,r18,r3
    73b8:	810fc83a 	sub	r7,r16,r4
    73bc:	81e5803a 	cmpltu	r18,r16,r7
    73c0:	1ca5c83a 	sub	r18,r3,r18
    73c4:	e480c126 	beq	fp,r18,76cc <__divdf3+0x76c>
    73c8:	a00b883a 	mov	r5,r20
    73cc:	9009883a 	mov	r4,r18
    73d0:	d9800315 	stw	r6,12(sp)
    73d4:	d9c00215 	stw	r7,8(sp)
    73d8:	da400115 	stw	r9,4(sp)
    73dc:	00085f00 	call	85f0 <__udivsi3>
    73e0:	a00b883a 	mov	r5,r20
    73e4:	9009883a 	mov	r4,r18
    73e8:	d8800015 	stw	r2,0(sp)
    73ec:	00086540 	call	8654 <__umodsi3>
    73f0:	d9c00217 	ldw	r7,8(sp)
    73f4:	da000017 	ldw	r8,0(sp)
    73f8:	1006943a 	slli	r3,r2,16
    73fc:	3804d43a 	srli	r2,r7,16
    7400:	ba21383a 	mul	r16,r23,r8
    7404:	d9800317 	ldw	r6,12(sp)
    7408:	10c4b03a 	or	r2,r2,r3
    740c:	da400117 	ldw	r9,4(sp)
    7410:	1400062e 	bgeu	r2,r16,742c <__divdf3+0x4cc>
    7414:	1705883a 	add	r2,r2,fp
    7418:	40ffffc4 	addi	r3,r8,-1
    741c:	1700ad36 	bltu	r2,fp,76d4 <__divdf3+0x774>
    7420:	1400ac2e 	bgeu	r2,r16,76d4 <__divdf3+0x774>
    7424:	423fff84 	addi	r8,r8,-2
    7428:	1705883a 	add	r2,r2,fp
    742c:	1421c83a 	sub	r16,r2,r16
    7430:	a00b883a 	mov	r5,r20
    7434:	8009883a 	mov	r4,r16
    7438:	d9800315 	stw	r6,12(sp)
    743c:	d9c00215 	stw	r7,8(sp)
    7440:	da000015 	stw	r8,0(sp)
    7444:	da400115 	stw	r9,4(sp)
    7448:	00085f00 	call	85f0 <__udivsi3>
    744c:	8009883a 	mov	r4,r16
    7450:	a00b883a 	mov	r5,r20
    7454:	1025883a 	mov	r18,r2
    7458:	00086540 	call	8654 <__umodsi3>
    745c:	d9c00217 	ldw	r7,8(sp)
    7460:	1004943a 	slli	r2,r2,16
    7464:	bcaf383a 	mul	r23,r23,r18
    7468:	393fffcc 	andi	r4,r7,65535
    746c:	2088b03a 	or	r4,r4,r2
    7470:	d9800317 	ldw	r6,12(sp)
    7474:	da000017 	ldw	r8,0(sp)
    7478:	da400117 	ldw	r9,4(sp)
    747c:	25c0062e 	bgeu	r4,r23,7498 <__divdf3+0x538>
    7480:	2709883a 	add	r4,r4,fp
    7484:	90bfffc4 	addi	r2,r18,-1
    7488:	27009436 	bltu	r4,fp,76dc <__divdf3+0x77c>
    748c:	25c0932e 	bgeu	r4,r23,76dc <__divdf3+0x77c>
    7490:	94bfff84 	addi	r18,r18,-2
    7494:	2709883a 	add	r4,r4,fp
    7498:	4004943a 	slli	r2,r8,16
    749c:	25efc83a 	sub	r23,r4,r23
    74a0:	1490b03a 	or	r8,r2,r18
    74a4:	4008d43a 	srli	r4,r8,16
    74a8:	40ffffcc 	andi	r3,r8,65535
    74ac:	30c5383a 	mul	r2,r6,r3
    74b0:	1a47383a 	mul	r3,r3,r9
    74b4:	310d383a 	mul	r6,r6,r4
    74b8:	100ad43a 	srli	r5,r2,16
    74bc:	4913383a 	mul	r9,r9,r4
    74c0:	1987883a 	add	r3,r3,r6
    74c4:	28c7883a 	add	r3,r5,r3
    74c8:	1980022e 	bgeu	r3,r6,74d4 <__divdf3+0x574>
    74cc:	01000074 	movhi	r4,1
    74d0:	4913883a 	add	r9,r9,r4
    74d4:	1808d43a 	srli	r4,r3,16
    74d8:	1806943a 	slli	r3,r3,16
    74dc:	10bfffcc 	andi	r2,r2,65535
    74e0:	2253883a 	add	r9,r4,r9
    74e4:	1887883a 	add	r3,r3,r2
    74e8:	ba403836 	bltu	r23,r9,75cc <__divdf3+0x66c>
    74ec:	ba403626 	beq	r23,r9,75c8 <__divdf3+0x668>
    74f0:	42000054 	ori	r8,r8,1
    74f4:	a880ffc4 	addi	r2,r21,1023
    74f8:	00bf570e 	bge	zero,r2,7258 <__alt_data_end+0xf0007258>
    74fc:	40c001cc 	andi	r3,r8,7
    7500:	18000726 	beq	r3,zero,7520 <__divdf3+0x5c0>
    7504:	40c003cc 	andi	r3,r8,15
    7508:	01000104 	movi	r4,4
    750c:	19000426 	beq	r3,r4,7520 <__divdf3+0x5c0>
    7510:	4107883a 	add	r3,r8,r4
    7514:	1a11803a 	cmpltu	r8,r3,r8
    7518:	8a23883a 	add	r17,r17,r8
    751c:	1811883a 	mov	r8,r3
    7520:	88c0402c 	andhi	r3,r17,256
    7524:	18000426 	beq	r3,zero,7538 <__divdf3+0x5d8>
    7528:	00ffc034 	movhi	r3,65280
    752c:	18ffffc4 	addi	r3,r3,-1
    7530:	a8810004 	addi	r2,r21,1024
    7534:	88e2703a 	and	r17,r17,r3
    7538:	00c1ff84 	movi	r3,2046
    753c:	18bee316 	blt	r3,r2,70cc <__alt_data_end+0xf00070cc>
    7540:	8824977a 	slli	r18,r17,29
    7544:	4010d0fa 	srli	r8,r8,3
    7548:	8822927a 	slli	r17,r17,9
    754c:	1081ffcc 	andi	r2,r2,2047
    7550:	9224b03a 	or	r18,r18,r8
    7554:	880ad33a 	srli	r5,r17,12
    7558:	98c0004c 	andi	r3,r19,1
    755c:	003edf06 	br	70dc <__alt_data_end+0xf00070dc>
    7560:	8080022c 	andhi	r2,r16,8
    7564:	10001226 	beq	r2,zero,75b0 <__divdf3+0x650>
    7568:	8880022c 	andhi	r2,r17,8
    756c:	1000101e 	bne	r2,zero,75b0 <__divdf3+0x650>
    7570:	00800434 	movhi	r2,16
    7574:	89400234 	orhi	r5,r17,8
    7578:	10bfffc4 	addi	r2,r2,-1
    757c:	b007883a 	mov	r3,r22
    7580:	288a703a 	and	r5,r5,r2
    7584:	4025883a 	mov	r18,r8
    7588:	003f3106 	br	7250 <__alt_data_end+0xf0007250>
    758c:	008000c4 	movi	r2,3
    7590:	3880a626 	beq	r7,r2,782c <__divdf3+0x8cc>
    7594:	00800044 	movi	r2,1
    7598:	3880521e 	bne	r7,r2,76e4 <__divdf3+0x784>
    759c:	b807883a 	mov	r3,r23
    75a0:	0005883a 	mov	r2,zero
    75a4:	000b883a 	mov	r5,zero
    75a8:	0025883a 	mov	r18,zero
    75ac:	003ecb06 	br	70dc <__alt_data_end+0xf00070dc>
    75b0:	00800434 	movhi	r2,16
    75b4:	81400234 	orhi	r5,r16,8
    75b8:	10bfffc4 	addi	r2,r2,-1
    75bc:	a007883a 	mov	r3,r20
    75c0:	288a703a 	and	r5,r5,r2
    75c4:	003f2206 	br	7250 <__alt_data_end+0xf0007250>
    75c8:	183fca26 	beq	r3,zero,74f4 <__alt_data_end+0xf00074f4>
    75cc:	e5ef883a 	add	r23,fp,r23
    75d0:	40bfffc4 	addi	r2,r8,-1
    75d4:	bf00392e 	bgeu	r23,fp,76bc <__divdf3+0x75c>
    75d8:	1011883a 	mov	r8,r2
    75dc:	ba7fc41e 	bne	r23,r9,74f0 <__alt_data_end+0xf00074f0>
    75e0:	b0ffc31e 	bne	r22,r3,74f0 <__alt_data_end+0xf00074f0>
    75e4:	003fc306 	br	74f4 <__alt_data_end+0xf00074f4>
    75e8:	143ff604 	addi	r16,r2,-40
    75ec:	9c20983a 	sll	r16,r19,r16
    75f0:	0025883a 	mov	r18,zero
    75f4:	003ee206 	br	7180 <__alt_data_end+0xf0007180>
    75f8:	d9800315 	stw	r6,12(sp)
    75fc:	d9c00215 	stw	r7,8(sp)
    7600:	00084940 	call	8494 <__clzsi2>
    7604:	10800804 	addi	r2,r2,32
    7608:	d9c00217 	ldw	r7,8(sp)
    760c:	d9800317 	ldw	r6,12(sp)
    7610:	003ed106 	br	7158 <__alt_data_end+0xf0007158>
    7614:	147ff604 	addi	r17,r2,-40
    7618:	3462983a 	sll	r17,r6,r17
    761c:	0011883a 	mov	r8,zero
    7620:	003ef506 	br	71f8 <__alt_data_end+0xf00071f8>
    7624:	3009883a 	mov	r4,r6
    7628:	d9800315 	stw	r6,12(sp)
    762c:	da400115 	stw	r9,4(sp)
    7630:	00084940 	call	8494 <__clzsi2>
    7634:	10800804 	addi	r2,r2,32
    7638:	da400117 	ldw	r9,4(sp)
    763c:	d9800317 	ldw	r6,12(sp)
    7640:	003ee306 	br	71d0 <__alt_data_end+0xf00071d0>
    7644:	85a1883a 	add	r16,r16,r22
    7648:	8585803a 	cmpltu	r2,r16,r22
    764c:	1705883a 	add	r2,r2,fp
    7650:	14a5883a 	add	r18,r2,r18
    7654:	88bfffc4 	addi	r2,r17,-1
    7658:	e4800c2e 	bgeu	fp,r18,768c <__divdf3+0x72c>
    765c:	90c03e36 	bltu	r18,r3,7758 <__divdf3+0x7f8>
    7660:	1c806926 	beq	r3,r18,7808 <__divdf3+0x8a8>
    7664:	90c7c83a 	sub	r3,r18,r3
    7668:	1023883a 	mov	r17,r2
    766c:	003f5206 	br	73b8 <__alt_data_end+0xf00073b8>
    7670:	923f0436 	bltu	r18,r8,7284 <__alt_data_end+0xf0007284>
    7674:	800897fa 	slli	r4,r16,31
    7678:	9004d07a 	srli	r2,r18,1
    767c:	8006d07a 	srli	r3,r16,1
    7680:	902097fa 	slli	r16,r18,31
    7684:	20a4b03a 	or	r18,r4,r2
    7688:	003f0106 	br	7290 <__alt_data_end+0xf0007290>
    768c:	e4bff51e 	bne	fp,r18,7664 <__alt_data_end+0xf0007664>
    7690:	85bff22e 	bgeu	r16,r22,765c <__alt_data_end+0xf000765c>
    7694:	e0c7c83a 	sub	r3,fp,r3
    7698:	1023883a 	mov	r17,r2
    769c:	003f4606 	br	73b8 <__alt_data_end+0xf00073b8>
    76a0:	100f883a 	mov	r7,r2
    76a4:	003f2b06 	br	7354 <__alt_data_end+0xf0007354>
    76a8:	180d883a 	mov	r6,r3
    76ac:	003f1306 	br	72fc <__alt_data_end+0xf00072fc>
    76b0:	813fe436 	bltu	r16,r4,7644 <__alt_data_end+0xf0007644>
    76b4:	0007883a 	mov	r3,zero
    76b8:	003f3f06 	br	73b8 <__alt_data_end+0xf00073b8>
    76bc:	ba402c36 	bltu	r23,r9,7770 <__divdf3+0x810>
    76c0:	4dc05426 	beq	r9,r23,7814 <__divdf3+0x8b4>
    76c4:	1011883a 	mov	r8,r2
    76c8:	003f8906 	br	74f0 <__alt_data_end+0xf00074f0>
    76cc:	023fffc4 	movi	r8,-1
    76d0:	003f8806 	br	74f4 <__alt_data_end+0xf00074f4>
    76d4:	1811883a 	mov	r8,r3
    76d8:	003f5406 	br	742c <__alt_data_end+0xf000742c>
    76dc:	1025883a 	mov	r18,r2
    76e0:	003f6d06 	br	7498 <__alt_data_end+0xf0007498>
    76e4:	b827883a 	mov	r19,r23
    76e8:	003f8206 	br	74f4 <__alt_data_end+0xf00074f4>
    76ec:	010007c4 	movi	r4,31
    76f0:	20c02616 	blt	r4,r3,778c <__divdf3+0x82c>
    76f4:	00800804 	movi	r2,32
    76f8:	10c5c83a 	sub	r2,r2,r3
    76fc:	888a983a 	sll	r5,r17,r2
    7700:	40c8d83a 	srl	r4,r8,r3
    7704:	4084983a 	sll	r2,r8,r2
    7708:	88e2d83a 	srl	r17,r17,r3
    770c:	2906b03a 	or	r3,r5,r4
    7710:	1004c03a 	cmpne	r2,r2,zero
    7714:	1886b03a 	or	r3,r3,r2
    7718:	188001cc 	andi	r2,r3,7
    771c:	10000726 	beq	r2,zero,773c <__divdf3+0x7dc>
    7720:	188003cc 	andi	r2,r3,15
    7724:	01000104 	movi	r4,4
    7728:	11000426 	beq	r2,r4,773c <__divdf3+0x7dc>
    772c:	1805883a 	mov	r2,r3
    7730:	10c00104 	addi	r3,r2,4
    7734:	1885803a 	cmpltu	r2,r3,r2
    7738:	88a3883a 	add	r17,r17,r2
    773c:	8880202c 	andhi	r2,r17,128
    7740:	10002726 	beq	r2,zero,77e0 <__divdf3+0x880>
    7744:	98c0004c 	andi	r3,r19,1
    7748:	00800044 	movi	r2,1
    774c:	000b883a 	mov	r5,zero
    7750:	0025883a 	mov	r18,zero
    7754:	003e6106 	br	70dc <__alt_data_end+0xf00070dc>
    7758:	85a1883a 	add	r16,r16,r22
    775c:	8585803a 	cmpltu	r2,r16,r22
    7760:	1705883a 	add	r2,r2,fp
    7764:	14a5883a 	add	r18,r2,r18
    7768:	8c7fff84 	addi	r17,r17,-2
    776c:	003f1106 	br	73b4 <__alt_data_end+0xf00073b4>
    7770:	b589883a 	add	r4,r22,r22
    7774:	25ad803a 	cmpltu	r22,r4,r22
    7778:	b739883a 	add	fp,r22,fp
    777c:	40bfff84 	addi	r2,r8,-2
    7780:	bf2f883a 	add	r23,r23,fp
    7784:	202d883a 	mov	r22,r4
    7788:	003f9306 	br	75d8 <__alt_data_end+0xf00075d8>
    778c:	013ff844 	movi	r4,-31
    7790:	2085c83a 	sub	r2,r4,r2
    7794:	8888d83a 	srl	r4,r17,r2
    7798:	00800804 	movi	r2,32
    779c:	18802126 	beq	r3,r2,7824 <__divdf3+0x8c4>
    77a0:	00801004 	movi	r2,64
    77a4:	10c5c83a 	sub	r2,r2,r3
    77a8:	8884983a 	sll	r2,r17,r2
    77ac:	1204b03a 	or	r2,r2,r8
    77b0:	1004c03a 	cmpne	r2,r2,zero
    77b4:	2084b03a 	or	r2,r4,r2
    77b8:	144001cc 	andi	r17,r2,7
    77bc:	88000d1e 	bne	r17,zero,77f4 <__divdf3+0x894>
    77c0:	000b883a 	mov	r5,zero
    77c4:	1024d0fa 	srli	r18,r2,3
    77c8:	98c0004c 	andi	r3,r19,1
    77cc:	0005883a 	mov	r2,zero
    77d0:	9464b03a 	or	r18,r18,r17
    77d4:	003e4106 	br	70dc <__alt_data_end+0xf00070dc>
    77d8:	1007883a 	mov	r3,r2
    77dc:	0023883a 	mov	r17,zero
    77e0:	880a927a 	slli	r5,r17,9
    77e4:	1805883a 	mov	r2,r3
    77e8:	8822977a 	slli	r17,r17,29
    77ec:	280ad33a 	srli	r5,r5,12
    77f0:	003ff406 	br	77c4 <__alt_data_end+0xf00077c4>
    77f4:	10c003cc 	andi	r3,r2,15
    77f8:	01000104 	movi	r4,4
    77fc:	193ff626 	beq	r3,r4,77d8 <__alt_data_end+0xf00077d8>
    7800:	0023883a 	mov	r17,zero
    7804:	003fca06 	br	7730 <__alt_data_end+0xf0007730>
    7808:	813fd336 	bltu	r16,r4,7758 <__alt_data_end+0xf0007758>
    780c:	1023883a 	mov	r17,r2
    7810:	003fa806 	br	76b4 <__alt_data_end+0xf00076b4>
    7814:	b0ffd636 	bltu	r22,r3,7770 <__alt_data_end+0xf0007770>
    7818:	1011883a 	mov	r8,r2
    781c:	b0ff341e 	bne	r22,r3,74f0 <__alt_data_end+0xf00074f0>
    7820:	003f3406 	br	74f4 <__alt_data_end+0xf00074f4>
    7824:	0005883a 	mov	r2,zero
    7828:	003fe006 	br	77ac <__alt_data_end+0xf00077ac>
    782c:	00800434 	movhi	r2,16
    7830:	89400234 	orhi	r5,r17,8
    7834:	10bfffc4 	addi	r2,r2,-1
    7838:	b807883a 	mov	r3,r23
    783c:	288a703a 	and	r5,r5,r2
    7840:	4025883a 	mov	r18,r8
    7844:	003e8206 	br	7250 <__alt_data_end+0xf0007250>

00007848 <__eqdf2>:
    7848:	2804d53a 	srli	r2,r5,20
    784c:	3806d53a 	srli	r3,r7,20
    7850:	02000434 	movhi	r8,16
    7854:	423fffc4 	addi	r8,r8,-1
    7858:	1081ffcc 	andi	r2,r2,2047
    785c:	0281ffc4 	movi	r10,2047
    7860:	2a12703a 	and	r9,r5,r8
    7864:	18c1ffcc 	andi	r3,r3,2047
    7868:	3a10703a 	and	r8,r7,r8
    786c:	280ad7fa 	srli	r5,r5,31
    7870:	380ed7fa 	srli	r7,r7,31
    7874:	12801026 	beq	r2,r10,78b8 <__eqdf2+0x70>
    7878:	0281ffc4 	movi	r10,2047
    787c:	1a800a26 	beq	r3,r10,78a8 <__eqdf2+0x60>
    7880:	10c00226 	beq	r2,r3,788c <__eqdf2+0x44>
    7884:	00800044 	movi	r2,1
    7888:	f800283a 	ret
    788c:	4a3ffd1e 	bne	r9,r8,7884 <__alt_data_end+0xf0007884>
    7890:	21bffc1e 	bne	r4,r6,7884 <__alt_data_end+0xf0007884>
    7894:	29c00c26 	beq	r5,r7,78c8 <__eqdf2+0x80>
    7898:	103ffa1e 	bne	r2,zero,7884 <__alt_data_end+0xf0007884>
    789c:	2244b03a 	or	r2,r4,r9
    78a0:	1004c03a 	cmpne	r2,r2,zero
    78a4:	f800283a 	ret
    78a8:	3214b03a 	or	r10,r6,r8
    78ac:	503ff426 	beq	r10,zero,7880 <__alt_data_end+0xf0007880>
    78b0:	00800044 	movi	r2,1
    78b4:	f800283a 	ret
    78b8:	2254b03a 	or	r10,r4,r9
    78bc:	503fee26 	beq	r10,zero,7878 <__alt_data_end+0xf0007878>
    78c0:	00800044 	movi	r2,1
    78c4:	f800283a 	ret
    78c8:	0005883a 	mov	r2,zero
    78cc:	f800283a 	ret

000078d0 <__gedf2>:
    78d0:	2804d53a 	srli	r2,r5,20
    78d4:	3806d53a 	srli	r3,r7,20
    78d8:	02000434 	movhi	r8,16
    78dc:	423fffc4 	addi	r8,r8,-1
    78e0:	1081ffcc 	andi	r2,r2,2047
    78e4:	0241ffc4 	movi	r9,2047
    78e8:	2a14703a 	and	r10,r5,r8
    78ec:	18c1ffcc 	andi	r3,r3,2047
    78f0:	3a10703a 	and	r8,r7,r8
    78f4:	280ad7fa 	srli	r5,r5,31
    78f8:	380ed7fa 	srli	r7,r7,31
    78fc:	12401d26 	beq	r2,r9,7974 <__gedf2+0xa4>
    7900:	0241ffc4 	movi	r9,2047
    7904:	1a401226 	beq	r3,r9,7950 <__gedf2+0x80>
    7908:	1000081e 	bne	r2,zero,792c <__gedf2+0x5c>
    790c:	2296b03a 	or	r11,r4,r10
    7910:	5813003a 	cmpeq	r9,r11,zero
    7914:	1800091e 	bne	r3,zero,793c <__gedf2+0x6c>
    7918:	3218b03a 	or	r12,r6,r8
    791c:	6000071e 	bne	r12,zero,793c <__gedf2+0x6c>
    7920:	0005883a 	mov	r2,zero
    7924:	5800101e 	bne	r11,zero,7968 <__gedf2+0x98>
    7928:	f800283a 	ret
    792c:	18000c1e 	bne	r3,zero,7960 <__gedf2+0x90>
    7930:	3212b03a 	or	r9,r6,r8
    7934:	48000c26 	beq	r9,zero,7968 <__gedf2+0x98>
    7938:	0013883a 	mov	r9,zero
    793c:	39c03fcc 	andi	r7,r7,255
    7940:	48000826 	beq	r9,zero,7964 <__gedf2+0x94>
    7944:	38000926 	beq	r7,zero,796c <__gedf2+0x9c>
    7948:	00800044 	movi	r2,1
    794c:	f800283a 	ret
    7950:	3212b03a 	or	r9,r6,r8
    7954:	483fec26 	beq	r9,zero,7908 <__alt_data_end+0xf0007908>
    7958:	00bfff84 	movi	r2,-2
    795c:	f800283a 	ret
    7960:	39c03fcc 	andi	r7,r7,255
    7964:	29c00626 	beq	r5,r7,7980 <__gedf2+0xb0>
    7968:	283ff726 	beq	r5,zero,7948 <__alt_data_end+0xf0007948>
    796c:	00bfffc4 	movi	r2,-1
    7970:	f800283a 	ret
    7974:	2292b03a 	or	r9,r4,r10
    7978:	483fe126 	beq	r9,zero,7900 <__alt_data_end+0xf0007900>
    797c:	003ff606 	br	7958 <__alt_data_end+0xf0007958>
    7980:	18bff916 	blt	r3,r2,7968 <__alt_data_end+0xf0007968>
    7984:	10c00316 	blt	r2,r3,7994 <__gedf2+0xc4>
    7988:	42bff736 	bltu	r8,r10,7968 <__alt_data_end+0xf0007968>
    798c:	52000326 	beq	r10,r8,799c <__gedf2+0xcc>
    7990:	5200042e 	bgeu	r10,r8,79a4 <__gedf2+0xd4>
    7994:	283fec1e 	bne	r5,zero,7948 <__alt_data_end+0xf0007948>
    7998:	003ff406 	br	796c <__alt_data_end+0xf000796c>
    799c:	313ff236 	bltu	r6,r4,7968 <__alt_data_end+0xf0007968>
    79a0:	21bffc36 	bltu	r4,r6,7994 <__alt_data_end+0xf0007994>
    79a4:	0005883a 	mov	r2,zero
    79a8:	f800283a 	ret

000079ac <__subdf3>:
    79ac:	02000434 	movhi	r8,16
    79b0:	423fffc4 	addi	r8,r8,-1
    79b4:	defffb04 	addi	sp,sp,-20
    79b8:	2a14703a 	and	r10,r5,r8
    79bc:	3812d53a 	srli	r9,r7,20
    79c0:	3a10703a 	and	r8,r7,r8
    79c4:	2006d77a 	srli	r3,r4,29
    79c8:	3004d77a 	srli	r2,r6,29
    79cc:	dc000015 	stw	r16,0(sp)
    79d0:	501490fa 	slli	r10,r10,3
    79d4:	2820d53a 	srli	r16,r5,20
    79d8:	401090fa 	slli	r8,r8,3
    79dc:	dc800215 	stw	r18,8(sp)
    79e0:	dc400115 	stw	r17,4(sp)
    79e4:	dfc00415 	stw	ra,16(sp)
    79e8:	202290fa 	slli	r17,r4,3
    79ec:	dcc00315 	stw	r19,12(sp)
    79f0:	4a41ffcc 	andi	r9,r9,2047
    79f4:	0101ffc4 	movi	r4,2047
    79f8:	2824d7fa 	srli	r18,r5,31
    79fc:	8401ffcc 	andi	r16,r16,2047
    7a00:	50c6b03a 	or	r3,r10,r3
    7a04:	380ed7fa 	srli	r7,r7,31
    7a08:	408ab03a 	or	r5,r8,r2
    7a0c:	300c90fa 	slli	r6,r6,3
    7a10:	49009626 	beq	r9,r4,7c6c <__subdf3+0x2c0>
    7a14:	39c0005c 	xori	r7,r7,1
    7a18:	8245c83a 	sub	r2,r16,r9
    7a1c:	3c807426 	beq	r7,r18,7bf0 <__subdf3+0x244>
    7a20:	0080af0e 	bge	zero,r2,7ce0 <__subdf3+0x334>
    7a24:	48002a1e 	bne	r9,zero,7ad0 <__subdf3+0x124>
    7a28:	2988b03a 	or	r4,r5,r6
    7a2c:	20009a1e 	bne	r4,zero,7c98 <__subdf3+0x2ec>
    7a30:	888001cc 	andi	r2,r17,7
    7a34:	10000726 	beq	r2,zero,7a54 <__subdf3+0xa8>
    7a38:	888003cc 	andi	r2,r17,15
    7a3c:	01000104 	movi	r4,4
    7a40:	11000426 	beq	r2,r4,7a54 <__subdf3+0xa8>
    7a44:	890b883a 	add	r5,r17,r4
    7a48:	2c63803a 	cmpltu	r17,r5,r17
    7a4c:	1c47883a 	add	r3,r3,r17
    7a50:	2823883a 	mov	r17,r5
    7a54:	1880202c 	andhi	r2,r3,128
    7a58:	10005926 	beq	r2,zero,7bc0 <__subdf3+0x214>
    7a5c:	84000044 	addi	r16,r16,1
    7a60:	0081ffc4 	movi	r2,2047
    7a64:	8080be26 	beq	r16,r2,7d60 <__subdf3+0x3b4>
    7a68:	017fe034 	movhi	r5,65408
    7a6c:	297fffc4 	addi	r5,r5,-1
    7a70:	1946703a 	and	r3,r3,r5
    7a74:	1804977a 	slli	r2,r3,29
    7a78:	1806927a 	slli	r3,r3,9
    7a7c:	8822d0fa 	srli	r17,r17,3
    7a80:	8401ffcc 	andi	r16,r16,2047
    7a84:	180ad33a 	srli	r5,r3,12
    7a88:	9100004c 	andi	r4,r18,1
    7a8c:	1444b03a 	or	r2,r2,r17
    7a90:	80c1ffcc 	andi	r3,r16,2047
    7a94:	1820953a 	slli	r16,r3,20
    7a98:	20c03fcc 	andi	r3,r4,255
    7a9c:	180897fa 	slli	r4,r3,31
    7aa0:	00c00434 	movhi	r3,16
    7aa4:	18ffffc4 	addi	r3,r3,-1
    7aa8:	28c6703a 	and	r3,r5,r3
    7aac:	1c06b03a 	or	r3,r3,r16
    7ab0:	1906b03a 	or	r3,r3,r4
    7ab4:	dfc00417 	ldw	ra,16(sp)
    7ab8:	dcc00317 	ldw	r19,12(sp)
    7abc:	dc800217 	ldw	r18,8(sp)
    7ac0:	dc400117 	ldw	r17,4(sp)
    7ac4:	dc000017 	ldw	r16,0(sp)
    7ac8:	dec00504 	addi	sp,sp,20
    7acc:	f800283a 	ret
    7ad0:	0101ffc4 	movi	r4,2047
    7ad4:	813fd626 	beq	r16,r4,7a30 <__alt_data_end+0xf0007a30>
    7ad8:	29402034 	orhi	r5,r5,128
    7adc:	01000e04 	movi	r4,56
    7ae0:	2080a316 	blt	r4,r2,7d70 <__subdf3+0x3c4>
    7ae4:	010007c4 	movi	r4,31
    7ae8:	2080c616 	blt	r4,r2,7e04 <__subdf3+0x458>
    7aec:	01000804 	movi	r4,32
    7af0:	2089c83a 	sub	r4,r4,r2
    7af4:	2910983a 	sll	r8,r5,r4
    7af8:	308ed83a 	srl	r7,r6,r2
    7afc:	3108983a 	sll	r4,r6,r4
    7b00:	2884d83a 	srl	r2,r5,r2
    7b04:	41ccb03a 	or	r6,r8,r7
    7b08:	2008c03a 	cmpne	r4,r4,zero
    7b0c:	310cb03a 	or	r6,r6,r4
    7b10:	898dc83a 	sub	r6,r17,r6
    7b14:	89a3803a 	cmpltu	r17,r17,r6
    7b18:	1887c83a 	sub	r3,r3,r2
    7b1c:	1c47c83a 	sub	r3,r3,r17
    7b20:	3023883a 	mov	r17,r6
    7b24:	1880202c 	andhi	r2,r3,128
    7b28:	10002326 	beq	r2,zero,7bb8 <__subdf3+0x20c>
    7b2c:	04c02034 	movhi	r19,128
    7b30:	9cffffc4 	addi	r19,r19,-1
    7b34:	1ce6703a 	and	r19,r3,r19
    7b38:	98007a26 	beq	r19,zero,7d24 <__subdf3+0x378>
    7b3c:	9809883a 	mov	r4,r19
    7b40:	00084940 	call	8494 <__clzsi2>
    7b44:	113ffe04 	addi	r4,r2,-8
    7b48:	00c007c4 	movi	r3,31
    7b4c:	19007b16 	blt	r3,r4,7d3c <__subdf3+0x390>
    7b50:	00800804 	movi	r2,32
    7b54:	1105c83a 	sub	r2,r2,r4
    7b58:	8884d83a 	srl	r2,r17,r2
    7b5c:	9906983a 	sll	r3,r19,r4
    7b60:	8922983a 	sll	r17,r17,r4
    7b64:	10c4b03a 	or	r2,r2,r3
    7b68:	24007816 	blt	r4,r16,7d4c <__subdf3+0x3a0>
    7b6c:	2421c83a 	sub	r16,r4,r16
    7b70:	80c00044 	addi	r3,r16,1
    7b74:	010007c4 	movi	r4,31
    7b78:	20c09516 	blt	r4,r3,7dd0 <__subdf3+0x424>
    7b7c:	01400804 	movi	r5,32
    7b80:	28cbc83a 	sub	r5,r5,r3
    7b84:	88c8d83a 	srl	r4,r17,r3
    7b88:	8962983a 	sll	r17,r17,r5
    7b8c:	114a983a 	sll	r5,r2,r5
    7b90:	10c6d83a 	srl	r3,r2,r3
    7b94:	8804c03a 	cmpne	r2,r17,zero
    7b98:	290ab03a 	or	r5,r5,r4
    7b9c:	28a2b03a 	or	r17,r5,r2
    7ba0:	0021883a 	mov	r16,zero
    7ba4:	003fa206 	br	7a30 <__alt_data_end+0xf0007a30>
    7ba8:	2090b03a 	or	r8,r4,r2
    7bac:	40018e26 	beq	r8,zero,81e8 <__subdf3+0x83c>
    7bb0:	1007883a 	mov	r3,r2
    7bb4:	2023883a 	mov	r17,r4
    7bb8:	888001cc 	andi	r2,r17,7
    7bbc:	103f9e1e 	bne	r2,zero,7a38 <__alt_data_end+0xf0007a38>
    7bc0:	1804977a 	slli	r2,r3,29
    7bc4:	8822d0fa 	srli	r17,r17,3
    7bc8:	1810d0fa 	srli	r8,r3,3
    7bcc:	9100004c 	andi	r4,r18,1
    7bd0:	1444b03a 	or	r2,r2,r17
    7bd4:	00c1ffc4 	movi	r3,2047
    7bd8:	80c02826 	beq	r16,r3,7c7c <__subdf3+0x2d0>
    7bdc:	01400434 	movhi	r5,16
    7be0:	297fffc4 	addi	r5,r5,-1
    7be4:	80e0703a 	and	r16,r16,r3
    7be8:	414a703a 	and	r5,r8,r5
    7bec:	003fa806 	br	7a90 <__alt_data_end+0xf0007a90>
    7bf0:	0080630e 	bge	zero,r2,7d80 <__subdf3+0x3d4>
    7bf4:	48003026 	beq	r9,zero,7cb8 <__subdf3+0x30c>
    7bf8:	0101ffc4 	movi	r4,2047
    7bfc:	813f8c26 	beq	r16,r4,7a30 <__alt_data_end+0xf0007a30>
    7c00:	29402034 	orhi	r5,r5,128
    7c04:	01000e04 	movi	r4,56
    7c08:	2080a90e 	bge	r4,r2,7eb0 <__subdf3+0x504>
    7c0c:	298cb03a 	or	r6,r5,r6
    7c10:	3012c03a 	cmpne	r9,r6,zero
    7c14:	0005883a 	mov	r2,zero
    7c18:	4c53883a 	add	r9,r9,r17
    7c1c:	4c63803a 	cmpltu	r17,r9,r17
    7c20:	10c7883a 	add	r3,r2,r3
    7c24:	88c7883a 	add	r3,r17,r3
    7c28:	4823883a 	mov	r17,r9
    7c2c:	1880202c 	andhi	r2,r3,128
    7c30:	1000d026 	beq	r2,zero,7f74 <__subdf3+0x5c8>
    7c34:	84000044 	addi	r16,r16,1
    7c38:	0081ffc4 	movi	r2,2047
    7c3c:	8080fe26 	beq	r16,r2,8038 <__subdf3+0x68c>
    7c40:	00bfe034 	movhi	r2,65408
    7c44:	10bfffc4 	addi	r2,r2,-1
    7c48:	1886703a 	and	r3,r3,r2
    7c4c:	880ad07a 	srli	r5,r17,1
    7c50:	180497fa 	slli	r2,r3,31
    7c54:	8900004c 	andi	r4,r17,1
    7c58:	2922b03a 	or	r17,r5,r4
    7c5c:	1806d07a 	srli	r3,r3,1
    7c60:	1462b03a 	or	r17,r2,r17
    7c64:	3825883a 	mov	r18,r7
    7c68:	003f7106 	br	7a30 <__alt_data_end+0xf0007a30>
    7c6c:	2984b03a 	or	r2,r5,r6
    7c70:	103f6826 	beq	r2,zero,7a14 <__alt_data_end+0xf0007a14>
    7c74:	39c03fcc 	andi	r7,r7,255
    7c78:	003f6706 	br	7a18 <__alt_data_end+0xf0007a18>
    7c7c:	4086b03a 	or	r3,r8,r2
    7c80:	18015226 	beq	r3,zero,81cc <__subdf3+0x820>
    7c84:	00c00434 	movhi	r3,16
    7c88:	41400234 	orhi	r5,r8,8
    7c8c:	18ffffc4 	addi	r3,r3,-1
    7c90:	28ca703a 	and	r5,r5,r3
    7c94:	003f7e06 	br	7a90 <__alt_data_end+0xf0007a90>
    7c98:	10bfffc4 	addi	r2,r2,-1
    7c9c:	1000491e 	bne	r2,zero,7dc4 <__subdf3+0x418>
    7ca0:	898fc83a 	sub	r7,r17,r6
    7ca4:	89e3803a 	cmpltu	r17,r17,r7
    7ca8:	1947c83a 	sub	r3,r3,r5
    7cac:	1c47c83a 	sub	r3,r3,r17
    7cb0:	3823883a 	mov	r17,r7
    7cb4:	003f9b06 	br	7b24 <__alt_data_end+0xf0007b24>
    7cb8:	2988b03a 	or	r4,r5,r6
    7cbc:	203f5c26 	beq	r4,zero,7a30 <__alt_data_end+0xf0007a30>
    7cc0:	10bfffc4 	addi	r2,r2,-1
    7cc4:	1000931e 	bne	r2,zero,7f14 <__subdf3+0x568>
    7cc8:	898d883a 	add	r6,r17,r6
    7ccc:	3463803a 	cmpltu	r17,r6,r17
    7cd0:	1947883a 	add	r3,r3,r5
    7cd4:	88c7883a 	add	r3,r17,r3
    7cd8:	3023883a 	mov	r17,r6
    7cdc:	003fd306 	br	7c2c <__alt_data_end+0xf0007c2c>
    7ce0:	1000541e 	bne	r2,zero,7e34 <__subdf3+0x488>
    7ce4:	80800044 	addi	r2,r16,1
    7ce8:	1081ffcc 	andi	r2,r2,2047
    7cec:	01000044 	movi	r4,1
    7cf0:	2080a20e 	bge	r4,r2,7f7c <__subdf3+0x5d0>
    7cf4:	8989c83a 	sub	r4,r17,r6
    7cf8:	8905803a 	cmpltu	r2,r17,r4
    7cfc:	1967c83a 	sub	r19,r3,r5
    7d00:	98a7c83a 	sub	r19,r19,r2
    7d04:	9880202c 	andhi	r2,r19,128
    7d08:	10006326 	beq	r2,zero,7e98 <__subdf3+0x4ec>
    7d0c:	3463c83a 	sub	r17,r6,r17
    7d10:	28c7c83a 	sub	r3,r5,r3
    7d14:	344d803a 	cmpltu	r6,r6,r17
    7d18:	19a7c83a 	sub	r19,r3,r6
    7d1c:	3825883a 	mov	r18,r7
    7d20:	983f861e 	bne	r19,zero,7b3c <__alt_data_end+0xf0007b3c>
    7d24:	8809883a 	mov	r4,r17
    7d28:	00084940 	call	8494 <__clzsi2>
    7d2c:	10800804 	addi	r2,r2,32
    7d30:	113ffe04 	addi	r4,r2,-8
    7d34:	00c007c4 	movi	r3,31
    7d38:	193f850e 	bge	r3,r4,7b50 <__alt_data_end+0xf0007b50>
    7d3c:	10bff604 	addi	r2,r2,-40
    7d40:	8884983a 	sll	r2,r17,r2
    7d44:	0023883a 	mov	r17,zero
    7d48:	243f880e 	bge	r4,r16,7b6c <__alt_data_end+0xf0007b6c>
    7d4c:	00ffe034 	movhi	r3,65408
    7d50:	18ffffc4 	addi	r3,r3,-1
    7d54:	8121c83a 	sub	r16,r16,r4
    7d58:	10c6703a 	and	r3,r2,r3
    7d5c:	003f3406 	br	7a30 <__alt_data_end+0xf0007a30>
    7d60:	9100004c 	andi	r4,r18,1
    7d64:	000b883a 	mov	r5,zero
    7d68:	0005883a 	mov	r2,zero
    7d6c:	003f4806 	br	7a90 <__alt_data_end+0xf0007a90>
    7d70:	298cb03a 	or	r6,r5,r6
    7d74:	300cc03a 	cmpne	r6,r6,zero
    7d78:	0005883a 	mov	r2,zero
    7d7c:	003f6406 	br	7b10 <__alt_data_end+0xf0007b10>
    7d80:	10009a1e 	bne	r2,zero,7fec <__subdf3+0x640>
    7d84:	82400044 	addi	r9,r16,1
    7d88:	4881ffcc 	andi	r2,r9,2047
    7d8c:	02800044 	movi	r10,1
    7d90:	5080670e 	bge	r10,r2,7f30 <__subdf3+0x584>
    7d94:	0081ffc4 	movi	r2,2047
    7d98:	4880af26 	beq	r9,r2,8058 <__subdf3+0x6ac>
    7d9c:	898d883a 	add	r6,r17,r6
    7da0:	1945883a 	add	r2,r3,r5
    7da4:	3447803a 	cmpltu	r3,r6,r17
    7da8:	1887883a 	add	r3,r3,r2
    7dac:	182297fa 	slli	r17,r3,31
    7db0:	300cd07a 	srli	r6,r6,1
    7db4:	1806d07a 	srli	r3,r3,1
    7db8:	4821883a 	mov	r16,r9
    7dbc:	89a2b03a 	or	r17,r17,r6
    7dc0:	003f1b06 	br	7a30 <__alt_data_end+0xf0007a30>
    7dc4:	0101ffc4 	movi	r4,2047
    7dc8:	813f441e 	bne	r16,r4,7adc <__alt_data_end+0xf0007adc>
    7dcc:	003f1806 	br	7a30 <__alt_data_end+0xf0007a30>
    7dd0:	843ff844 	addi	r16,r16,-31
    7dd4:	01400804 	movi	r5,32
    7dd8:	1408d83a 	srl	r4,r2,r16
    7ddc:	19405026 	beq	r3,r5,7f20 <__subdf3+0x574>
    7de0:	01401004 	movi	r5,64
    7de4:	28c7c83a 	sub	r3,r5,r3
    7de8:	10c4983a 	sll	r2,r2,r3
    7dec:	88a2b03a 	or	r17,r17,r2
    7df0:	8822c03a 	cmpne	r17,r17,zero
    7df4:	2462b03a 	or	r17,r4,r17
    7df8:	0007883a 	mov	r3,zero
    7dfc:	0021883a 	mov	r16,zero
    7e00:	003f6d06 	br	7bb8 <__alt_data_end+0xf0007bb8>
    7e04:	11fff804 	addi	r7,r2,-32
    7e08:	01000804 	movi	r4,32
    7e0c:	29ced83a 	srl	r7,r5,r7
    7e10:	11004526 	beq	r2,r4,7f28 <__subdf3+0x57c>
    7e14:	01001004 	movi	r4,64
    7e18:	2089c83a 	sub	r4,r4,r2
    7e1c:	2904983a 	sll	r2,r5,r4
    7e20:	118cb03a 	or	r6,r2,r6
    7e24:	300cc03a 	cmpne	r6,r6,zero
    7e28:	398cb03a 	or	r6,r7,r6
    7e2c:	0005883a 	mov	r2,zero
    7e30:	003f3706 	br	7b10 <__alt_data_end+0xf0007b10>
    7e34:	80002a26 	beq	r16,zero,7ee0 <__subdf3+0x534>
    7e38:	0101ffc4 	movi	r4,2047
    7e3c:	49006626 	beq	r9,r4,7fd8 <__subdf3+0x62c>
    7e40:	0085c83a 	sub	r2,zero,r2
    7e44:	18c02034 	orhi	r3,r3,128
    7e48:	01000e04 	movi	r4,56
    7e4c:	20807e16 	blt	r4,r2,8048 <__subdf3+0x69c>
    7e50:	010007c4 	movi	r4,31
    7e54:	2080e716 	blt	r4,r2,81f4 <__subdf3+0x848>
    7e58:	01000804 	movi	r4,32
    7e5c:	2089c83a 	sub	r4,r4,r2
    7e60:	1914983a 	sll	r10,r3,r4
    7e64:	8890d83a 	srl	r8,r17,r2
    7e68:	8908983a 	sll	r4,r17,r4
    7e6c:	1884d83a 	srl	r2,r3,r2
    7e70:	5222b03a 	or	r17,r10,r8
    7e74:	2006c03a 	cmpne	r3,r4,zero
    7e78:	88e2b03a 	or	r17,r17,r3
    7e7c:	3463c83a 	sub	r17,r6,r17
    7e80:	2885c83a 	sub	r2,r5,r2
    7e84:	344d803a 	cmpltu	r6,r6,r17
    7e88:	1187c83a 	sub	r3,r2,r6
    7e8c:	4821883a 	mov	r16,r9
    7e90:	3825883a 	mov	r18,r7
    7e94:	003f2306 	br	7b24 <__alt_data_end+0xf0007b24>
    7e98:	24d0b03a 	or	r8,r4,r19
    7e9c:	40001b1e 	bne	r8,zero,7f0c <__subdf3+0x560>
    7ea0:	0005883a 	mov	r2,zero
    7ea4:	0009883a 	mov	r4,zero
    7ea8:	0021883a 	mov	r16,zero
    7eac:	003f4906 	br	7bd4 <__alt_data_end+0xf0007bd4>
    7eb0:	010007c4 	movi	r4,31
    7eb4:	20803a16 	blt	r4,r2,7fa0 <__subdf3+0x5f4>
    7eb8:	01000804 	movi	r4,32
    7ebc:	2089c83a 	sub	r4,r4,r2
    7ec0:	2912983a 	sll	r9,r5,r4
    7ec4:	3090d83a 	srl	r8,r6,r2
    7ec8:	3108983a 	sll	r4,r6,r4
    7ecc:	2884d83a 	srl	r2,r5,r2
    7ed0:	4a12b03a 	or	r9,r9,r8
    7ed4:	2008c03a 	cmpne	r4,r4,zero
    7ed8:	4912b03a 	or	r9,r9,r4
    7edc:	003f4e06 	br	7c18 <__alt_data_end+0xf0007c18>
    7ee0:	1c48b03a 	or	r4,r3,r17
    7ee4:	20003c26 	beq	r4,zero,7fd8 <__subdf3+0x62c>
    7ee8:	0084303a 	nor	r2,zero,r2
    7eec:	1000381e 	bne	r2,zero,7fd0 <__subdf3+0x624>
    7ef0:	3463c83a 	sub	r17,r6,r17
    7ef4:	28c5c83a 	sub	r2,r5,r3
    7ef8:	344d803a 	cmpltu	r6,r6,r17
    7efc:	1187c83a 	sub	r3,r2,r6
    7f00:	4821883a 	mov	r16,r9
    7f04:	3825883a 	mov	r18,r7
    7f08:	003f0606 	br	7b24 <__alt_data_end+0xf0007b24>
    7f0c:	2023883a 	mov	r17,r4
    7f10:	003f0906 	br	7b38 <__alt_data_end+0xf0007b38>
    7f14:	0101ffc4 	movi	r4,2047
    7f18:	813f3a1e 	bne	r16,r4,7c04 <__alt_data_end+0xf0007c04>
    7f1c:	003ec406 	br	7a30 <__alt_data_end+0xf0007a30>
    7f20:	0005883a 	mov	r2,zero
    7f24:	003fb106 	br	7dec <__alt_data_end+0xf0007dec>
    7f28:	0005883a 	mov	r2,zero
    7f2c:	003fbc06 	br	7e20 <__alt_data_end+0xf0007e20>
    7f30:	1c44b03a 	or	r2,r3,r17
    7f34:	80008e1e 	bne	r16,zero,8170 <__subdf3+0x7c4>
    7f38:	1000c826 	beq	r2,zero,825c <__subdf3+0x8b0>
    7f3c:	2984b03a 	or	r2,r5,r6
    7f40:	103ebb26 	beq	r2,zero,7a30 <__alt_data_end+0xf0007a30>
    7f44:	8989883a 	add	r4,r17,r6
    7f48:	1945883a 	add	r2,r3,r5
    7f4c:	2447803a 	cmpltu	r3,r4,r17
    7f50:	1887883a 	add	r3,r3,r2
    7f54:	1880202c 	andhi	r2,r3,128
    7f58:	2023883a 	mov	r17,r4
    7f5c:	103f1626 	beq	r2,zero,7bb8 <__alt_data_end+0xf0007bb8>
    7f60:	00bfe034 	movhi	r2,65408
    7f64:	10bfffc4 	addi	r2,r2,-1
    7f68:	5021883a 	mov	r16,r10
    7f6c:	1886703a 	and	r3,r3,r2
    7f70:	003eaf06 	br	7a30 <__alt_data_end+0xf0007a30>
    7f74:	3825883a 	mov	r18,r7
    7f78:	003f0f06 	br	7bb8 <__alt_data_end+0xf0007bb8>
    7f7c:	1c44b03a 	or	r2,r3,r17
    7f80:	8000251e 	bne	r16,zero,8018 <__subdf3+0x66c>
    7f84:	1000661e 	bne	r2,zero,8120 <__subdf3+0x774>
    7f88:	2990b03a 	or	r8,r5,r6
    7f8c:	40009626 	beq	r8,zero,81e8 <__subdf3+0x83c>
    7f90:	2807883a 	mov	r3,r5
    7f94:	3023883a 	mov	r17,r6
    7f98:	3825883a 	mov	r18,r7
    7f9c:	003ea406 	br	7a30 <__alt_data_end+0xf0007a30>
    7fa0:	127ff804 	addi	r9,r2,-32
    7fa4:	01000804 	movi	r4,32
    7fa8:	2a52d83a 	srl	r9,r5,r9
    7fac:	11008c26 	beq	r2,r4,81e0 <__subdf3+0x834>
    7fb0:	01001004 	movi	r4,64
    7fb4:	2085c83a 	sub	r2,r4,r2
    7fb8:	2884983a 	sll	r2,r5,r2
    7fbc:	118cb03a 	or	r6,r2,r6
    7fc0:	300cc03a 	cmpne	r6,r6,zero
    7fc4:	4992b03a 	or	r9,r9,r6
    7fc8:	0005883a 	mov	r2,zero
    7fcc:	003f1206 	br	7c18 <__alt_data_end+0xf0007c18>
    7fd0:	0101ffc4 	movi	r4,2047
    7fd4:	493f9c1e 	bne	r9,r4,7e48 <__alt_data_end+0xf0007e48>
    7fd8:	2807883a 	mov	r3,r5
    7fdc:	3023883a 	mov	r17,r6
    7fe0:	4821883a 	mov	r16,r9
    7fe4:	3825883a 	mov	r18,r7
    7fe8:	003e9106 	br	7a30 <__alt_data_end+0xf0007a30>
    7fec:	80001f1e 	bne	r16,zero,806c <__subdf3+0x6c0>
    7ff0:	1c48b03a 	or	r4,r3,r17
    7ff4:	20005a26 	beq	r4,zero,8160 <__subdf3+0x7b4>
    7ff8:	0084303a 	nor	r2,zero,r2
    7ffc:	1000561e 	bne	r2,zero,8158 <__subdf3+0x7ac>
    8000:	89a3883a 	add	r17,r17,r6
    8004:	1945883a 	add	r2,r3,r5
    8008:	898d803a 	cmpltu	r6,r17,r6
    800c:	3087883a 	add	r3,r6,r2
    8010:	4821883a 	mov	r16,r9
    8014:	003f0506 	br	7c2c <__alt_data_end+0xf0007c2c>
    8018:	10002b1e 	bne	r2,zero,80c8 <__subdf3+0x71c>
    801c:	2984b03a 	or	r2,r5,r6
    8020:	10008026 	beq	r2,zero,8224 <__subdf3+0x878>
    8024:	2807883a 	mov	r3,r5
    8028:	3023883a 	mov	r17,r6
    802c:	3825883a 	mov	r18,r7
    8030:	0401ffc4 	movi	r16,2047
    8034:	003e7e06 	br	7a30 <__alt_data_end+0xf0007a30>
    8038:	3809883a 	mov	r4,r7
    803c:	0011883a 	mov	r8,zero
    8040:	0005883a 	mov	r2,zero
    8044:	003ee306 	br	7bd4 <__alt_data_end+0xf0007bd4>
    8048:	1c62b03a 	or	r17,r3,r17
    804c:	8822c03a 	cmpne	r17,r17,zero
    8050:	0005883a 	mov	r2,zero
    8054:	003f8906 	br	7e7c <__alt_data_end+0xf0007e7c>
    8058:	3809883a 	mov	r4,r7
    805c:	4821883a 	mov	r16,r9
    8060:	0011883a 	mov	r8,zero
    8064:	0005883a 	mov	r2,zero
    8068:	003eda06 	br	7bd4 <__alt_data_end+0xf0007bd4>
    806c:	0101ffc4 	movi	r4,2047
    8070:	49003b26 	beq	r9,r4,8160 <__subdf3+0x7b4>
    8074:	0085c83a 	sub	r2,zero,r2
    8078:	18c02034 	orhi	r3,r3,128
    807c:	01000e04 	movi	r4,56
    8080:	20806e16 	blt	r4,r2,823c <__subdf3+0x890>
    8084:	010007c4 	movi	r4,31
    8088:	20807716 	blt	r4,r2,8268 <__subdf3+0x8bc>
    808c:	01000804 	movi	r4,32
    8090:	2089c83a 	sub	r4,r4,r2
    8094:	1914983a 	sll	r10,r3,r4
    8098:	8890d83a 	srl	r8,r17,r2
    809c:	8908983a 	sll	r4,r17,r4
    80a0:	1884d83a 	srl	r2,r3,r2
    80a4:	5222b03a 	or	r17,r10,r8
    80a8:	2006c03a 	cmpne	r3,r4,zero
    80ac:	88e2b03a 	or	r17,r17,r3
    80b0:	89a3883a 	add	r17,r17,r6
    80b4:	1145883a 	add	r2,r2,r5
    80b8:	898d803a 	cmpltu	r6,r17,r6
    80bc:	3087883a 	add	r3,r6,r2
    80c0:	4821883a 	mov	r16,r9
    80c4:	003ed906 	br	7c2c <__alt_data_end+0xf0007c2c>
    80c8:	2984b03a 	or	r2,r5,r6
    80cc:	10004226 	beq	r2,zero,81d8 <__subdf3+0x82c>
    80d0:	1808d0fa 	srli	r4,r3,3
    80d4:	8822d0fa 	srli	r17,r17,3
    80d8:	1806977a 	slli	r3,r3,29
    80dc:	2080022c 	andhi	r2,r4,8
    80e0:	1c62b03a 	or	r17,r3,r17
    80e4:	10000826 	beq	r2,zero,8108 <__subdf3+0x75c>
    80e8:	2812d0fa 	srli	r9,r5,3
    80ec:	4880022c 	andhi	r2,r9,8
    80f0:	1000051e 	bne	r2,zero,8108 <__subdf3+0x75c>
    80f4:	300cd0fa 	srli	r6,r6,3
    80f8:	2804977a 	slli	r2,r5,29
    80fc:	4809883a 	mov	r4,r9
    8100:	3825883a 	mov	r18,r7
    8104:	11a2b03a 	or	r17,r2,r6
    8108:	8806d77a 	srli	r3,r17,29
    810c:	200890fa 	slli	r4,r4,3
    8110:	882290fa 	slli	r17,r17,3
    8114:	0401ffc4 	movi	r16,2047
    8118:	1906b03a 	or	r3,r3,r4
    811c:	003e4406 	br	7a30 <__alt_data_end+0xf0007a30>
    8120:	2984b03a 	or	r2,r5,r6
    8124:	103e4226 	beq	r2,zero,7a30 <__alt_data_end+0xf0007a30>
    8128:	8989c83a 	sub	r4,r17,r6
    812c:	8911803a 	cmpltu	r8,r17,r4
    8130:	1945c83a 	sub	r2,r3,r5
    8134:	1205c83a 	sub	r2,r2,r8
    8138:	1200202c 	andhi	r8,r2,128
    813c:	403e9a26 	beq	r8,zero,7ba8 <__alt_data_end+0xf0007ba8>
    8140:	3463c83a 	sub	r17,r6,r17
    8144:	28c5c83a 	sub	r2,r5,r3
    8148:	344d803a 	cmpltu	r6,r6,r17
    814c:	1187c83a 	sub	r3,r2,r6
    8150:	3825883a 	mov	r18,r7
    8154:	003e3606 	br	7a30 <__alt_data_end+0xf0007a30>
    8158:	0101ffc4 	movi	r4,2047
    815c:	493fc71e 	bne	r9,r4,807c <__alt_data_end+0xf000807c>
    8160:	2807883a 	mov	r3,r5
    8164:	3023883a 	mov	r17,r6
    8168:	4821883a 	mov	r16,r9
    816c:	003e3006 	br	7a30 <__alt_data_end+0xf0007a30>
    8170:	10003626 	beq	r2,zero,824c <__subdf3+0x8a0>
    8174:	2984b03a 	or	r2,r5,r6
    8178:	10001726 	beq	r2,zero,81d8 <__subdf3+0x82c>
    817c:	1808d0fa 	srli	r4,r3,3
    8180:	8822d0fa 	srli	r17,r17,3
    8184:	1806977a 	slli	r3,r3,29
    8188:	2080022c 	andhi	r2,r4,8
    818c:	1c62b03a 	or	r17,r3,r17
    8190:	10000726 	beq	r2,zero,81b0 <__subdf3+0x804>
    8194:	2812d0fa 	srli	r9,r5,3
    8198:	4880022c 	andhi	r2,r9,8
    819c:	1000041e 	bne	r2,zero,81b0 <__subdf3+0x804>
    81a0:	300cd0fa 	srli	r6,r6,3
    81a4:	2804977a 	slli	r2,r5,29
    81a8:	4809883a 	mov	r4,r9
    81ac:	11a2b03a 	or	r17,r2,r6
    81b0:	8806d77a 	srli	r3,r17,29
    81b4:	200890fa 	slli	r4,r4,3
    81b8:	882290fa 	slli	r17,r17,3
    81bc:	3825883a 	mov	r18,r7
    81c0:	1906b03a 	or	r3,r3,r4
    81c4:	0401ffc4 	movi	r16,2047
    81c8:	003e1906 	br	7a30 <__alt_data_end+0xf0007a30>
    81cc:	000b883a 	mov	r5,zero
    81d0:	0005883a 	mov	r2,zero
    81d4:	003e2e06 	br	7a90 <__alt_data_end+0xf0007a90>
    81d8:	0401ffc4 	movi	r16,2047
    81dc:	003e1406 	br	7a30 <__alt_data_end+0xf0007a30>
    81e0:	0005883a 	mov	r2,zero
    81e4:	003f7506 	br	7fbc <__alt_data_end+0xf0007fbc>
    81e8:	0005883a 	mov	r2,zero
    81ec:	0009883a 	mov	r4,zero
    81f0:	003e7806 	br	7bd4 <__alt_data_end+0xf0007bd4>
    81f4:	123ff804 	addi	r8,r2,-32
    81f8:	01000804 	movi	r4,32
    81fc:	1a10d83a 	srl	r8,r3,r8
    8200:	11002526 	beq	r2,r4,8298 <__subdf3+0x8ec>
    8204:	01001004 	movi	r4,64
    8208:	2085c83a 	sub	r2,r4,r2
    820c:	1884983a 	sll	r2,r3,r2
    8210:	1444b03a 	or	r2,r2,r17
    8214:	1004c03a 	cmpne	r2,r2,zero
    8218:	40a2b03a 	or	r17,r8,r2
    821c:	0005883a 	mov	r2,zero
    8220:	003f1606 	br	7e7c <__alt_data_end+0xf0007e7c>
    8224:	02000434 	movhi	r8,16
    8228:	0009883a 	mov	r4,zero
    822c:	423fffc4 	addi	r8,r8,-1
    8230:	00bfffc4 	movi	r2,-1
    8234:	0401ffc4 	movi	r16,2047
    8238:	003e6606 	br	7bd4 <__alt_data_end+0xf0007bd4>
    823c:	1c62b03a 	or	r17,r3,r17
    8240:	8822c03a 	cmpne	r17,r17,zero
    8244:	0005883a 	mov	r2,zero
    8248:	003f9906 	br	80b0 <__alt_data_end+0xf00080b0>
    824c:	2807883a 	mov	r3,r5
    8250:	3023883a 	mov	r17,r6
    8254:	0401ffc4 	movi	r16,2047
    8258:	003df506 	br	7a30 <__alt_data_end+0xf0007a30>
    825c:	2807883a 	mov	r3,r5
    8260:	3023883a 	mov	r17,r6
    8264:	003df206 	br	7a30 <__alt_data_end+0xf0007a30>
    8268:	123ff804 	addi	r8,r2,-32
    826c:	01000804 	movi	r4,32
    8270:	1a10d83a 	srl	r8,r3,r8
    8274:	11000a26 	beq	r2,r4,82a0 <__subdf3+0x8f4>
    8278:	01001004 	movi	r4,64
    827c:	2085c83a 	sub	r2,r4,r2
    8280:	1884983a 	sll	r2,r3,r2
    8284:	1444b03a 	or	r2,r2,r17
    8288:	1004c03a 	cmpne	r2,r2,zero
    828c:	40a2b03a 	or	r17,r8,r2
    8290:	0005883a 	mov	r2,zero
    8294:	003f8606 	br	80b0 <__alt_data_end+0xf00080b0>
    8298:	0005883a 	mov	r2,zero
    829c:	003fdc06 	br	8210 <__alt_data_end+0xf0008210>
    82a0:	0005883a 	mov	r2,zero
    82a4:	003ff706 	br	8284 <__alt_data_end+0xf0008284>

000082a8 <__floatsidf>:
    82a8:	defffd04 	addi	sp,sp,-12
    82ac:	dfc00215 	stw	ra,8(sp)
    82b0:	dc400115 	stw	r17,4(sp)
    82b4:	dc000015 	stw	r16,0(sp)
    82b8:	20002b26 	beq	r4,zero,8368 <__floatsidf+0xc0>
    82bc:	2023883a 	mov	r17,r4
    82c0:	2020d7fa 	srli	r16,r4,31
    82c4:	20002d16 	blt	r4,zero,837c <__floatsidf+0xd4>
    82c8:	8809883a 	mov	r4,r17
    82cc:	00084940 	call	8494 <__clzsi2>
    82d0:	01410784 	movi	r5,1054
    82d4:	288bc83a 	sub	r5,r5,r2
    82d8:	01010cc4 	movi	r4,1075
    82dc:	2149c83a 	sub	r4,r4,r5
    82e0:	00c007c4 	movi	r3,31
    82e4:	1900160e 	bge	r3,r4,8340 <__floatsidf+0x98>
    82e8:	00c104c4 	movi	r3,1043
    82ec:	1947c83a 	sub	r3,r3,r5
    82f0:	88c6983a 	sll	r3,r17,r3
    82f4:	00800434 	movhi	r2,16
    82f8:	10bfffc4 	addi	r2,r2,-1
    82fc:	1886703a 	and	r3,r3,r2
    8300:	2941ffcc 	andi	r5,r5,2047
    8304:	800d883a 	mov	r6,r16
    8308:	0005883a 	mov	r2,zero
    830c:	280a953a 	slli	r5,r5,20
    8310:	31803fcc 	andi	r6,r6,255
    8314:	01000434 	movhi	r4,16
    8318:	300c97fa 	slli	r6,r6,31
    831c:	213fffc4 	addi	r4,r4,-1
    8320:	1906703a 	and	r3,r3,r4
    8324:	1946b03a 	or	r3,r3,r5
    8328:	1986b03a 	or	r3,r3,r6
    832c:	dfc00217 	ldw	ra,8(sp)
    8330:	dc400117 	ldw	r17,4(sp)
    8334:	dc000017 	ldw	r16,0(sp)
    8338:	dec00304 	addi	sp,sp,12
    833c:	f800283a 	ret
    8340:	00c002c4 	movi	r3,11
    8344:	1887c83a 	sub	r3,r3,r2
    8348:	88c6d83a 	srl	r3,r17,r3
    834c:	8904983a 	sll	r2,r17,r4
    8350:	01000434 	movhi	r4,16
    8354:	213fffc4 	addi	r4,r4,-1
    8358:	2941ffcc 	andi	r5,r5,2047
    835c:	1906703a 	and	r3,r3,r4
    8360:	800d883a 	mov	r6,r16
    8364:	003fe906 	br	830c <__alt_data_end+0xf000830c>
    8368:	000d883a 	mov	r6,zero
    836c:	000b883a 	mov	r5,zero
    8370:	0007883a 	mov	r3,zero
    8374:	0005883a 	mov	r2,zero
    8378:	003fe406 	br	830c <__alt_data_end+0xf000830c>
    837c:	0123c83a 	sub	r17,zero,r4
    8380:	003fd106 	br	82c8 <__alt_data_end+0xf00082c8>

00008384 <__extendsfdf2>:
    8384:	200ad5fa 	srli	r5,r4,23
    8388:	defffd04 	addi	sp,sp,-12
    838c:	dc400115 	stw	r17,4(sp)
    8390:	29403fcc 	andi	r5,r5,255
    8394:	29800044 	addi	r6,r5,1
    8398:	04402034 	movhi	r17,128
    839c:	dc000015 	stw	r16,0(sp)
    83a0:	8c7fffc4 	addi	r17,r17,-1
    83a4:	dfc00215 	stw	ra,8(sp)
    83a8:	31803fcc 	andi	r6,r6,255
    83ac:	00800044 	movi	r2,1
    83b0:	8922703a 	and	r17,r17,r4
    83b4:	2020d7fa 	srli	r16,r4,31
    83b8:	1180110e 	bge	r2,r6,8400 <__extendsfdf2+0x7c>
    83bc:	880cd0fa 	srli	r6,r17,3
    83c0:	8822977a 	slli	r17,r17,29
    83c4:	2940e004 	addi	r5,r5,896
    83c8:	2941ffcc 	andi	r5,r5,2047
    83cc:	2804953a 	slli	r2,r5,20
    83d0:	01400434 	movhi	r5,16
    83d4:	800697fa 	slli	r3,r16,31
    83d8:	297fffc4 	addi	r5,r5,-1
    83dc:	314a703a 	and	r5,r6,r5
    83e0:	288ab03a 	or	r5,r5,r2
    83e4:	28c6b03a 	or	r3,r5,r3
    83e8:	8805883a 	mov	r2,r17
    83ec:	dfc00217 	ldw	ra,8(sp)
    83f0:	dc400117 	ldw	r17,4(sp)
    83f4:	dc000017 	ldw	r16,0(sp)
    83f8:	dec00304 	addi	sp,sp,12
    83fc:	f800283a 	ret
    8400:	2800111e 	bne	r5,zero,8448 <__extendsfdf2+0xc4>
    8404:	88001c26 	beq	r17,zero,8478 <__extendsfdf2+0xf4>
    8408:	8809883a 	mov	r4,r17
    840c:	00084940 	call	8494 <__clzsi2>
    8410:	00c00284 	movi	r3,10
    8414:	18801b16 	blt	r3,r2,8484 <__extendsfdf2+0x100>
    8418:	018002c4 	movi	r6,11
    841c:	308dc83a 	sub	r6,r6,r2
    8420:	11000544 	addi	r4,r2,21
    8424:	8986d83a 	srl	r3,r17,r6
    8428:	8922983a 	sll	r17,r17,r4
    842c:	0180e244 	movi	r6,905
    8430:	01400434 	movhi	r5,16
    8434:	3085c83a 	sub	r2,r6,r2
    8438:	297fffc4 	addi	r5,r5,-1
    843c:	194c703a 	and	r6,r3,r5
    8440:	1141ffcc 	andi	r5,r2,2047
    8444:	003fe006 	br	83c8 <__alt_data_end+0xf00083c8>
    8448:	88000826 	beq	r17,zero,846c <__extendsfdf2+0xe8>
    844c:	880cd0fa 	srli	r6,r17,3
    8450:	00800434 	movhi	r2,16
    8454:	10bfffc4 	addi	r2,r2,-1
    8458:	31800234 	orhi	r6,r6,8
    845c:	8822977a 	slli	r17,r17,29
    8460:	308c703a 	and	r6,r6,r2
    8464:	0141ffc4 	movi	r5,2047
    8468:	003fd706 	br	83c8 <__alt_data_end+0xf00083c8>
    846c:	0141ffc4 	movi	r5,2047
    8470:	000d883a 	mov	r6,zero
    8474:	003fd406 	br	83c8 <__alt_data_end+0xf00083c8>
    8478:	000b883a 	mov	r5,zero
    847c:	000d883a 	mov	r6,zero
    8480:	003fd106 	br	83c8 <__alt_data_end+0xf00083c8>
    8484:	11bffd44 	addi	r6,r2,-11
    8488:	8986983a 	sll	r3,r17,r6
    848c:	0023883a 	mov	r17,zero
    8490:	003fe606 	br	842c <__alt_data_end+0xf000842c>

00008494 <__clzsi2>:
    8494:	00bfffd4 	movui	r2,65535
    8498:	11000536 	bltu	r2,r4,84b0 <__clzsi2+0x1c>
    849c:	00803fc4 	movi	r2,255
    84a0:	11000f36 	bltu	r2,r4,84e0 <__clzsi2+0x4c>
    84a4:	00800804 	movi	r2,32
    84a8:	0007883a 	mov	r3,zero
    84ac:	00000506 	br	84c4 <__clzsi2+0x30>
    84b0:	00804034 	movhi	r2,256
    84b4:	10bfffc4 	addi	r2,r2,-1
    84b8:	11000c2e 	bgeu	r2,r4,84ec <__clzsi2+0x58>
    84bc:	00800204 	movi	r2,8
    84c0:	00c00604 	movi	r3,24
    84c4:	20c8d83a 	srl	r4,r4,r3
    84c8:	00c20034 	movhi	r3,2048
    84cc:	18c05e44 	addi	r3,r3,377
    84d0:	1909883a 	add	r4,r3,r4
    84d4:	20c00003 	ldbu	r3,0(r4)
    84d8:	10c5c83a 	sub	r2,r2,r3
    84dc:	f800283a 	ret
    84e0:	00800604 	movi	r2,24
    84e4:	00c00204 	movi	r3,8
    84e8:	003ff606 	br	84c4 <__alt_data_end+0xf00084c4>
    84ec:	00800404 	movi	r2,16
    84f0:	1007883a 	mov	r3,r2
    84f4:	003ff306 	br	84c4 <__alt_data_end+0xf00084c4>

000084f8 <__divsi3>:
    84f8:	20001b16 	blt	r4,zero,8568 <__divsi3+0x70>
    84fc:	000f883a 	mov	r7,zero
    8500:	28001616 	blt	r5,zero,855c <__divsi3+0x64>
    8504:	200d883a 	mov	r6,r4
    8508:	29001a2e 	bgeu	r5,r4,8574 <__divsi3+0x7c>
    850c:	00800804 	movi	r2,32
    8510:	00c00044 	movi	r3,1
    8514:	00000106 	br	851c <__divsi3+0x24>
    8518:	10000d26 	beq	r2,zero,8550 <__divsi3+0x58>
    851c:	294b883a 	add	r5,r5,r5
    8520:	10bfffc4 	addi	r2,r2,-1
    8524:	18c7883a 	add	r3,r3,r3
    8528:	293ffb36 	bltu	r5,r4,8518 <__alt_data_end+0xf0008518>
    852c:	0005883a 	mov	r2,zero
    8530:	18000726 	beq	r3,zero,8550 <__divsi3+0x58>
    8534:	0005883a 	mov	r2,zero
    8538:	31400236 	bltu	r6,r5,8544 <__divsi3+0x4c>
    853c:	314dc83a 	sub	r6,r6,r5
    8540:	10c4b03a 	or	r2,r2,r3
    8544:	1806d07a 	srli	r3,r3,1
    8548:	280ad07a 	srli	r5,r5,1
    854c:	183ffa1e 	bne	r3,zero,8538 <__alt_data_end+0xf0008538>
    8550:	38000126 	beq	r7,zero,8558 <__divsi3+0x60>
    8554:	0085c83a 	sub	r2,zero,r2
    8558:	f800283a 	ret
    855c:	014bc83a 	sub	r5,zero,r5
    8560:	39c0005c 	xori	r7,r7,1
    8564:	003fe706 	br	8504 <__alt_data_end+0xf0008504>
    8568:	0109c83a 	sub	r4,zero,r4
    856c:	01c00044 	movi	r7,1
    8570:	003fe306 	br	8500 <__alt_data_end+0xf0008500>
    8574:	00c00044 	movi	r3,1
    8578:	003fee06 	br	8534 <__alt_data_end+0xf0008534>

0000857c <__modsi3>:
    857c:	20001716 	blt	r4,zero,85dc <__modsi3+0x60>
    8580:	000f883a 	mov	r7,zero
    8584:	2005883a 	mov	r2,r4
    8588:	28001216 	blt	r5,zero,85d4 <__modsi3+0x58>
    858c:	2900162e 	bgeu	r5,r4,85e8 <__modsi3+0x6c>
    8590:	01800804 	movi	r6,32
    8594:	00c00044 	movi	r3,1
    8598:	00000106 	br	85a0 <__modsi3+0x24>
    859c:	30000a26 	beq	r6,zero,85c8 <__modsi3+0x4c>
    85a0:	294b883a 	add	r5,r5,r5
    85a4:	31bfffc4 	addi	r6,r6,-1
    85a8:	18c7883a 	add	r3,r3,r3
    85ac:	293ffb36 	bltu	r5,r4,859c <__alt_data_end+0xf000859c>
    85b0:	18000526 	beq	r3,zero,85c8 <__modsi3+0x4c>
    85b4:	1806d07a 	srli	r3,r3,1
    85b8:	11400136 	bltu	r2,r5,85c0 <__modsi3+0x44>
    85bc:	1145c83a 	sub	r2,r2,r5
    85c0:	280ad07a 	srli	r5,r5,1
    85c4:	183ffb1e 	bne	r3,zero,85b4 <__alt_data_end+0xf00085b4>
    85c8:	38000126 	beq	r7,zero,85d0 <__modsi3+0x54>
    85cc:	0085c83a 	sub	r2,zero,r2
    85d0:	f800283a 	ret
    85d4:	014bc83a 	sub	r5,zero,r5
    85d8:	003fec06 	br	858c <__alt_data_end+0xf000858c>
    85dc:	0109c83a 	sub	r4,zero,r4
    85e0:	01c00044 	movi	r7,1
    85e4:	003fe706 	br	8584 <__alt_data_end+0xf0008584>
    85e8:	00c00044 	movi	r3,1
    85ec:	003ff106 	br	85b4 <__alt_data_end+0xf00085b4>

000085f0 <__udivsi3>:
    85f0:	200d883a 	mov	r6,r4
    85f4:	2900152e 	bgeu	r5,r4,864c <__udivsi3+0x5c>
    85f8:	28001416 	blt	r5,zero,864c <__udivsi3+0x5c>
    85fc:	00800804 	movi	r2,32
    8600:	00c00044 	movi	r3,1
    8604:	00000206 	br	8610 <__udivsi3+0x20>
    8608:	10000e26 	beq	r2,zero,8644 <__udivsi3+0x54>
    860c:	28000516 	blt	r5,zero,8624 <__udivsi3+0x34>
    8610:	294b883a 	add	r5,r5,r5
    8614:	10bfffc4 	addi	r2,r2,-1
    8618:	18c7883a 	add	r3,r3,r3
    861c:	293ffa36 	bltu	r5,r4,8608 <__alt_data_end+0xf0008608>
    8620:	18000826 	beq	r3,zero,8644 <__udivsi3+0x54>
    8624:	0005883a 	mov	r2,zero
    8628:	31400236 	bltu	r6,r5,8634 <__udivsi3+0x44>
    862c:	314dc83a 	sub	r6,r6,r5
    8630:	10c4b03a 	or	r2,r2,r3
    8634:	1806d07a 	srli	r3,r3,1
    8638:	280ad07a 	srli	r5,r5,1
    863c:	183ffa1e 	bne	r3,zero,8628 <__alt_data_end+0xf0008628>
    8640:	f800283a 	ret
    8644:	0005883a 	mov	r2,zero
    8648:	f800283a 	ret
    864c:	00c00044 	movi	r3,1
    8650:	003ff406 	br	8624 <__alt_data_end+0xf0008624>

00008654 <__umodsi3>:
    8654:	2005883a 	mov	r2,r4
    8658:	2900122e 	bgeu	r5,r4,86a4 <__umodsi3+0x50>
    865c:	28001116 	blt	r5,zero,86a4 <__umodsi3+0x50>
    8660:	01800804 	movi	r6,32
    8664:	00c00044 	movi	r3,1
    8668:	00000206 	br	8674 <__umodsi3+0x20>
    866c:	30000c26 	beq	r6,zero,86a0 <__umodsi3+0x4c>
    8670:	28000516 	blt	r5,zero,8688 <__umodsi3+0x34>
    8674:	294b883a 	add	r5,r5,r5
    8678:	31bfffc4 	addi	r6,r6,-1
    867c:	18c7883a 	add	r3,r3,r3
    8680:	293ffa36 	bltu	r5,r4,866c <__alt_data_end+0xf000866c>
    8684:	18000626 	beq	r3,zero,86a0 <__umodsi3+0x4c>
    8688:	1806d07a 	srli	r3,r3,1
    868c:	11400136 	bltu	r2,r5,8694 <__umodsi3+0x40>
    8690:	1145c83a 	sub	r2,r2,r5
    8694:	280ad07a 	srli	r5,r5,1
    8698:	183ffb1e 	bne	r3,zero,8688 <__alt_data_end+0xf0008688>
    869c:	f800283a 	ret
    86a0:	f800283a 	ret
    86a4:	00c00044 	movi	r3,1
    86a8:	003ff706 	br	8688 <__alt_data_end+0xf0008688>

000086ac <memcmp>:
    86ac:	01c000c4 	movi	r7,3
    86b0:	3980192e 	bgeu	r7,r6,8718 <memcmp+0x6c>
    86b4:	2144b03a 	or	r2,r4,r5
    86b8:	11c4703a 	and	r2,r2,r7
    86bc:	10000f26 	beq	r2,zero,86fc <memcmp+0x50>
    86c0:	20800003 	ldbu	r2,0(r4)
    86c4:	28c00003 	ldbu	r3,0(r5)
    86c8:	10c0151e 	bne	r2,r3,8720 <memcmp+0x74>
    86cc:	31bfff84 	addi	r6,r6,-2
    86d0:	01ffffc4 	movi	r7,-1
    86d4:	00000406 	br	86e8 <memcmp+0x3c>
    86d8:	20800003 	ldbu	r2,0(r4)
    86dc:	28c00003 	ldbu	r3,0(r5)
    86e0:	31bfffc4 	addi	r6,r6,-1
    86e4:	10c00e1e 	bne	r2,r3,8720 <memcmp+0x74>
    86e8:	21000044 	addi	r4,r4,1
    86ec:	29400044 	addi	r5,r5,1
    86f0:	31fff91e 	bne	r6,r7,86d8 <__alt_data_end+0xf00086d8>
    86f4:	0005883a 	mov	r2,zero
    86f8:	f800283a 	ret
    86fc:	20c00017 	ldw	r3,0(r4)
    8700:	28800017 	ldw	r2,0(r5)
    8704:	18bfee1e 	bne	r3,r2,86c0 <__alt_data_end+0xf00086c0>
    8708:	31bfff04 	addi	r6,r6,-4
    870c:	21000104 	addi	r4,r4,4
    8710:	29400104 	addi	r5,r5,4
    8714:	39bff936 	bltu	r7,r6,86fc <__alt_data_end+0xf00086fc>
    8718:	303fe91e 	bne	r6,zero,86c0 <__alt_data_end+0xf00086c0>
    871c:	003ff506 	br	86f4 <__alt_data_end+0xf00086f4>
    8720:	10c5c83a 	sub	r2,r2,r3
    8724:	f800283a 	ret

00008728 <memcpy>:
    8728:	defffd04 	addi	sp,sp,-12
    872c:	dfc00215 	stw	ra,8(sp)
    8730:	dc400115 	stw	r17,4(sp)
    8734:	dc000015 	stw	r16,0(sp)
    8738:	00c003c4 	movi	r3,15
    873c:	2005883a 	mov	r2,r4
    8740:	1980452e 	bgeu	r3,r6,8858 <memcpy+0x130>
    8744:	2906b03a 	or	r3,r5,r4
    8748:	18c000cc 	andi	r3,r3,3
    874c:	1800441e 	bne	r3,zero,8860 <memcpy+0x138>
    8750:	347ffc04 	addi	r17,r6,-16
    8754:	8822d13a 	srli	r17,r17,4
    8758:	28c00104 	addi	r3,r5,4
    875c:	23400104 	addi	r13,r4,4
    8760:	8820913a 	slli	r16,r17,4
    8764:	2b000204 	addi	r12,r5,8
    8768:	22c00204 	addi	r11,r4,8
    876c:	84000504 	addi	r16,r16,20
    8770:	2a800304 	addi	r10,r5,12
    8774:	22400304 	addi	r9,r4,12
    8778:	2c21883a 	add	r16,r5,r16
    877c:	2811883a 	mov	r8,r5
    8780:	200f883a 	mov	r7,r4
    8784:	41000017 	ldw	r4,0(r8)
    8788:	1fc00017 	ldw	ra,0(r3)
    878c:	63c00017 	ldw	r15,0(r12)
    8790:	39000015 	stw	r4,0(r7)
    8794:	53800017 	ldw	r14,0(r10)
    8798:	6fc00015 	stw	ra,0(r13)
    879c:	5bc00015 	stw	r15,0(r11)
    87a0:	4b800015 	stw	r14,0(r9)
    87a4:	18c00404 	addi	r3,r3,16
    87a8:	39c00404 	addi	r7,r7,16
    87ac:	42000404 	addi	r8,r8,16
    87b0:	6b400404 	addi	r13,r13,16
    87b4:	63000404 	addi	r12,r12,16
    87b8:	5ac00404 	addi	r11,r11,16
    87bc:	52800404 	addi	r10,r10,16
    87c0:	4a400404 	addi	r9,r9,16
    87c4:	1c3fef1e 	bne	r3,r16,8784 <__alt_data_end+0xf0008784>
    87c8:	89c00044 	addi	r7,r17,1
    87cc:	380e913a 	slli	r7,r7,4
    87d0:	310003cc 	andi	r4,r6,15
    87d4:	02c000c4 	movi	r11,3
    87d8:	11c7883a 	add	r3,r2,r7
    87dc:	29cb883a 	add	r5,r5,r7
    87e0:	5900212e 	bgeu	r11,r4,8868 <memcpy+0x140>
    87e4:	1813883a 	mov	r9,r3
    87e8:	2811883a 	mov	r8,r5
    87ec:	200f883a 	mov	r7,r4
    87f0:	42800017 	ldw	r10,0(r8)
    87f4:	4a400104 	addi	r9,r9,4
    87f8:	39ffff04 	addi	r7,r7,-4
    87fc:	4abfff15 	stw	r10,-4(r9)
    8800:	42000104 	addi	r8,r8,4
    8804:	59fffa36 	bltu	r11,r7,87f0 <__alt_data_end+0xf00087f0>
    8808:	213fff04 	addi	r4,r4,-4
    880c:	2008d0ba 	srli	r4,r4,2
    8810:	318000cc 	andi	r6,r6,3
    8814:	21000044 	addi	r4,r4,1
    8818:	2109883a 	add	r4,r4,r4
    881c:	2109883a 	add	r4,r4,r4
    8820:	1907883a 	add	r3,r3,r4
    8824:	290b883a 	add	r5,r5,r4
    8828:	30000626 	beq	r6,zero,8844 <memcpy+0x11c>
    882c:	198d883a 	add	r6,r3,r6
    8830:	29c00003 	ldbu	r7,0(r5)
    8834:	18c00044 	addi	r3,r3,1
    8838:	29400044 	addi	r5,r5,1
    883c:	19ffffc5 	stb	r7,-1(r3)
    8840:	19bffb1e 	bne	r3,r6,8830 <__alt_data_end+0xf0008830>
    8844:	dfc00217 	ldw	ra,8(sp)
    8848:	dc400117 	ldw	r17,4(sp)
    884c:	dc000017 	ldw	r16,0(sp)
    8850:	dec00304 	addi	sp,sp,12
    8854:	f800283a 	ret
    8858:	2007883a 	mov	r3,r4
    885c:	003ff206 	br	8828 <__alt_data_end+0xf0008828>
    8860:	2007883a 	mov	r3,r4
    8864:	003ff106 	br	882c <__alt_data_end+0xf000882c>
    8868:	200d883a 	mov	r6,r4
    886c:	003fee06 	br	8828 <__alt_data_end+0xf0008828>

00008870 <memset>:
    8870:	20c000cc 	andi	r3,r4,3
    8874:	2005883a 	mov	r2,r4
    8878:	18004426 	beq	r3,zero,898c <memset+0x11c>
    887c:	31ffffc4 	addi	r7,r6,-1
    8880:	30004026 	beq	r6,zero,8984 <memset+0x114>
    8884:	2813883a 	mov	r9,r5
    8888:	200d883a 	mov	r6,r4
    888c:	2007883a 	mov	r3,r4
    8890:	00000406 	br	88a4 <memset+0x34>
    8894:	3a3fffc4 	addi	r8,r7,-1
    8898:	31800044 	addi	r6,r6,1
    889c:	38003926 	beq	r7,zero,8984 <memset+0x114>
    88a0:	400f883a 	mov	r7,r8
    88a4:	18c00044 	addi	r3,r3,1
    88a8:	32400005 	stb	r9,0(r6)
    88ac:	1a0000cc 	andi	r8,r3,3
    88b0:	403ff81e 	bne	r8,zero,8894 <__alt_data_end+0xf0008894>
    88b4:	010000c4 	movi	r4,3
    88b8:	21c02d2e 	bgeu	r4,r7,8970 <memset+0x100>
    88bc:	29003fcc 	andi	r4,r5,255
    88c0:	200c923a 	slli	r6,r4,8
    88c4:	3108b03a 	or	r4,r6,r4
    88c8:	200c943a 	slli	r6,r4,16
    88cc:	218cb03a 	or	r6,r4,r6
    88d0:	010003c4 	movi	r4,15
    88d4:	21c0182e 	bgeu	r4,r7,8938 <memset+0xc8>
    88d8:	3b3ffc04 	addi	r12,r7,-16
    88dc:	6018d13a 	srli	r12,r12,4
    88e0:	1a000104 	addi	r8,r3,4
    88e4:	1ac00204 	addi	r11,r3,8
    88e8:	6008913a 	slli	r4,r12,4
    88ec:	1a800304 	addi	r10,r3,12
    88f0:	1813883a 	mov	r9,r3
    88f4:	21000504 	addi	r4,r4,20
    88f8:	1909883a 	add	r4,r3,r4
    88fc:	49800015 	stw	r6,0(r9)
    8900:	41800015 	stw	r6,0(r8)
    8904:	59800015 	stw	r6,0(r11)
    8908:	51800015 	stw	r6,0(r10)
    890c:	42000404 	addi	r8,r8,16
    8910:	4a400404 	addi	r9,r9,16
    8914:	5ac00404 	addi	r11,r11,16
    8918:	52800404 	addi	r10,r10,16
    891c:	413ff71e 	bne	r8,r4,88fc <__alt_data_end+0xf00088fc>
    8920:	63000044 	addi	r12,r12,1
    8924:	6018913a 	slli	r12,r12,4
    8928:	39c003cc 	andi	r7,r7,15
    892c:	010000c4 	movi	r4,3
    8930:	1b07883a 	add	r3,r3,r12
    8934:	21c00e2e 	bgeu	r4,r7,8970 <memset+0x100>
    8938:	1813883a 	mov	r9,r3
    893c:	3811883a 	mov	r8,r7
    8940:	010000c4 	movi	r4,3
    8944:	49800015 	stw	r6,0(r9)
    8948:	423fff04 	addi	r8,r8,-4
    894c:	4a400104 	addi	r9,r9,4
    8950:	223ffc36 	bltu	r4,r8,8944 <__alt_data_end+0xf0008944>
    8954:	393fff04 	addi	r4,r7,-4
    8958:	2008d0ba 	srli	r4,r4,2
    895c:	39c000cc 	andi	r7,r7,3
    8960:	21000044 	addi	r4,r4,1
    8964:	2109883a 	add	r4,r4,r4
    8968:	2109883a 	add	r4,r4,r4
    896c:	1907883a 	add	r3,r3,r4
    8970:	38000526 	beq	r7,zero,8988 <memset+0x118>
    8974:	19cf883a 	add	r7,r3,r7
    8978:	19400005 	stb	r5,0(r3)
    897c:	18c00044 	addi	r3,r3,1
    8980:	38fffd1e 	bne	r7,r3,8978 <__alt_data_end+0xf0008978>
    8984:	f800283a 	ret
    8988:	f800283a 	ret
    898c:	2007883a 	mov	r3,r4
    8990:	300f883a 	mov	r7,r6
    8994:	003fc706 	br	88b4 <__alt_data_end+0xf00088b4>

00008998 <_printf_r>:
    8998:	defffd04 	addi	sp,sp,-12
    899c:	2805883a 	mov	r2,r5
    89a0:	dfc00015 	stw	ra,0(sp)
    89a4:	d9800115 	stw	r6,4(sp)
    89a8:	d9c00215 	stw	r7,8(sp)
    89ac:	21400217 	ldw	r5,8(r4)
    89b0:	d9c00104 	addi	r7,sp,4
    89b4:	100d883a 	mov	r6,r2
    89b8:	0008b900 	call	8b90 <___vfprintf_internal_r>
    89bc:	dfc00017 	ldw	ra,0(sp)
    89c0:	dec00304 	addi	sp,sp,12
    89c4:	f800283a 	ret

000089c8 <printf>:
    89c8:	defffc04 	addi	sp,sp,-16
    89cc:	dfc00015 	stw	ra,0(sp)
    89d0:	d9400115 	stw	r5,4(sp)
    89d4:	d9800215 	stw	r6,8(sp)
    89d8:	d9c00315 	stw	r7,12(sp)
    89dc:	00820034 	movhi	r2,2048
    89e0:	10898104 	addi	r2,r2,9732
    89e4:	10800017 	ldw	r2,0(r2)
    89e8:	200b883a 	mov	r5,r4
    89ec:	d9800104 	addi	r6,sp,4
    89f0:	11000217 	ldw	r4,8(r2)
    89f4:	000ad880 	call	ad88 <__vfprintf_internal>
    89f8:	dfc00017 	ldw	ra,0(sp)
    89fc:	dec00404 	addi	sp,sp,16
    8a00:	f800283a 	ret

00008a04 <_putchar_r>:
    8a04:	21800217 	ldw	r6,8(r4)
    8a08:	000f5dc1 	jmpi	f5dc <_putc_r>

00008a0c <putchar>:
    8a0c:	00820034 	movhi	r2,2048
    8a10:	10898104 	addi	r2,r2,9732
    8a14:	200b883a 	mov	r5,r4
    8a18:	11000017 	ldw	r4,0(r2)
    8a1c:	21800217 	ldw	r6,8(r4)
    8a20:	000f5dc1 	jmpi	f5dc <_putc_r>

00008a24 <_puts_r>:
    8a24:	defff604 	addi	sp,sp,-40
    8a28:	dc000715 	stw	r16,28(sp)
    8a2c:	2021883a 	mov	r16,r4
    8a30:	2809883a 	mov	r4,r5
    8a34:	dc400815 	stw	r17,32(sp)
    8a38:	dfc00915 	stw	ra,36(sp)
    8a3c:	2823883a 	mov	r17,r5
    8a40:	0008af80 	call	8af8 <strlen>
    8a44:	10c00044 	addi	r3,r2,1
    8a48:	d8800115 	stw	r2,4(sp)
    8a4c:	00820034 	movhi	r2,2048
    8a50:	10809f04 	addi	r2,r2,636
    8a54:	d8800215 	stw	r2,8(sp)
    8a58:	00800044 	movi	r2,1
    8a5c:	d8800315 	stw	r2,12(sp)
    8a60:	00800084 	movi	r2,2
    8a64:	dc400015 	stw	r17,0(sp)
    8a68:	d8c00615 	stw	r3,24(sp)
    8a6c:	dec00415 	stw	sp,16(sp)
    8a70:	d8800515 	stw	r2,20(sp)
    8a74:	80000226 	beq	r16,zero,8a80 <_puts_r+0x5c>
    8a78:	80800e17 	ldw	r2,56(r16)
    8a7c:	10001426 	beq	r2,zero,8ad0 <_puts_r+0xac>
    8a80:	81400217 	ldw	r5,8(r16)
    8a84:	2880030b 	ldhu	r2,12(r5)
    8a88:	10c8000c 	andi	r3,r2,8192
    8a8c:	1800061e 	bne	r3,zero,8aa8 <_puts_r+0x84>
    8a90:	29001917 	ldw	r4,100(r5)
    8a94:	00f7ffc4 	movi	r3,-8193
    8a98:	10880014 	ori	r2,r2,8192
    8a9c:	20c6703a 	and	r3,r4,r3
    8aa0:	2880030d 	sth	r2,12(r5)
    8aa4:	28c01915 	stw	r3,100(r5)
    8aa8:	d9800404 	addi	r6,sp,16
    8aac:	8009883a 	mov	r4,r16
    8ab0:	000d2b80 	call	d2b8 <__sfvwrite_r>
    8ab4:	1000091e 	bne	r2,zero,8adc <_puts_r+0xb8>
    8ab8:	00800284 	movi	r2,10
    8abc:	dfc00917 	ldw	ra,36(sp)
    8ac0:	dc400817 	ldw	r17,32(sp)
    8ac4:	dc000717 	ldw	r16,28(sp)
    8ac8:	dec00a04 	addi	sp,sp,40
    8acc:	f800283a 	ret
    8ad0:	8009883a 	mov	r4,r16
    8ad4:	000ce340 	call	ce34 <__sinit>
    8ad8:	003fe906 	br	8a80 <__alt_data_end+0xf0008a80>
    8adc:	00bfffc4 	movi	r2,-1
    8ae0:	003ff606 	br	8abc <__alt_data_end+0xf0008abc>

00008ae4 <puts>:
    8ae4:	00820034 	movhi	r2,2048
    8ae8:	10898104 	addi	r2,r2,9732
    8aec:	200b883a 	mov	r5,r4
    8af0:	11000017 	ldw	r4,0(r2)
    8af4:	0008a241 	jmpi	8a24 <_puts_r>

00008af8 <strlen>:
    8af8:	208000cc 	andi	r2,r4,3
    8afc:	10002026 	beq	r2,zero,8b80 <strlen+0x88>
    8b00:	20800007 	ldb	r2,0(r4)
    8b04:	10002026 	beq	r2,zero,8b88 <strlen+0x90>
    8b08:	2005883a 	mov	r2,r4
    8b0c:	00000206 	br	8b18 <strlen+0x20>
    8b10:	10c00007 	ldb	r3,0(r2)
    8b14:	18001826 	beq	r3,zero,8b78 <strlen+0x80>
    8b18:	10800044 	addi	r2,r2,1
    8b1c:	10c000cc 	andi	r3,r2,3
    8b20:	183ffb1e 	bne	r3,zero,8b10 <__alt_data_end+0xf0008b10>
    8b24:	10c00017 	ldw	r3,0(r2)
    8b28:	01ffbff4 	movhi	r7,65279
    8b2c:	39ffbfc4 	addi	r7,r7,-257
    8b30:	00ca303a 	nor	r5,zero,r3
    8b34:	01a02074 	movhi	r6,32897
    8b38:	19c7883a 	add	r3,r3,r7
    8b3c:	31a02004 	addi	r6,r6,-32640
    8b40:	1946703a 	and	r3,r3,r5
    8b44:	1986703a 	and	r3,r3,r6
    8b48:	1800091e 	bne	r3,zero,8b70 <strlen+0x78>
    8b4c:	10800104 	addi	r2,r2,4
    8b50:	10c00017 	ldw	r3,0(r2)
    8b54:	19cb883a 	add	r5,r3,r7
    8b58:	00c6303a 	nor	r3,zero,r3
    8b5c:	28c6703a 	and	r3,r5,r3
    8b60:	1986703a 	and	r3,r3,r6
    8b64:	183ff926 	beq	r3,zero,8b4c <__alt_data_end+0xf0008b4c>
    8b68:	00000106 	br	8b70 <strlen+0x78>
    8b6c:	10800044 	addi	r2,r2,1
    8b70:	10c00007 	ldb	r3,0(r2)
    8b74:	183ffd1e 	bne	r3,zero,8b6c <__alt_data_end+0xf0008b6c>
    8b78:	1105c83a 	sub	r2,r2,r4
    8b7c:	f800283a 	ret
    8b80:	2005883a 	mov	r2,r4
    8b84:	003fe706 	br	8b24 <__alt_data_end+0xf0008b24>
    8b88:	0005883a 	mov	r2,zero
    8b8c:	f800283a 	ret

00008b90 <___vfprintf_internal_r>:
    8b90:	deffb804 	addi	sp,sp,-288
    8b94:	dfc04715 	stw	ra,284(sp)
    8b98:	ddc04515 	stw	r23,276(sp)
    8b9c:	dd404315 	stw	r21,268(sp)
    8ba0:	d9002c15 	stw	r4,176(sp)
    8ba4:	282f883a 	mov	r23,r5
    8ba8:	302b883a 	mov	r21,r6
    8bac:	d9c02d15 	stw	r7,180(sp)
    8bb0:	df004615 	stw	fp,280(sp)
    8bb4:	dd804415 	stw	r22,272(sp)
    8bb8:	dd004215 	stw	r20,264(sp)
    8bbc:	dcc04115 	stw	r19,260(sp)
    8bc0:	dc804015 	stw	r18,256(sp)
    8bc4:	dc403f15 	stw	r17,252(sp)
    8bc8:	dc003e15 	stw	r16,248(sp)
    8bcc:	000d9a80 	call	d9a8 <_localeconv_r>
    8bd0:	10800017 	ldw	r2,0(r2)
    8bd4:	1009883a 	mov	r4,r2
    8bd8:	d8803415 	stw	r2,208(sp)
    8bdc:	0008af80 	call	8af8 <strlen>
    8be0:	d8803715 	stw	r2,220(sp)
    8be4:	d8802c17 	ldw	r2,176(sp)
    8be8:	10000226 	beq	r2,zero,8bf4 <___vfprintf_internal_r+0x64>
    8bec:	10800e17 	ldw	r2,56(r2)
    8bf0:	1000f926 	beq	r2,zero,8fd8 <___vfprintf_internal_r+0x448>
    8bf4:	b880030b 	ldhu	r2,12(r23)
    8bf8:	10c8000c 	andi	r3,r2,8192
    8bfc:	1800061e 	bne	r3,zero,8c18 <___vfprintf_internal_r+0x88>
    8c00:	b9001917 	ldw	r4,100(r23)
    8c04:	00f7ffc4 	movi	r3,-8193
    8c08:	10880014 	ori	r2,r2,8192
    8c0c:	20c6703a 	and	r3,r4,r3
    8c10:	b880030d 	sth	r2,12(r23)
    8c14:	b8c01915 	stw	r3,100(r23)
    8c18:	10c0020c 	andi	r3,r2,8
    8c1c:	1800c126 	beq	r3,zero,8f24 <___vfprintf_internal_r+0x394>
    8c20:	b8c00417 	ldw	r3,16(r23)
    8c24:	1800bf26 	beq	r3,zero,8f24 <___vfprintf_internal_r+0x394>
    8c28:	1080068c 	andi	r2,r2,26
    8c2c:	00c00284 	movi	r3,10
    8c30:	10c0c426 	beq	r2,r3,8f44 <___vfprintf_internal_r+0x3b4>
    8c34:	d8c00404 	addi	r3,sp,16
    8c38:	05020034 	movhi	r20,2048
    8c3c:	d9001e04 	addi	r4,sp,120
    8c40:	a500b084 	addi	r20,r20,706
    8c44:	d8c01e15 	stw	r3,120(sp)
    8c48:	d8002015 	stw	zero,128(sp)
    8c4c:	d8001f15 	stw	zero,124(sp)
    8c50:	d8003315 	stw	zero,204(sp)
    8c54:	d8003615 	stw	zero,216(sp)
    8c58:	d8003815 	stw	zero,224(sp)
    8c5c:	1811883a 	mov	r8,r3
    8c60:	d8003915 	stw	zero,228(sp)
    8c64:	d8003a15 	stw	zero,232(sp)
    8c68:	d8002f15 	stw	zero,188(sp)
    8c6c:	d9002815 	stw	r4,160(sp)
    8c70:	a8800007 	ldb	r2,0(r21)
    8c74:	10027b26 	beq	r2,zero,9664 <___vfprintf_internal_r+0xad4>
    8c78:	00c00944 	movi	r3,37
    8c7c:	a821883a 	mov	r16,r21
    8c80:	10c0021e 	bne	r2,r3,8c8c <___vfprintf_internal_r+0xfc>
    8c84:	00001406 	br	8cd8 <___vfprintf_internal_r+0x148>
    8c88:	10c00326 	beq	r2,r3,8c98 <___vfprintf_internal_r+0x108>
    8c8c:	84000044 	addi	r16,r16,1
    8c90:	80800007 	ldb	r2,0(r16)
    8c94:	103ffc1e 	bne	r2,zero,8c88 <__alt_data_end+0xf0008c88>
    8c98:	8563c83a 	sub	r17,r16,r21
    8c9c:	88000e26 	beq	r17,zero,8cd8 <___vfprintf_internal_r+0x148>
    8ca0:	d8c02017 	ldw	r3,128(sp)
    8ca4:	d8801f17 	ldw	r2,124(sp)
    8ca8:	45400015 	stw	r21,0(r8)
    8cac:	1c47883a 	add	r3,r3,r17
    8cb0:	10800044 	addi	r2,r2,1
    8cb4:	d8c02015 	stw	r3,128(sp)
    8cb8:	44400115 	stw	r17,4(r8)
    8cbc:	d8801f15 	stw	r2,124(sp)
    8cc0:	00c001c4 	movi	r3,7
    8cc4:	1880a716 	blt	r3,r2,8f64 <___vfprintf_internal_r+0x3d4>
    8cc8:	42000204 	addi	r8,r8,8
    8ccc:	d9402f17 	ldw	r5,188(sp)
    8cd0:	2c4b883a 	add	r5,r5,r17
    8cd4:	d9402f15 	stw	r5,188(sp)
    8cd8:	80800007 	ldb	r2,0(r16)
    8cdc:	1000a826 	beq	r2,zero,8f80 <___vfprintf_internal_r+0x3f0>
    8ce0:	84400047 	ldb	r17,1(r16)
    8ce4:	00bfffc4 	movi	r2,-1
    8ce8:	85400044 	addi	r21,r16,1
    8cec:	d8002785 	stb	zero,158(sp)
    8cf0:	0007883a 	mov	r3,zero
    8cf4:	000f883a 	mov	r7,zero
    8cf8:	d8802915 	stw	r2,164(sp)
    8cfc:	d8003115 	stw	zero,196(sp)
    8d00:	0025883a 	mov	r18,zero
    8d04:	01401604 	movi	r5,88
    8d08:	01800244 	movi	r6,9
    8d0c:	02800a84 	movi	r10,42
    8d10:	02401b04 	movi	r9,108
    8d14:	ad400044 	addi	r21,r21,1
    8d18:	88bff804 	addi	r2,r17,-32
    8d1c:	28830436 	bltu	r5,r2,9930 <___vfprintf_internal_r+0xda0>
    8d20:	100490ba 	slli	r2,r2,2
    8d24:	01000074 	movhi	r4,1
    8d28:	21234e04 	addi	r4,r4,-29384
    8d2c:	1105883a 	add	r2,r2,r4
    8d30:	10800017 	ldw	r2,0(r2)
    8d34:	1000683a 	jmp	r2
    8d38:	00009850 	cmplti	zero,zero,609
    8d3c:	00009930 	cmpltui	zero,zero,612
    8d40:	00009930 	cmpltui	zero,zero,612
    8d44:	00009870 	cmpltui	zero,zero,609
    8d48:	00009930 	cmpltui	zero,zero,612
    8d4c:	00009930 	cmpltui	zero,zero,612
    8d50:	00009930 	cmpltui	zero,zero,612
    8d54:	00009930 	cmpltui	zero,zero,612
    8d58:	00009930 	cmpltui	zero,zero,612
    8d5c:	00009930 	cmpltui	zero,zero,612
    8d60:	00008fe4 	muli	zero,zero,575
    8d64:	0000978c 	andi	zero,zero,606
    8d68:	00009930 	cmpltui	zero,zero,612
    8d6c:	00008eac 	andhi	zero,zero,570
    8d70:	0000900c 	andi	zero,zero,576
    8d74:	00009930 	cmpltui	zero,zero,612
    8d78:	0000904c 	andi	zero,zero,577
    8d7c:	00009058 	cmpnei	zero,zero,577
    8d80:	00009058 	cmpnei	zero,zero,577
    8d84:	00009058 	cmpnei	zero,zero,577
    8d88:	00009058 	cmpnei	zero,zero,577
    8d8c:	00009058 	cmpnei	zero,zero,577
    8d90:	00009058 	cmpnei	zero,zero,577
    8d94:	00009058 	cmpnei	zero,zero,577
    8d98:	00009058 	cmpnei	zero,zero,577
    8d9c:	00009058 	cmpnei	zero,zero,577
    8da0:	00009930 	cmpltui	zero,zero,612
    8da4:	00009930 	cmpltui	zero,zero,612
    8da8:	00009930 	cmpltui	zero,zero,612
    8dac:	00009930 	cmpltui	zero,zero,612
    8db0:	00009930 	cmpltui	zero,zero,612
    8db4:	00009930 	cmpltui	zero,zero,612
    8db8:	00009930 	cmpltui	zero,zero,612
    8dbc:	00009930 	cmpltui	zero,zero,612
    8dc0:	00009930 	cmpltui	zero,zero,612
    8dc4:	00009930 	cmpltui	zero,zero,612
    8dc8:	0000908c 	andi	zero,zero,578
    8dcc:	00009148 	cmpgei	zero,zero,581
    8dd0:	00009930 	cmpltui	zero,zero,612
    8dd4:	00009148 	cmpgei	zero,zero,581
    8dd8:	00009930 	cmpltui	zero,zero,612
    8ddc:	00009930 	cmpltui	zero,zero,612
    8de0:	00009930 	cmpltui	zero,zero,612
    8de4:	00009930 	cmpltui	zero,zero,612
    8de8:	000091e8 	cmpgeui	zero,zero,583
    8dec:	00009930 	cmpltui	zero,zero,612
    8df0:	00009930 	cmpltui	zero,zero,612
    8df4:	000091f4 	movhi	zero,583
    8df8:	00009930 	cmpltui	zero,zero,612
    8dfc:	00009930 	cmpltui	zero,zero,612
    8e00:	00009930 	cmpltui	zero,zero,612
    8e04:	00009930 	cmpltui	zero,zero,612
    8e08:	00009930 	cmpltui	zero,zero,612
    8e0c:	0000966c 	andhi	zero,zero,601
    8e10:	00009930 	cmpltui	zero,zero,612
    8e14:	00009930 	cmpltui	zero,zero,612
    8e18:	000096cc 	andi	zero,zero,603
    8e1c:	00009930 	cmpltui	zero,zero,612
    8e20:	00009930 	cmpltui	zero,zero,612
    8e24:	00009930 	cmpltui	zero,zero,612
    8e28:	00009930 	cmpltui	zero,zero,612
    8e2c:	00009930 	cmpltui	zero,zero,612
    8e30:	00009930 	cmpltui	zero,zero,612
    8e34:	00009930 	cmpltui	zero,zero,612
    8e38:	00009930 	cmpltui	zero,zero,612
    8e3c:	00009930 	cmpltui	zero,zero,612
    8e40:	00009930 	cmpltui	zero,zero,612
    8e44:	000098dc 	xori	zero,zero,611
    8e48:	0000987c 	xorhi	zero,zero,609
    8e4c:	00009148 	cmpgei	zero,zero,581
    8e50:	00009148 	cmpgei	zero,zero,581
    8e54:	00009148 	cmpgei	zero,zero,581
    8e58:	0000988c 	andi	zero,zero,610
    8e5c:	0000987c 	xorhi	zero,zero,609
    8e60:	00009930 	cmpltui	zero,zero,612
    8e64:	00009930 	cmpltui	zero,zero,612
    8e68:	00009898 	cmpnei	zero,zero,610
    8e6c:	00009930 	cmpltui	zero,zero,612
    8e70:	000098a8 	cmpgeui	zero,zero,610
    8e74:	0000977c 	xorhi	zero,zero,605
    8e78:	00008eb8 	rdprs	zero,zero,570
    8e7c:	0000979c 	xori	zero,zero,606
    8e80:	00009930 	cmpltui	zero,zero,612
    8e84:	000097a8 	cmpgeui	zero,zero,606
    8e88:	00009930 	cmpltui	zero,zero,612
    8e8c:	00009804 	movi	zero,608
    8e90:	00009930 	cmpltui	zero,zero,612
    8e94:	00009930 	cmpltui	zero,zero,612
    8e98:	00009814 	movui	zero,608
    8e9c:	d9003117 	ldw	r4,196(sp)
    8ea0:	d8802d15 	stw	r2,180(sp)
    8ea4:	0109c83a 	sub	r4,zero,r4
    8ea8:	d9003115 	stw	r4,196(sp)
    8eac:	94800114 	ori	r18,r18,4
    8eb0:	ac400007 	ldb	r17,0(r21)
    8eb4:	003f9706 	br	8d14 <__alt_data_end+0xf0008d14>
    8eb8:	00800c04 	movi	r2,48
    8ebc:	d9002d17 	ldw	r4,180(sp)
    8ec0:	d9402917 	ldw	r5,164(sp)
    8ec4:	d8802705 	stb	r2,156(sp)
    8ec8:	00801e04 	movi	r2,120
    8ecc:	d8802745 	stb	r2,157(sp)
    8ed0:	d8002785 	stb	zero,158(sp)
    8ed4:	20c00104 	addi	r3,r4,4
    8ed8:	24c00017 	ldw	r19,0(r4)
    8edc:	002d883a 	mov	r22,zero
    8ee0:	90800094 	ori	r2,r18,2
    8ee4:	28029a16 	blt	r5,zero,9950 <___vfprintf_internal_r+0xdc0>
    8ee8:	00bfdfc4 	movi	r2,-129
    8eec:	90a4703a 	and	r18,r18,r2
    8ef0:	d8c02d15 	stw	r3,180(sp)
    8ef4:	94800094 	ori	r18,r18,2
    8ef8:	9802871e 	bne	r19,zero,9918 <___vfprintf_internal_r+0xd88>
    8efc:	00820034 	movhi	r2,2048
    8f00:	1080a904 	addi	r2,r2,676
    8f04:	d8803915 	stw	r2,228(sp)
    8f08:	04401e04 	movi	r17,120
    8f0c:	d8802917 	ldw	r2,164(sp)
    8f10:	0039883a 	mov	fp,zero
    8f14:	1001e926 	beq	r2,zero,96bc <___vfprintf_internal_r+0xb2c>
    8f18:	0027883a 	mov	r19,zero
    8f1c:	002d883a 	mov	r22,zero
    8f20:	00020506 	br	9738 <___vfprintf_internal_r+0xba8>
    8f24:	d9002c17 	ldw	r4,176(sp)
    8f28:	b80b883a 	mov	r5,r23
    8f2c:	000ae600 	call	ae60 <__swsetup_r>
    8f30:	1005ac1e 	bne	r2,zero,a5e4 <___vfprintf_internal_r+0x1a54>
    8f34:	b880030b 	ldhu	r2,12(r23)
    8f38:	00c00284 	movi	r3,10
    8f3c:	1080068c 	andi	r2,r2,26
    8f40:	10ff3c1e 	bne	r2,r3,8c34 <__alt_data_end+0xf0008c34>
    8f44:	b880038f 	ldh	r2,14(r23)
    8f48:	103f3a16 	blt	r2,zero,8c34 <__alt_data_end+0xf0008c34>
    8f4c:	d9c02d17 	ldw	r7,180(sp)
    8f50:	d9002c17 	ldw	r4,176(sp)
    8f54:	a80d883a 	mov	r6,r21
    8f58:	b80b883a 	mov	r5,r23
    8f5c:	000ada40 	call	ada4 <__sbprintf>
    8f60:	00001106 	br	8fa8 <___vfprintf_internal_r+0x418>
    8f64:	d9002c17 	ldw	r4,176(sp)
    8f68:	d9801e04 	addi	r6,sp,120
    8f6c:	b80b883a 	mov	r5,r23
    8f70:	00100840 	call	10084 <__sprint_r>
    8f74:	1000081e 	bne	r2,zero,8f98 <___vfprintf_internal_r+0x408>
    8f78:	da000404 	addi	r8,sp,16
    8f7c:	003f5306 	br	8ccc <__alt_data_end+0xf0008ccc>
    8f80:	d8802017 	ldw	r2,128(sp)
    8f84:	10000426 	beq	r2,zero,8f98 <___vfprintf_internal_r+0x408>
    8f88:	d9002c17 	ldw	r4,176(sp)
    8f8c:	d9801e04 	addi	r6,sp,120
    8f90:	b80b883a 	mov	r5,r23
    8f94:	00100840 	call	10084 <__sprint_r>
    8f98:	b880030b 	ldhu	r2,12(r23)
    8f9c:	1080100c 	andi	r2,r2,64
    8fa0:	1005901e 	bne	r2,zero,a5e4 <___vfprintf_internal_r+0x1a54>
    8fa4:	d8802f17 	ldw	r2,188(sp)
    8fa8:	dfc04717 	ldw	ra,284(sp)
    8fac:	df004617 	ldw	fp,280(sp)
    8fb0:	ddc04517 	ldw	r23,276(sp)
    8fb4:	dd804417 	ldw	r22,272(sp)
    8fb8:	dd404317 	ldw	r21,268(sp)
    8fbc:	dd004217 	ldw	r20,264(sp)
    8fc0:	dcc04117 	ldw	r19,260(sp)
    8fc4:	dc804017 	ldw	r18,256(sp)
    8fc8:	dc403f17 	ldw	r17,252(sp)
    8fcc:	dc003e17 	ldw	r16,248(sp)
    8fd0:	dec04804 	addi	sp,sp,288
    8fd4:	f800283a 	ret
    8fd8:	d9002c17 	ldw	r4,176(sp)
    8fdc:	000ce340 	call	ce34 <__sinit>
    8fe0:	003f0406 	br	8bf4 <__alt_data_end+0xf0008bf4>
    8fe4:	d8802d17 	ldw	r2,180(sp)
    8fe8:	d9002d17 	ldw	r4,180(sp)
    8fec:	10800017 	ldw	r2,0(r2)
    8ff0:	d8803115 	stw	r2,196(sp)
    8ff4:	20800104 	addi	r2,r4,4
    8ff8:	d9003117 	ldw	r4,196(sp)
    8ffc:	203fa716 	blt	r4,zero,8e9c <__alt_data_end+0xf0008e9c>
    9000:	d8802d15 	stw	r2,180(sp)
    9004:	ac400007 	ldb	r17,0(r21)
    9008:	003f4206 	br	8d14 <__alt_data_end+0xf0008d14>
    900c:	ac400007 	ldb	r17,0(r21)
    9010:	aac00044 	addi	r11,r21,1
    9014:	8a872826 	beq	r17,r10,acb8 <___vfprintf_internal_r+0x2128>
    9018:	88bff404 	addi	r2,r17,-48
    901c:	0009883a 	mov	r4,zero
    9020:	30867d36 	bltu	r6,r2,aa18 <___vfprintf_internal_r+0x1e88>
    9024:	5c400007 	ldb	r17,0(r11)
    9028:	210002a4 	muli	r4,r4,10
    902c:	5d400044 	addi	r21,r11,1
    9030:	a817883a 	mov	r11,r21
    9034:	2089883a 	add	r4,r4,r2
    9038:	88bff404 	addi	r2,r17,-48
    903c:	30bff92e 	bgeu	r6,r2,9024 <__alt_data_end+0xf0009024>
    9040:	2005c916 	blt	r4,zero,a768 <___vfprintf_internal_r+0x1bd8>
    9044:	d9002915 	stw	r4,164(sp)
    9048:	003f3306 	br	8d18 <__alt_data_end+0xf0008d18>
    904c:	94802014 	ori	r18,r18,128
    9050:	ac400007 	ldb	r17,0(r21)
    9054:	003f2f06 	br	8d14 <__alt_data_end+0xf0008d14>
    9058:	a809883a 	mov	r4,r21
    905c:	d8003115 	stw	zero,196(sp)
    9060:	88bff404 	addi	r2,r17,-48
    9064:	0017883a 	mov	r11,zero
    9068:	24400007 	ldb	r17,0(r4)
    906c:	5ac002a4 	muli	r11,r11,10
    9070:	ad400044 	addi	r21,r21,1
    9074:	a809883a 	mov	r4,r21
    9078:	12d7883a 	add	r11,r2,r11
    907c:	88bff404 	addi	r2,r17,-48
    9080:	30bff92e 	bgeu	r6,r2,9068 <__alt_data_end+0xf0009068>
    9084:	dac03115 	stw	r11,196(sp)
    9088:	003f2306 	br	8d18 <__alt_data_end+0xf0008d18>
    908c:	18c03fcc 	andi	r3,r3,255
    9090:	18072b1e 	bne	r3,zero,ad40 <___vfprintf_internal_r+0x21b0>
    9094:	94800414 	ori	r18,r18,16
    9098:	9080080c 	andi	r2,r18,32
    909c:	10037b26 	beq	r2,zero,9e8c <___vfprintf_internal_r+0x12fc>
    90a0:	d9402d17 	ldw	r5,180(sp)
    90a4:	28800117 	ldw	r2,4(r5)
    90a8:	2cc00017 	ldw	r19,0(r5)
    90ac:	29400204 	addi	r5,r5,8
    90b0:	d9402d15 	stw	r5,180(sp)
    90b4:	102d883a 	mov	r22,r2
    90b8:	10044b16 	blt	r2,zero,a1e8 <___vfprintf_internal_r+0x1658>
    90bc:	d9402917 	ldw	r5,164(sp)
    90c0:	df002783 	ldbu	fp,158(sp)
    90c4:	2803bc16 	blt	r5,zero,9fb8 <___vfprintf_internal_r+0x1428>
    90c8:	00ffdfc4 	movi	r3,-129
    90cc:	9d84b03a 	or	r2,r19,r22
    90d0:	90e4703a 	and	r18,r18,r3
    90d4:	10017726 	beq	r2,zero,96b4 <___vfprintf_internal_r+0xb24>
    90d8:	b0038326 	beq	r22,zero,9ee8 <___vfprintf_internal_r+0x1358>
    90dc:	dc402a15 	stw	r17,168(sp)
    90e0:	dc001e04 	addi	r16,sp,120
    90e4:	b023883a 	mov	r17,r22
    90e8:	402d883a 	mov	r22,r8
    90ec:	9809883a 	mov	r4,r19
    90f0:	880b883a 	mov	r5,r17
    90f4:	01800284 	movi	r6,10
    90f8:	000f883a 	mov	r7,zero
    90fc:	001247c0 	call	1247c <__umoddi3>
    9100:	10800c04 	addi	r2,r2,48
    9104:	843fffc4 	addi	r16,r16,-1
    9108:	9809883a 	mov	r4,r19
    910c:	880b883a 	mov	r5,r17
    9110:	80800005 	stb	r2,0(r16)
    9114:	01800284 	movi	r6,10
    9118:	000f883a 	mov	r7,zero
    911c:	0011f040 	call	11f04 <__udivdi3>
    9120:	1027883a 	mov	r19,r2
    9124:	10c4b03a 	or	r2,r2,r3
    9128:	1823883a 	mov	r17,r3
    912c:	103fef1e 	bne	r2,zero,90ec <__alt_data_end+0xf00090ec>
    9130:	d8c02817 	ldw	r3,160(sp)
    9134:	dc402a17 	ldw	r17,168(sp)
    9138:	b011883a 	mov	r8,r22
    913c:	1c07c83a 	sub	r3,r3,r16
    9140:	d8c02e15 	stw	r3,184(sp)
    9144:	00005906 	br	92ac <___vfprintf_internal_r+0x71c>
    9148:	18c03fcc 	andi	r3,r3,255
    914c:	1806fa1e 	bne	r3,zero,ad38 <___vfprintf_internal_r+0x21a8>
    9150:	9080020c 	andi	r2,r18,8
    9154:	10048a26 	beq	r2,zero,a380 <___vfprintf_internal_r+0x17f0>
    9158:	d8c02d17 	ldw	r3,180(sp)
    915c:	d9002d17 	ldw	r4,180(sp)
    9160:	d9402d17 	ldw	r5,180(sp)
    9164:	18c00017 	ldw	r3,0(r3)
    9168:	21000117 	ldw	r4,4(r4)
    916c:	29400204 	addi	r5,r5,8
    9170:	d8c03615 	stw	r3,216(sp)
    9174:	d9003815 	stw	r4,224(sp)
    9178:	d9402d15 	stw	r5,180(sp)
    917c:	d9003617 	ldw	r4,216(sp)
    9180:	d9403817 	ldw	r5,224(sp)
    9184:	da003d15 	stw	r8,244(sp)
    9188:	04000044 	movi	r16,1
    918c:	000fca80 	call	fca8 <__fpclassifyd>
    9190:	da003d17 	ldw	r8,244(sp)
    9194:	14041f1e 	bne	r2,r16,a214 <___vfprintf_internal_r+0x1684>
    9198:	d9003617 	ldw	r4,216(sp)
    919c:	d9403817 	ldw	r5,224(sp)
    91a0:	000d883a 	mov	r6,zero
    91a4:	000f883a 	mov	r7,zero
    91a8:	00132600 	call	13260 <__ledf2>
    91ac:	da003d17 	ldw	r8,244(sp)
    91b0:	1005be16 	blt	r2,zero,a8ac <___vfprintf_internal_r+0x1d1c>
    91b4:	df002783 	ldbu	fp,158(sp)
    91b8:	008011c4 	movi	r2,71
    91bc:	1445330e 	bge	r2,r17,a68c <___vfprintf_internal_r+0x1afc>
    91c0:	04020034 	movhi	r16,2048
    91c4:	8400a104 	addi	r16,r16,644
    91c8:	00c000c4 	movi	r3,3
    91cc:	00bfdfc4 	movi	r2,-129
    91d0:	d8c02a15 	stw	r3,168(sp)
    91d4:	90a4703a 	and	r18,r18,r2
    91d8:	d8c02e15 	stw	r3,184(sp)
    91dc:	d8002915 	stw	zero,164(sp)
    91e0:	d8003215 	stw	zero,200(sp)
    91e4:	00003706 	br	92c4 <___vfprintf_internal_r+0x734>
    91e8:	94800214 	ori	r18,r18,8
    91ec:	ac400007 	ldb	r17,0(r21)
    91f0:	003ec806 	br	8d14 <__alt_data_end+0xf0008d14>
    91f4:	18c03fcc 	andi	r3,r3,255
    91f8:	1806db1e 	bne	r3,zero,ad68 <___vfprintf_internal_r+0x21d8>
    91fc:	94800414 	ori	r18,r18,16
    9200:	9080080c 	andi	r2,r18,32
    9204:	1002d826 	beq	r2,zero,9d68 <___vfprintf_internal_r+0x11d8>
    9208:	d9402d17 	ldw	r5,180(sp)
    920c:	d8c02917 	ldw	r3,164(sp)
    9210:	d8002785 	stb	zero,158(sp)
    9214:	28800204 	addi	r2,r5,8
    9218:	2cc00017 	ldw	r19,0(r5)
    921c:	2d800117 	ldw	r22,4(r5)
    9220:	18048f16 	blt	r3,zero,a460 <___vfprintf_internal_r+0x18d0>
    9224:	013fdfc4 	movi	r4,-129
    9228:	9d86b03a 	or	r3,r19,r22
    922c:	d8802d15 	stw	r2,180(sp)
    9230:	9124703a 	and	r18,r18,r4
    9234:	1802d91e 	bne	r3,zero,9d9c <___vfprintf_internal_r+0x120c>
    9238:	d8c02917 	ldw	r3,164(sp)
    923c:	0039883a 	mov	fp,zero
    9240:	1805c326 	beq	r3,zero,a950 <___vfprintf_internal_r+0x1dc0>
    9244:	0027883a 	mov	r19,zero
    9248:	002d883a 	mov	r22,zero
    924c:	dc001e04 	addi	r16,sp,120
    9250:	9806d0fa 	srli	r3,r19,3
    9254:	b008977a 	slli	r4,r22,29
    9258:	b02cd0fa 	srli	r22,r22,3
    925c:	9cc001cc 	andi	r19,r19,7
    9260:	98800c04 	addi	r2,r19,48
    9264:	843fffc4 	addi	r16,r16,-1
    9268:	20e6b03a 	or	r19,r4,r3
    926c:	80800005 	stb	r2,0(r16)
    9270:	9d86b03a 	or	r3,r19,r22
    9274:	183ff61e 	bne	r3,zero,9250 <__alt_data_end+0xf0009250>
    9278:	90c0004c 	andi	r3,r18,1
    927c:	18013b26 	beq	r3,zero,976c <___vfprintf_internal_r+0xbdc>
    9280:	10803fcc 	andi	r2,r2,255
    9284:	1080201c 	xori	r2,r2,128
    9288:	10bfe004 	addi	r2,r2,-128
    928c:	00c00c04 	movi	r3,48
    9290:	10c13626 	beq	r2,r3,976c <___vfprintf_internal_r+0xbdc>
    9294:	80ffffc5 	stb	r3,-1(r16)
    9298:	d8c02817 	ldw	r3,160(sp)
    929c:	80bfffc4 	addi	r2,r16,-1
    92a0:	1021883a 	mov	r16,r2
    92a4:	1887c83a 	sub	r3,r3,r2
    92a8:	d8c02e15 	stw	r3,184(sp)
    92ac:	d8802e17 	ldw	r2,184(sp)
    92b0:	d9002917 	ldw	r4,164(sp)
    92b4:	1100010e 	bge	r2,r4,92bc <___vfprintf_internal_r+0x72c>
    92b8:	2005883a 	mov	r2,r4
    92bc:	d8802a15 	stw	r2,168(sp)
    92c0:	d8003215 	stw	zero,200(sp)
    92c4:	e7003fcc 	andi	fp,fp,255
    92c8:	e700201c 	xori	fp,fp,128
    92cc:	e73fe004 	addi	fp,fp,-128
    92d0:	e0000326 	beq	fp,zero,92e0 <___vfprintf_internal_r+0x750>
    92d4:	d8c02a17 	ldw	r3,168(sp)
    92d8:	18c00044 	addi	r3,r3,1
    92dc:	d8c02a15 	stw	r3,168(sp)
    92e0:	90c0008c 	andi	r3,r18,2
    92e4:	d8c02b15 	stw	r3,172(sp)
    92e8:	18000326 	beq	r3,zero,92f8 <___vfprintf_internal_r+0x768>
    92ec:	d8c02a17 	ldw	r3,168(sp)
    92f0:	18c00084 	addi	r3,r3,2
    92f4:	d8c02a15 	stw	r3,168(sp)
    92f8:	90c0210c 	andi	r3,r18,132
    92fc:	d8c03015 	stw	r3,192(sp)
    9300:	1801a31e 	bne	r3,zero,9990 <___vfprintf_internal_r+0xe00>
    9304:	d9003117 	ldw	r4,196(sp)
    9308:	d8c02a17 	ldw	r3,168(sp)
    930c:	20e7c83a 	sub	r19,r4,r3
    9310:	04c19f0e 	bge	zero,r19,9990 <___vfprintf_internal_r+0xe00>
    9314:	02400404 	movi	r9,16
    9318:	d8c02017 	ldw	r3,128(sp)
    931c:	d8801f17 	ldw	r2,124(sp)
    9320:	4cc50d0e 	bge	r9,r19,a758 <___vfprintf_internal_r+0x1bc8>
    9324:	01420034 	movhi	r5,2048
    9328:	2940b484 	addi	r5,r5,722
    932c:	dc403b15 	stw	r17,236(sp)
    9330:	d9403515 	stw	r5,212(sp)
    9334:	9823883a 	mov	r17,r19
    9338:	482d883a 	mov	r22,r9
    933c:	9027883a 	mov	r19,r18
    9340:	070001c4 	movi	fp,7
    9344:	8025883a 	mov	r18,r16
    9348:	dc002c17 	ldw	r16,176(sp)
    934c:	00000306 	br	935c <___vfprintf_internal_r+0x7cc>
    9350:	8c7ffc04 	addi	r17,r17,-16
    9354:	42000204 	addi	r8,r8,8
    9358:	b440130e 	bge	r22,r17,93a8 <___vfprintf_internal_r+0x818>
    935c:	01020034 	movhi	r4,2048
    9360:	18c00404 	addi	r3,r3,16
    9364:	10800044 	addi	r2,r2,1
    9368:	2100b484 	addi	r4,r4,722
    936c:	41000015 	stw	r4,0(r8)
    9370:	45800115 	stw	r22,4(r8)
    9374:	d8c02015 	stw	r3,128(sp)
    9378:	d8801f15 	stw	r2,124(sp)
    937c:	e0bff40e 	bge	fp,r2,9350 <__alt_data_end+0xf0009350>
    9380:	d9801e04 	addi	r6,sp,120
    9384:	b80b883a 	mov	r5,r23
    9388:	8009883a 	mov	r4,r16
    938c:	00100840 	call	10084 <__sprint_r>
    9390:	103f011e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9394:	8c7ffc04 	addi	r17,r17,-16
    9398:	d8c02017 	ldw	r3,128(sp)
    939c:	d8801f17 	ldw	r2,124(sp)
    93a0:	da000404 	addi	r8,sp,16
    93a4:	b47fed16 	blt	r22,r17,935c <__alt_data_end+0xf000935c>
    93a8:	9021883a 	mov	r16,r18
    93ac:	9825883a 	mov	r18,r19
    93b0:	8827883a 	mov	r19,r17
    93b4:	dc403b17 	ldw	r17,236(sp)
    93b8:	d9403517 	ldw	r5,212(sp)
    93bc:	98c7883a 	add	r3,r19,r3
    93c0:	10800044 	addi	r2,r2,1
    93c4:	41400015 	stw	r5,0(r8)
    93c8:	44c00115 	stw	r19,4(r8)
    93cc:	d8c02015 	stw	r3,128(sp)
    93d0:	d8801f15 	stw	r2,124(sp)
    93d4:	010001c4 	movi	r4,7
    93d8:	2082a316 	blt	r4,r2,9e68 <___vfprintf_internal_r+0x12d8>
    93dc:	df002787 	ldb	fp,158(sp)
    93e0:	42000204 	addi	r8,r8,8
    93e4:	e0000c26 	beq	fp,zero,9418 <___vfprintf_internal_r+0x888>
    93e8:	d8801f17 	ldw	r2,124(sp)
    93ec:	d9002784 	addi	r4,sp,158
    93f0:	18c00044 	addi	r3,r3,1
    93f4:	10800044 	addi	r2,r2,1
    93f8:	41000015 	stw	r4,0(r8)
    93fc:	01000044 	movi	r4,1
    9400:	41000115 	stw	r4,4(r8)
    9404:	d8c02015 	stw	r3,128(sp)
    9408:	d8801f15 	stw	r2,124(sp)
    940c:	010001c4 	movi	r4,7
    9410:	20823c16 	blt	r4,r2,9d04 <___vfprintf_internal_r+0x1174>
    9414:	42000204 	addi	r8,r8,8
    9418:	d8802b17 	ldw	r2,172(sp)
    941c:	10000c26 	beq	r2,zero,9450 <___vfprintf_internal_r+0x8c0>
    9420:	d8801f17 	ldw	r2,124(sp)
    9424:	d9002704 	addi	r4,sp,156
    9428:	18c00084 	addi	r3,r3,2
    942c:	10800044 	addi	r2,r2,1
    9430:	41000015 	stw	r4,0(r8)
    9434:	01000084 	movi	r4,2
    9438:	41000115 	stw	r4,4(r8)
    943c:	d8c02015 	stw	r3,128(sp)
    9440:	d8801f15 	stw	r2,124(sp)
    9444:	010001c4 	movi	r4,7
    9448:	20823616 	blt	r4,r2,9d24 <___vfprintf_internal_r+0x1194>
    944c:	42000204 	addi	r8,r8,8
    9450:	d9003017 	ldw	r4,192(sp)
    9454:	00802004 	movi	r2,128
    9458:	20819926 	beq	r4,r2,9ac0 <___vfprintf_internal_r+0xf30>
    945c:	d9402917 	ldw	r5,164(sp)
    9460:	d8802e17 	ldw	r2,184(sp)
    9464:	28adc83a 	sub	r22,r5,r2
    9468:	0580310e 	bge	zero,r22,9530 <___vfprintf_internal_r+0x9a0>
    946c:	07000404 	movi	fp,16
    9470:	d8801f17 	ldw	r2,124(sp)
    9474:	e584140e 	bge	fp,r22,a4c8 <___vfprintf_internal_r+0x1938>
    9478:	01420034 	movhi	r5,2048
    947c:	2940b084 	addi	r5,r5,706
    9480:	dc402915 	stw	r17,164(sp)
    9484:	d9402b15 	stw	r5,172(sp)
    9488:	b023883a 	mov	r17,r22
    948c:	04c001c4 	movi	r19,7
    9490:	a82d883a 	mov	r22,r21
    9494:	902b883a 	mov	r21,r18
    9498:	8025883a 	mov	r18,r16
    949c:	dc002c17 	ldw	r16,176(sp)
    94a0:	00000306 	br	94b0 <___vfprintf_internal_r+0x920>
    94a4:	8c7ffc04 	addi	r17,r17,-16
    94a8:	42000204 	addi	r8,r8,8
    94ac:	e440110e 	bge	fp,r17,94f4 <___vfprintf_internal_r+0x964>
    94b0:	18c00404 	addi	r3,r3,16
    94b4:	10800044 	addi	r2,r2,1
    94b8:	45000015 	stw	r20,0(r8)
    94bc:	47000115 	stw	fp,4(r8)
    94c0:	d8c02015 	stw	r3,128(sp)
    94c4:	d8801f15 	stw	r2,124(sp)
    94c8:	98bff60e 	bge	r19,r2,94a4 <__alt_data_end+0xf00094a4>
    94cc:	d9801e04 	addi	r6,sp,120
    94d0:	b80b883a 	mov	r5,r23
    94d4:	8009883a 	mov	r4,r16
    94d8:	00100840 	call	10084 <__sprint_r>
    94dc:	103eae1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    94e0:	8c7ffc04 	addi	r17,r17,-16
    94e4:	d8c02017 	ldw	r3,128(sp)
    94e8:	d8801f17 	ldw	r2,124(sp)
    94ec:	da000404 	addi	r8,sp,16
    94f0:	e47fef16 	blt	fp,r17,94b0 <__alt_data_end+0xf00094b0>
    94f4:	9021883a 	mov	r16,r18
    94f8:	a825883a 	mov	r18,r21
    94fc:	b02b883a 	mov	r21,r22
    9500:	882d883a 	mov	r22,r17
    9504:	dc402917 	ldw	r17,164(sp)
    9508:	d9002b17 	ldw	r4,172(sp)
    950c:	1d87883a 	add	r3,r3,r22
    9510:	10800044 	addi	r2,r2,1
    9514:	41000015 	stw	r4,0(r8)
    9518:	45800115 	stw	r22,4(r8)
    951c:	d8c02015 	stw	r3,128(sp)
    9520:	d8801f15 	stw	r2,124(sp)
    9524:	010001c4 	movi	r4,7
    9528:	2081ee16 	blt	r4,r2,9ce4 <___vfprintf_internal_r+0x1154>
    952c:	42000204 	addi	r8,r8,8
    9530:	9080400c 	andi	r2,r18,256
    9534:	1001181e 	bne	r2,zero,9998 <___vfprintf_internal_r+0xe08>
    9538:	d9402e17 	ldw	r5,184(sp)
    953c:	d8801f17 	ldw	r2,124(sp)
    9540:	44000015 	stw	r16,0(r8)
    9544:	1947883a 	add	r3,r3,r5
    9548:	10800044 	addi	r2,r2,1
    954c:	41400115 	stw	r5,4(r8)
    9550:	d8c02015 	stw	r3,128(sp)
    9554:	d8801f15 	stw	r2,124(sp)
    9558:	010001c4 	movi	r4,7
    955c:	2081d316 	blt	r4,r2,9cac <___vfprintf_internal_r+0x111c>
    9560:	42000204 	addi	r8,r8,8
    9564:	9480010c 	andi	r18,r18,4
    9568:	90003226 	beq	r18,zero,9634 <___vfprintf_internal_r+0xaa4>
    956c:	d9403117 	ldw	r5,196(sp)
    9570:	d8802a17 	ldw	r2,168(sp)
    9574:	28a1c83a 	sub	r16,r5,r2
    9578:	04002e0e 	bge	zero,r16,9634 <___vfprintf_internal_r+0xaa4>
    957c:	04400404 	movi	r17,16
    9580:	d8801f17 	ldw	r2,124(sp)
    9584:	8c04a20e 	bge	r17,r16,a810 <___vfprintf_internal_r+0x1c80>
    9588:	01420034 	movhi	r5,2048
    958c:	2940b484 	addi	r5,r5,722
    9590:	d9403515 	stw	r5,212(sp)
    9594:	048001c4 	movi	r18,7
    9598:	dcc02c17 	ldw	r19,176(sp)
    959c:	00000306 	br	95ac <___vfprintf_internal_r+0xa1c>
    95a0:	843ffc04 	addi	r16,r16,-16
    95a4:	42000204 	addi	r8,r8,8
    95a8:	8c00130e 	bge	r17,r16,95f8 <___vfprintf_internal_r+0xa68>
    95ac:	01020034 	movhi	r4,2048
    95b0:	18c00404 	addi	r3,r3,16
    95b4:	10800044 	addi	r2,r2,1
    95b8:	2100b484 	addi	r4,r4,722
    95bc:	41000015 	stw	r4,0(r8)
    95c0:	44400115 	stw	r17,4(r8)
    95c4:	d8c02015 	stw	r3,128(sp)
    95c8:	d8801f15 	stw	r2,124(sp)
    95cc:	90bff40e 	bge	r18,r2,95a0 <__alt_data_end+0xf00095a0>
    95d0:	d9801e04 	addi	r6,sp,120
    95d4:	b80b883a 	mov	r5,r23
    95d8:	9809883a 	mov	r4,r19
    95dc:	00100840 	call	10084 <__sprint_r>
    95e0:	103e6d1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    95e4:	843ffc04 	addi	r16,r16,-16
    95e8:	d8c02017 	ldw	r3,128(sp)
    95ec:	d8801f17 	ldw	r2,124(sp)
    95f0:	da000404 	addi	r8,sp,16
    95f4:	8c3fed16 	blt	r17,r16,95ac <__alt_data_end+0xf00095ac>
    95f8:	d9403517 	ldw	r5,212(sp)
    95fc:	1c07883a 	add	r3,r3,r16
    9600:	10800044 	addi	r2,r2,1
    9604:	41400015 	stw	r5,0(r8)
    9608:	44000115 	stw	r16,4(r8)
    960c:	d8c02015 	stw	r3,128(sp)
    9610:	d8801f15 	stw	r2,124(sp)
    9614:	010001c4 	movi	r4,7
    9618:	2080060e 	bge	r4,r2,9634 <___vfprintf_internal_r+0xaa4>
    961c:	d9002c17 	ldw	r4,176(sp)
    9620:	d9801e04 	addi	r6,sp,120
    9624:	b80b883a 	mov	r5,r23
    9628:	00100840 	call	10084 <__sprint_r>
    962c:	103e5a1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9630:	d8c02017 	ldw	r3,128(sp)
    9634:	d8803117 	ldw	r2,196(sp)
    9638:	d9002a17 	ldw	r4,168(sp)
    963c:	1100010e 	bge	r2,r4,9644 <___vfprintf_internal_r+0xab4>
    9640:	2005883a 	mov	r2,r4
    9644:	d9402f17 	ldw	r5,188(sp)
    9648:	288b883a 	add	r5,r5,r2
    964c:	d9402f15 	stw	r5,188(sp)
    9650:	18019e1e 	bne	r3,zero,9ccc <___vfprintf_internal_r+0x113c>
    9654:	a8800007 	ldb	r2,0(r21)
    9658:	d8001f15 	stw	zero,124(sp)
    965c:	da000404 	addi	r8,sp,16
    9660:	103d851e 	bne	r2,zero,8c78 <__alt_data_end+0xf0008c78>
    9664:	a821883a 	mov	r16,r21
    9668:	003d9b06 	br	8cd8 <__alt_data_end+0xf0008cd8>
    966c:	18c03fcc 	andi	r3,r3,255
    9670:	1805c11e 	bne	r3,zero,ad78 <___vfprintf_internal_r+0x21e8>
    9674:	94800414 	ori	r18,r18,16
    9678:	9080080c 	andi	r2,r18,32
    967c:	10020c26 	beq	r2,zero,9eb0 <___vfprintf_internal_r+0x1320>
    9680:	d8802d17 	ldw	r2,180(sp)
    9684:	d9002917 	ldw	r4,164(sp)
    9688:	d8002785 	stb	zero,158(sp)
    968c:	10c00204 	addi	r3,r2,8
    9690:	14c00017 	ldw	r19,0(r2)
    9694:	15800117 	ldw	r22,4(r2)
    9698:	20040f16 	blt	r4,zero,a6d8 <___vfprintf_internal_r+0x1b48>
    969c:	013fdfc4 	movi	r4,-129
    96a0:	9d84b03a 	or	r2,r19,r22
    96a4:	d8c02d15 	stw	r3,180(sp)
    96a8:	9124703a 	and	r18,r18,r4
    96ac:	0039883a 	mov	fp,zero
    96b0:	103e891e 	bne	r2,zero,90d8 <__alt_data_end+0xf00090d8>
    96b4:	d9002917 	ldw	r4,164(sp)
    96b8:	2002c11e 	bne	r4,zero,a1c0 <___vfprintf_internal_r+0x1630>
    96bc:	d8002915 	stw	zero,164(sp)
    96c0:	d8002e15 	stw	zero,184(sp)
    96c4:	dc001e04 	addi	r16,sp,120
    96c8:	003ef806 	br	92ac <__alt_data_end+0xf00092ac>
    96cc:	18c03fcc 	andi	r3,r3,255
    96d0:	18059d1e 	bne	r3,zero,ad48 <___vfprintf_internal_r+0x21b8>
    96d4:	01420034 	movhi	r5,2048
    96d8:	2940a404 	addi	r5,r5,656
    96dc:	d9403915 	stw	r5,228(sp)
    96e0:	9080080c 	andi	r2,r18,32
    96e4:	10005226 	beq	r2,zero,9830 <___vfprintf_internal_r+0xca0>
    96e8:	d8802d17 	ldw	r2,180(sp)
    96ec:	14c00017 	ldw	r19,0(r2)
    96f0:	15800117 	ldw	r22,4(r2)
    96f4:	10800204 	addi	r2,r2,8
    96f8:	d8802d15 	stw	r2,180(sp)
    96fc:	9080004c 	andi	r2,r18,1
    9700:	10019026 	beq	r2,zero,9d44 <___vfprintf_internal_r+0x11b4>
    9704:	9d84b03a 	or	r2,r19,r22
    9708:	10036926 	beq	r2,zero,a4b0 <___vfprintf_internal_r+0x1920>
    970c:	d8c02917 	ldw	r3,164(sp)
    9710:	00800c04 	movi	r2,48
    9714:	d8802705 	stb	r2,156(sp)
    9718:	dc402745 	stb	r17,157(sp)
    971c:	d8002785 	stb	zero,158(sp)
    9720:	90800094 	ori	r2,r18,2
    9724:	18045d16 	blt	r3,zero,a89c <___vfprintf_internal_r+0x1d0c>
    9728:	00bfdfc4 	movi	r2,-129
    972c:	90a4703a 	and	r18,r18,r2
    9730:	94800094 	ori	r18,r18,2
    9734:	0039883a 	mov	fp,zero
    9738:	d9003917 	ldw	r4,228(sp)
    973c:	dc001e04 	addi	r16,sp,120
    9740:	988003cc 	andi	r2,r19,15
    9744:	b006973a 	slli	r3,r22,28
    9748:	2085883a 	add	r2,r4,r2
    974c:	9826d13a 	srli	r19,r19,4
    9750:	10800003 	ldbu	r2,0(r2)
    9754:	b02cd13a 	srli	r22,r22,4
    9758:	843fffc4 	addi	r16,r16,-1
    975c:	1ce6b03a 	or	r19,r3,r19
    9760:	80800005 	stb	r2,0(r16)
    9764:	9d84b03a 	or	r2,r19,r22
    9768:	103ff51e 	bne	r2,zero,9740 <__alt_data_end+0xf0009740>
    976c:	d8c02817 	ldw	r3,160(sp)
    9770:	1c07c83a 	sub	r3,r3,r16
    9774:	d8c02e15 	stw	r3,184(sp)
    9778:	003ecc06 	br	92ac <__alt_data_end+0xf00092ac>
    977c:	18c03fcc 	andi	r3,r3,255
    9780:	183e9f26 	beq	r3,zero,9200 <__alt_data_end+0xf0009200>
    9784:	d9c02785 	stb	r7,158(sp)
    9788:	003e9d06 	br	9200 <__alt_data_end+0xf0009200>
    978c:	00c00044 	movi	r3,1
    9790:	01c00ac4 	movi	r7,43
    9794:	ac400007 	ldb	r17,0(r21)
    9798:	003d5e06 	br	8d14 <__alt_data_end+0xf0008d14>
    979c:	94800814 	ori	r18,r18,32
    97a0:	ac400007 	ldb	r17,0(r21)
    97a4:	003d5b06 	br	8d14 <__alt_data_end+0xf0008d14>
    97a8:	d8c02d17 	ldw	r3,180(sp)
    97ac:	d8002785 	stb	zero,158(sp)
    97b0:	1c000017 	ldw	r16,0(r3)
    97b4:	1cc00104 	addi	r19,r3,4
    97b8:	80041926 	beq	r16,zero,a820 <___vfprintf_internal_r+0x1c90>
    97bc:	d9002917 	ldw	r4,164(sp)
    97c0:	2003d016 	blt	r4,zero,a704 <___vfprintf_internal_r+0x1b74>
    97c4:	200d883a 	mov	r6,r4
    97c8:	000b883a 	mov	r5,zero
    97cc:	8009883a 	mov	r4,r16
    97d0:	da003d15 	stw	r8,244(sp)
    97d4:	000e3a00 	call	e3a0 <memchr>
    97d8:	da003d17 	ldw	r8,244(sp)
    97dc:	10045426 	beq	r2,zero,a930 <___vfprintf_internal_r+0x1da0>
    97e0:	1405c83a 	sub	r2,r2,r16
    97e4:	d8802e15 	stw	r2,184(sp)
    97e8:	1003cc16 	blt	r2,zero,a71c <___vfprintf_internal_r+0x1b8c>
    97ec:	df002783 	ldbu	fp,158(sp)
    97f0:	d8802a15 	stw	r2,168(sp)
    97f4:	dcc02d15 	stw	r19,180(sp)
    97f8:	d8002915 	stw	zero,164(sp)
    97fc:	d8003215 	stw	zero,200(sp)
    9800:	003eb006 	br	92c4 <__alt_data_end+0xf00092c4>
    9804:	18c03fcc 	andi	r3,r3,255
    9808:	183f9b26 	beq	r3,zero,9678 <__alt_data_end+0xf0009678>
    980c:	d9c02785 	stb	r7,158(sp)
    9810:	003f9906 	br	9678 <__alt_data_end+0xf0009678>
    9814:	18c03fcc 	andi	r3,r3,255
    9818:	1805551e 	bne	r3,zero,ad70 <___vfprintf_internal_r+0x21e0>
    981c:	01420034 	movhi	r5,2048
    9820:	2940a904 	addi	r5,r5,676
    9824:	d9403915 	stw	r5,228(sp)
    9828:	9080080c 	andi	r2,r18,32
    982c:	103fae1e 	bne	r2,zero,96e8 <__alt_data_end+0xf00096e8>
    9830:	9080040c 	andi	r2,r18,16
    9834:	1002de26 	beq	r2,zero,a3b0 <___vfprintf_internal_r+0x1820>
    9838:	d8c02d17 	ldw	r3,180(sp)
    983c:	002d883a 	mov	r22,zero
    9840:	1cc00017 	ldw	r19,0(r3)
    9844:	18c00104 	addi	r3,r3,4
    9848:	d8c02d15 	stw	r3,180(sp)
    984c:	003fab06 	br	96fc <__alt_data_end+0xf00096fc>
    9850:	38803fcc 	andi	r2,r7,255
    9854:	1080201c 	xori	r2,r2,128
    9858:	10bfe004 	addi	r2,r2,-128
    985c:	1002d21e 	bne	r2,zero,a3a8 <___vfprintf_internal_r+0x1818>
    9860:	00c00044 	movi	r3,1
    9864:	01c00804 	movi	r7,32
    9868:	ac400007 	ldb	r17,0(r21)
    986c:	003d2906 	br	8d14 <__alt_data_end+0xf0008d14>
    9870:	94800054 	ori	r18,r18,1
    9874:	ac400007 	ldb	r17,0(r21)
    9878:	003d2606 	br	8d14 <__alt_data_end+0xf0008d14>
    987c:	18c03fcc 	andi	r3,r3,255
    9880:	183e0526 	beq	r3,zero,9098 <__alt_data_end+0xf0009098>
    9884:	d9c02785 	stb	r7,158(sp)
    9888:	003e0306 	br	9098 <__alt_data_end+0xf0009098>
    988c:	94801014 	ori	r18,r18,64
    9890:	ac400007 	ldb	r17,0(r21)
    9894:	003d1f06 	br	8d14 <__alt_data_end+0xf0008d14>
    9898:	ac400007 	ldb	r17,0(r21)
    989c:	8a438726 	beq	r17,r9,a6bc <___vfprintf_internal_r+0x1b2c>
    98a0:	94800414 	ori	r18,r18,16
    98a4:	003d1b06 	br	8d14 <__alt_data_end+0xf0008d14>
    98a8:	18c03fcc 	andi	r3,r3,255
    98ac:	1805341e 	bne	r3,zero,ad80 <___vfprintf_internal_r+0x21f0>
    98b0:	9080080c 	andi	r2,r18,32
    98b4:	1002cd26 	beq	r2,zero,a3ec <___vfprintf_internal_r+0x185c>
    98b8:	d9402d17 	ldw	r5,180(sp)
    98bc:	d9002f17 	ldw	r4,188(sp)
    98c0:	28800017 	ldw	r2,0(r5)
    98c4:	2007d7fa 	srai	r3,r4,31
    98c8:	29400104 	addi	r5,r5,4
    98cc:	d9402d15 	stw	r5,180(sp)
    98d0:	11000015 	stw	r4,0(r2)
    98d4:	10c00115 	stw	r3,4(r2)
    98d8:	003ce506 	br	8c70 <__alt_data_end+0xf0008c70>
    98dc:	d8c02d17 	ldw	r3,180(sp)
    98e0:	d9002d17 	ldw	r4,180(sp)
    98e4:	d8002785 	stb	zero,158(sp)
    98e8:	18800017 	ldw	r2,0(r3)
    98ec:	21000104 	addi	r4,r4,4
    98f0:	00c00044 	movi	r3,1
    98f4:	d8c02a15 	stw	r3,168(sp)
    98f8:	d8801405 	stb	r2,80(sp)
    98fc:	d9002d15 	stw	r4,180(sp)
    9900:	d8c02e15 	stw	r3,184(sp)
    9904:	d8002915 	stw	zero,164(sp)
    9908:	d8003215 	stw	zero,200(sp)
    990c:	dc001404 	addi	r16,sp,80
    9910:	0039883a 	mov	fp,zero
    9914:	003e7206 	br	92e0 <__alt_data_end+0xf00092e0>
    9918:	01020034 	movhi	r4,2048
    991c:	2100a904 	addi	r4,r4,676
    9920:	0039883a 	mov	fp,zero
    9924:	d9003915 	stw	r4,228(sp)
    9928:	04401e04 	movi	r17,120
    992c:	003f8206 	br	9738 <__alt_data_end+0xf0009738>
    9930:	18c03fcc 	andi	r3,r3,255
    9934:	1805061e 	bne	r3,zero,ad50 <___vfprintf_internal_r+0x21c0>
    9938:	883d9126 	beq	r17,zero,8f80 <__alt_data_end+0xf0008f80>
    993c:	00c00044 	movi	r3,1
    9940:	d8c02a15 	stw	r3,168(sp)
    9944:	dc401405 	stb	r17,80(sp)
    9948:	d8002785 	stb	zero,158(sp)
    994c:	003fec06 	br	9900 <__alt_data_end+0xf0009900>
    9950:	01420034 	movhi	r5,2048
    9954:	2940a904 	addi	r5,r5,676
    9958:	d9403915 	stw	r5,228(sp)
    995c:	d8c02d15 	stw	r3,180(sp)
    9960:	1025883a 	mov	r18,r2
    9964:	04401e04 	movi	r17,120
    9968:	9d84b03a 	or	r2,r19,r22
    996c:	1000fc1e 	bne	r2,zero,9d60 <___vfprintf_internal_r+0x11d0>
    9970:	0039883a 	mov	fp,zero
    9974:	00800084 	movi	r2,2
    9978:	10803fcc 	andi	r2,r2,255
    997c:	00c00044 	movi	r3,1
    9980:	10c20f26 	beq	r2,r3,a1c0 <___vfprintf_internal_r+0x1630>
    9984:	00c00084 	movi	r3,2
    9988:	10fd6326 	beq	r2,r3,8f18 <__alt_data_end+0xf0008f18>
    998c:	003e2d06 	br	9244 <__alt_data_end+0xf0009244>
    9990:	d8c02017 	ldw	r3,128(sp)
    9994:	003e9306 	br	93e4 <__alt_data_end+0xf00093e4>
    9998:	00801944 	movi	r2,101
    999c:	14407e0e 	bge	r2,r17,9b98 <___vfprintf_internal_r+0x1008>
    99a0:	d9003617 	ldw	r4,216(sp)
    99a4:	d9403817 	ldw	r5,224(sp)
    99a8:	000d883a 	mov	r6,zero
    99ac:	000f883a 	mov	r7,zero
    99b0:	d8c03c15 	stw	r3,240(sp)
    99b4:	da003d15 	stw	r8,244(sp)
    99b8:	00078480 	call	7848 <__eqdf2>
    99bc:	d8c03c17 	ldw	r3,240(sp)
    99c0:	da003d17 	ldw	r8,244(sp)
    99c4:	1000f71e 	bne	r2,zero,9da4 <___vfprintf_internal_r+0x1214>
    99c8:	d8801f17 	ldw	r2,124(sp)
    99cc:	01020034 	movhi	r4,2048
    99d0:	2100b004 	addi	r4,r4,704
    99d4:	18c00044 	addi	r3,r3,1
    99d8:	10800044 	addi	r2,r2,1
    99dc:	41000015 	stw	r4,0(r8)
    99e0:	01000044 	movi	r4,1
    99e4:	41000115 	stw	r4,4(r8)
    99e8:	d8c02015 	stw	r3,128(sp)
    99ec:	d8801f15 	stw	r2,124(sp)
    99f0:	010001c4 	movi	r4,7
    99f4:	2082b816 	blt	r4,r2,a4d8 <___vfprintf_internal_r+0x1948>
    99f8:	42000204 	addi	r8,r8,8
    99fc:	d8802617 	ldw	r2,152(sp)
    9a00:	d9403317 	ldw	r5,204(sp)
    9a04:	11400216 	blt	r2,r5,9a10 <___vfprintf_internal_r+0xe80>
    9a08:	9080004c 	andi	r2,r18,1
    9a0c:	103ed526 	beq	r2,zero,9564 <__alt_data_end+0xf0009564>
    9a10:	d8803717 	ldw	r2,220(sp)
    9a14:	d9003417 	ldw	r4,208(sp)
    9a18:	d9403717 	ldw	r5,220(sp)
    9a1c:	1887883a 	add	r3,r3,r2
    9a20:	d8801f17 	ldw	r2,124(sp)
    9a24:	41000015 	stw	r4,0(r8)
    9a28:	41400115 	stw	r5,4(r8)
    9a2c:	10800044 	addi	r2,r2,1
    9a30:	d8c02015 	stw	r3,128(sp)
    9a34:	d8801f15 	stw	r2,124(sp)
    9a38:	010001c4 	movi	r4,7
    9a3c:	20832916 	blt	r4,r2,a6e4 <___vfprintf_internal_r+0x1b54>
    9a40:	42000204 	addi	r8,r8,8
    9a44:	d8803317 	ldw	r2,204(sp)
    9a48:	143fffc4 	addi	r16,r2,-1
    9a4c:	043ec50e 	bge	zero,r16,9564 <__alt_data_end+0xf0009564>
    9a50:	04400404 	movi	r17,16
    9a54:	d8801f17 	ldw	r2,124(sp)
    9a58:	8c00880e 	bge	r17,r16,9c7c <___vfprintf_internal_r+0x10ec>
    9a5c:	01420034 	movhi	r5,2048
    9a60:	2940b084 	addi	r5,r5,706
    9a64:	d9402b15 	stw	r5,172(sp)
    9a68:	058001c4 	movi	r22,7
    9a6c:	dcc02c17 	ldw	r19,176(sp)
    9a70:	00000306 	br	9a80 <___vfprintf_internal_r+0xef0>
    9a74:	42000204 	addi	r8,r8,8
    9a78:	843ffc04 	addi	r16,r16,-16
    9a7c:	8c00820e 	bge	r17,r16,9c88 <___vfprintf_internal_r+0x10f8>
    9a80:	18c00404 	addi	r3,r3,16
    9a84:	10800044 	addi	r2,r2,1
    9a88:	45000015 	stw	r20,0(r8)
    9a8c:	44400115 	stw	r17,4(r8)
    9a90:	d8c02015 	stw	r3,128(sp)
    9a94:	d8801f15 	stw	r2,124(sp)
    9a98:	b0bff60e 	bge	r22,r2,9a74 <__alt_data_end+0xf0009a74>
    9a9c:	d9801e04 	addi	r6,sp,120
    9aa0:	b80b883a 	mov	r5,r23
    9aa4:	9809883a 	mov	r4,r19
    9aa8:	00100840 	call	10084 <__sprint_r>
    9aac:	103d3a1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9ab0:	d8c02017 	ldw	r3,128(sp)
    9ab4:	d8801f17 	ldw	r2,124(sp)
    9ab8:	da000404 	addi	r8,sp,16
    9abc:	003fee06 	br	9a78 <__alt_data_end+0xf0009a78>
    9ac0:	d9403117 	ldw	r5,196(sp)
    9ac4:	d8802a17 	ldw	r2,168(sp)
    9ac8:	28adc83a 	sub	r22,r5,r2
    9acc:	05be630e 	bge	zero,r22,945c <__alt_data_end+0xf000945c>
    9ad0:	07000404 	movi	fp,16
    9ad4:	d8801f17 	ldw	r2,124(sp)
    9ad8:	e5838f0e 	bge	fp,r22,a918 <___vfprintf_internal_r+0x1d88>
    9adc:	01420034 	movhi	r5,2048
    9ae0:	2940b084 	addi	r5,r5,706
    9ae4:	dc403015 	stw	r17,192(sp)
    9ae8:	d9402b15 	stw	r5,172(sp)
    9aec:	b023883a 	mov	r17,r22
    9af0:	04c001c4 	movi	r19,7
    9af4:	a82d883a 	mov	r22,r21
    9af8:	902b883a 	mov	r21,r18
    9afc:	8025883a 	mov	r18,r16
    9b00:	dc002c17 	ldw	r16,176(sp)
    9b04:	00000306 	br	9b14 <___vfprintf_internal_r+0xf84>
    9b08:	8c7ffc04 	addi	r17,r17,-16
    9b0c:	42000204 	addi	r8,r8,8
    9b10:	e440110e 	bge	fp,r17,9b58 <___vfprintf_internal_r+0xfc8>
    9b14:	18c00404 	addi	r3,r3,16
    9b18:	10800044 	addi	r2,r2,1
    9b1c:	45000015 	stw	r20,0(r8)
    9b20:	47000115 	stw	fp,4(r8)
    9b24:	d8c02015 	stw	r3,128(sp)
    9b28:	d8801f15 	stw	r2,124(sp)
    9b2c:	98bff60e 	bge	r19,r2,9b08 <__alt_data_end+0xf0009b08>
    9b30:	d9801e04 	addi	r6,sp,120
    9b34:	b80b883a 	mov	r5,r23
    9b38:	8009883a 	mov	r4,r16
    9b3c:	00100840 	call	10084 <__sprint_r>
    9b40:	103d151e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9b44:	8c7ffc04 	addi	r17,r17,-16
    9b48:	d8c02017 	ldw	r3,128(sp)
    9b4c:	d8801f17 	ldw	r2,124(sp)
    9b50:	da000404 	addi	r8,sp,16
    9b54:	e47fef16 	blt	fp,r17,9b14 <__alt_data_end+0xf0009b14>
    9b58:	9021883a 	mov	r16,r18
    9b5c:	a825883a 	mov	r18,r21
    9b60:	b02b883a 	mov	r21,r22
    9b64:	882d883a 	mov	r22,r17
    9b68:	dc403017 	ldw	r17,192(sp)
    9b6c:	d9002b17 	ldw	r4,172(sp)
    9b70:	1d87883a 	add	r3,r3,r22
    9b74:	10800044 	addi	r2,r2,1
    9b78:	41000015 	stw	r4,0(r8)
    9b7c:	45800115 	stw	r22,4(r8)
    9b80:	d8c02015 	stw	r3,128(sp)
    9b84:	d8801f15 	stw	r2,124(sp)
    9b88:	010001c4 	movi	r4,7
    9b8c:	20818e16 	blt	r4,r2,a1c8 <___vfprintf_internal_r+0x1638>
    9b90:	42000204 	addi	r8,r8,8
    9b94:	003e3106 	br	945c <__alt_data_end+0xf000945c>
    9b98:	d9403317 	ldw	r5,204(sp)
    9b9c:	00800044 	movi	r2,1
    9ba0:	18c00044 	addi	r3,r3,1
    9ba4:	1141530e 	bge	r2,r5,a0f4 <___vfprintf_internal_r+0x1564>
    9ba8:	dc401f17 	ldw	r17,124(sp)
    9bac:	00800044 	movi	r2,1
    9bb0:	40800115 	stw	r2,4(r8)
    9bb4:	8c400044 	addi	r17,r17,1
    9bb8:	44000015 	stw	r16,0(r8)
    9bbc:	d8c02015 	stw	r3,128(sp)
    9bc0:	dc401f15 	stw	r17,124(sp)
    9bc4:	008001c4 	movi	r2,7
    9bc8:	14416b16 	blt	r2,r17,a178 <___vfprintf_internal_r+0x15e8>
    9bcc:	42000204 	addi	r8,r8,8
    9bd0:	d8803717 	ldw	r2,220(sp)
    9bd4:	d9003417 	ldw	r4,208(sp)
    9bd8:	8c400044 	addi	r17,r17,1
    9bdc:	10c7883a 	add	r3,r2,r3
    9be0:	40800115 	stw	r2,4(r8)
    9be4:	41000015 	stw	r4,0(r8)
    9be8:	d8c02015 	stw	r3,128(sp)
    9bec:	dc401f15 	stw	r17,124(sp)
    9bf0:	008001c4 	movi	r2,7
    9bf4:	14416916 	blt	r2,r17,a19c <___vfprintf_internal_r+0x160c>
    9bf8:	45800204 	addi	r22,r8,8
    9bfc:	d9003617 	ldw	r4,216(sp)
    9c00:	d9403817 	ldw	r5,224(sp)
    9c04:	000d883a 	mov	r6,zero
    9c08:	000f883a 	mov	r7,zero
    9c0c:	d8c03c15 	stw	r3,240(sp)
    9c10:	00078480 	call	7848 <__eqdf2>
    9c14:	d8c03c17 	ldw	r3,240(sp)
    9c18:	1000bc26 	beq	r2,zero,9f0c <___vfprintf_internal_r+0x137c>
    9c1c:	d9403317 	ldw	r5,204(sp)
    9c20:	84000044 	addi	r16,r16,1
    9c24:	8c400044 	addi	r17,r17,1
    9c28:	28bfffc4 	addi	r2,r5,-1
    9c2c:	1887883a 	add	r3,r3,r2
    9c30:	b0800115 	stw	r2,4(r22)
    9c34:	b4000015 	stw	r16,0(r22)
    9c38:	d8c02015 	stw	r3,128(sp)
    9c3c:	dc401f15 	stw	r17,124(sp)
    9c40:	008001c4 	movi	r2,7
    9c44:	14414316 	blt	r2,r17,a154 <___vfprintf_internal_r+0x15c4>
    9c48:	b5800204 	addi	r22,r22,8
    9c4c:	d9003a17 	ldw	r4,232(sp)
    9c50:	df0022c4 	addi	fp,sp,139
    9c54:	8c400044 	addi	r17,r17,1
    9c58:	20c7883a 	add	r3,r4,r3
    9c5c:	b7000015 	stw	fp,0(r22)
    9c60:	b1000115 	stw	r4,4(r22)
    9c64:	d8c02015 	stw	r3,128(sp)
    9c68:	dc401f15 	stw	r17,124(sp)
    9c6c:	008001c4 	movi	r2,7
    9c70:	14400e16 	blt	r2,r17,9cac <___vfprintf_internal_r+0x111c>
    9c74:	b2000204 	addi	r8,r22,8
    9c78:	003e3a06 	br	9564 <__alt_data_end+0xf0009564>
    9c7c:	01020034 	movhi	r4,2048
    9c80:	2100b084 	addi	r4,r4,706
    9c84:	d9002b15 	stw	r4,172(sp)
    9c88:	d9002b17 	ldw	r4,172(sp)
    9c8c:	1c07883a 	add	r3,r3,r16
    9c90:	44000115 	stw	r16,4(r8)
    9c94:	41000015 	stw	r4,0(r8)
    9c98:	10800044 	addi	r2,r2,1
    9c9c:	d8c02015 	stw	r3,128(sp)
    9ca0:	d8801f15 	stw	r2,124(sp)
    9ca4:	010001c4 	movi	r4,7
    9ca8:	20be2d0e 	bge	r4,r2,9560 <__alt_data_end+0xf0009560>
    9cac:	d9002c17 	ldw	r4,176(sp)
    9cb0:	d9801e04 	addi	r6,sp,120
    9cb4:	b80b883a 	mov	r5,r23
    9cb8:	00100840 	call	10084 <__sprint_r>
    9cbc:	103cb61e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9cc0:	d8c02017 	ldw	r3,128(sp)
    9cc4:	da000404 	addi	r8,sp,16
    9cc8:	003e2606 	br	9564 <__alt_data_end+0xf0009564>
    9ccc:	d9002c17 	ldw	r4,176(sp)
    9cd0:	d9801e04 	addi	r6,sp,120
    9cd4:	b80b883a 	mov	r5,r23
    9cd8:	00100840 	call	10084 <__sprint_r>
    9cdc:	103e5d26 	beq	r2,zero,9654 <__alt_data_end+0xf0009654>
    9ce0:	003cad06 	br	8f98 <__alt_data_end+0xf0008f98>
    9ce4:	d9002c17 	ldw	r4,176(sp)
    9ce8:	d9801e04 	addi	r6,sp,120
    9cec:	b80b883a 	mov	r5,r23
    9cf0:	00100840 	call	10084 <__sprint_r>
    9cf4:	103ca81e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9cf8:	d8c02017 	ldw	r3,128(sp)
    9cfc:	da000404 	addi	r8,sp,16
    9d00:	003e0b06 	br	9530 <__alt_data_end+0xf0009530>
    9d04:	d9002c17 	ldw	r4,176(sp)
    9d08:	d9801e04 	addi	r6,sp,120
    9d0c:	b80b883a 	mov	r5,r23
    9d10:	00100840 	call	10084 <__sprint_r>
    9d14:	103ca01e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9d18:	d8c02017 	ldw	r3,128(sp)
    9d1c:	da000404 	addi	r8,sp,16
    9d20:	003dbd06 	br	9418 <__alt_data_end+0xf0009418>
    9d24:	d9002c17 	ldw	r4,176(sp)
    9d28:	d9801e04 	addi	r6,sp,120
    9d2c:	b80b883a 	mov	r5,r23
    9d30:	00100840 	call	10084 <__sprint_r>
    9d34:	103c981e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9d38:	d8c02017 	ldw	r3,128(sp)
    9d3c:	da000404 	addi	r8,sp,16
    9d40:	003dc306 	br	9450 <__alt_data_end+0xf0009450>
    9d44:	d8802917 	ldw	r2,164(sp)
    9d48:	d8002785 	stb	zero,158(sp)
    9d4c:	103f0616 	blt	r2,zero,9968 <__alt_data_end+0xf0009968>
    9d50:	00ffdfc4 	movi	r3,-129
    9d54:	9d84b03a 	or	r2,r19,r22
    9d58:	90e4703a 	and	r18,r18,r3
    9d5c:	103c6b26 	beq	r2,zero,8f0c <__alt_data_end+0xf0008f0c>
    9d60:	0039883a 	mov	fp,zero
    9d64:	003e7406 	br	9738 <__alt_data_end+0xf0009738>
    9d68:	9080040c 	andi	r2,r18,16
    9d6c:	1001b326 	beq	r2,zero,a43c <___vfprintf_internal_r+0x18ac>
    9d70:	d9002d17 	ldw	r4,180(sp)
    9d74:	d9402917 	ldw	r5,164(sp)
    9d78:	d8002785 	stb	zero,158(sp)
    9d7c:	20800104 	addi	r2,r4,4
    9d80:	24c00017 	ldw	r19,0(r4)
    9d84:	002d883a 	mov	r22,zero
    9d88:	2801b516 	blt	r5,zero,a460 <___vfprintf_internal_r+0x18d0>
    9d8c:	00ffdfc4 	movi	r3,-129
    9d90:	d8802d15 	stw	r2,180(sp)
    9d94:	90e4703a 	and	r18,r18,r3
    9d98:	983d2726 	beq	r19,zero,9238 <__alt_data_end+0xf0009238>
    9d9c:	0039883a 	mov	fp,zero
    9da0:	003d2a06 	br	924c <__alt_data_end+0xf000924c>
    9da4:	dc402617 	ldw	r17,152(sp)
    9da8:	0441d30e 	bge	zero,r17,a4f8 <___vfprintf_internal_r+0x1968>
    9dac:	dc403217 	ldw	r17,200(sp)
    9db0:	d8803317 	ldw	r2,204(sp)
    9db4:	1440010e 	bge	r2,r17,9dbc <___vfprintf_internal_r+0x122c>
    9db8:	1023883a 	mov	r17,r2
    9dbc:	04400a0e 	bge	zero,r17,9de8 <___vfprintf_internal_r+0x1258>
    9dc0:	d8801f17 	ldw	r2,124(sp)
    9dc4:	1c47883a 	add	r3,r3,r17
    9dc8:	44000015 	stw	r16,0(r8)
    9dcc:	10800044 	addi	r2,r2,1
    9dd0:	44400115 	stw	r17,4(r8)
    9dd4:	d8c02015 	stw	r3,128(sp)
    9dd8:	d8801f15 	stw	r2,124(sp)
    9ddc:	010001c4 	movi	r4,7
    9de0:	20826516 	blt	r4,r2,a778 <___vfprintf_internal_r+0x1be8>
    9de4:	42000204 	addi	r8,r8,8
    9de8:	88026116 	blt	r17,zero,a770 <___vfprintf_internal_r+0x1be0>
    9dec:	d9003217 	ldw	r4,200(sp)
    9df0:	2463c83a 	sub	r17,r4,r17
    9df4:	04407b0e 	bge	zero,r17,9fe4 <___vfprintf_internal_r+0x1454>
    9df8:	05800404 	movi	r22,16
    9dfc:	d8801f17 	ldw	r2,124(sp)
    9e00:	b4419d0e 	bge	r22,r17,a478 <___vfprintf_internal_r+0x18e8>
    9e04:	01020034 	movhi	r4,2048
    9e08:	2100b084 	addi	r4,r4,706
    9e0c:	d9002b15 	stw	r4,172(sp)
    9e10:	070001c4 	movi	fp,7
    9e14:	dcc02c17 	ldw	r19,176(sp)
    9e18:	00000306 	br	9e28 <___vfprintf_internal_r+0x1298>
    9e1c:	42000204 	addi	r8,r8,8
    9e20:	8c7ffc04 	addi	r17,r17,-16
    9e24:	b441970e 	bge	r22,r17,a484 <___vfprintf_internal_r+0x18f4>
    9e28:	18c00404 	addi	r3,r3,16
    9e2c:	10800044 	addi	r2,r2,1
    9e30:	45000015 	stw	r20,0(r8)
    9e34:	45800115 	stw	r22,4(r8)
    9e38:	d8c02015 	stw	r3,128(sp)
    9e3c:	d8801f15 	stw	r2,124(sp)
    9e40:	e0bff60e 	bge	fp,r2,9e1c <__alt_data_end+0xf0009e1c>
    9e44:	d9801e04 	addi	r6,sp,120
    9e48:	b80b883a 	mov	r5,r23
    9e4c:	9809883a 	mov	r4,r19
    9e50:	00100840 	call	10084 <__sprint_r>
    9e54:	103c501e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9e58:	d8c02017 	ldw	r3,128(sp)
    9e5c:	d8801f17 	ldw	r2,124(sp)
    9e60:	da000404 	addi	r8,sp,16
    9e64:	003fee06 	br	9e20 <__alt_data_end+0xf0009e20>
    9e68:	d9002c17 	ldw	r4,176(sp)
    9e6c:	d9801e04 	addi	r6,sp,120
    9e70:	b80b883a 	mov	r5,r23
    9e74:	00100840 	call	10084 <__sprint_r>
    9e78:	103c471e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9e7c:	d8c02017 	ldw	r3,128(sp)
    9e80:	df002787 	ldb	fp,158(sp)
    9e84:	da000404 	addi	r8,sp,16
    9e88:	003d5606 	br	93e4 <__alt_data_end+0xf00093e4>
    9e8c:	9080040c 	andi	r2,r18,16
    9e90:	10016126 	beq	r2,zero,a418 <___vfprintf_internal_r+0x1888>
    9e94:	d8802d17 	ldw	r2,180(sp)
    9e98:	14c00017 	ldw	r19,0(r2)
    9e9c:	10800104 	addi	r2,r2,4
    9ea0:	d8802d15 	stw	r2,180(sp)
    9ea4:	982dd7fa 	srai	r22,r19,31
    9ea8:	b005883a 	mov	r2,r22
    9eac:	003c8206 	br	90b8 <__alt_data_end+0xf00090b8>
    9eb0:	9080040c 	andi	r2,r18,16
    9eb4:	10003526 	beq	r2,zero,9f8c <___vfprintf_internal_r+0x13fc>
    9eb8:	d9402d17 	ldw	r5,180(sp)
    9ebc:	d8c02917 	ldw	r3,164(sp)
    9ec0:	d8002785 	stb	zero,158(sp)
    9ec4:	28800104 	addi	r2,r5,4
    9ec8:	2cc00017 	ldw	r19,0(r5)
    9ecc:	002d883a 	mov	r22,zero
    9ed0:	18003716 	blt	r3,zero,9fb0 <___vfprintf_internal_r+0x1420>
    9ed4:	00ffdfc4 	movi	r3,-129
    9ed8:	d8802d15 	stw	r2,180(sp)
    9edc:	90e4703a 	and	r18,r18,r3
    9ee0:	0039883a 	mov	fp,zero
    9ee4:	983df326 	beq	r19,zero,96b4 <__alt_data_end+0xf00096b4>
    9ee8:	00800244 	movi	r2,9
    9eec:	14fc7b36 	bltu	r2,r19,90dc <__alt_data_end+0xf00090dc>
    9ef0:	d8c02817 	ldw	r3,160(sp)
    9ef4:	dc001dc4 	addi	r16,sp,119
    9ef8:	9cc00c04 	addi	r19,r19,48
    9efc:	1c07c83a 	sub	r3,r3,r16
    9f00:	dcc01dc5 	stb	r19,119(sp)
    9f04:	d8c02e15 	stw	r3,184(sp)
    9f08:	003ce806 	br	92ac <__alt_data_end+0xf00092ac>
    9f0c:	d8803317 	ldw	r2,204(sp)
    9f10:	143fffc4 	addi	r16,r2,-1
    9f14:	043f4d0e 	bge	zero,r16,9c4c <__alt_data_end+0xf0009c4c>
    9f18:	07000404 	movi	fp,16
    9f1c:	e400810e 	bge	fp,r16,a124 <___vfprintf_internal_r+0x1594>
    9f20:	01420034 	movhi	r5,2048
    9f24:	2940b084 	addi	r5,r5,706
    9f28:	d9402b15 	stw	r5,172(sp)
    9f2c:	01c001c4 	movi	r7,7
    9f30:	dcc02c17 	ldw	r19,176(sp)
    9f34:	00000306 	br	9f44 <___vfprintf_internal_r+0x13b4>
    9f38:	b5800204 	addi	r22,r22,8
    9f3c:	843ffc04 	addi	r16,r16,-16
    9f40:	e4007b0e 	bge	fp,r16,a130 <___vfprintf_internal_r+0x15a0>
    9f44:	18c00404 	addi	r3,r3,16
    9f48:	8c400044 	addi	r17,r17,1
    9f4c:	b5000015 	stw	r20,0(r22)
    9f50:	b7000115 	stw	fp,4(r22)
    9f54:	d8c02015 	stw	r3,128(sp)
    9f58:	dc401f15 	stw	r17,124(sp)
    9f5c:	3c7ff60e 	bge	r7,r17,9f38 <__alt_data_end+0xf0009f38>
    9f60:	d9801e04 	addi	r6,sp,120
    9f64:	b80b883a 	mov	r5,r23
    9f68:	9809883a 	mov	r4,r19
    9f6c:	d9c03c15 	stw	r7,240(sp)
    9f70:	00100840 	call	10084 <__sprint_r>
    9f74:	d9c03c17 	ldw	r7,240(sp)
    9f78:	103c071e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9f7c:	d8c02017 	ldw	r3,128(sp)
    9f80:	dc401f17 	ldw	r17,124(sp)
    9f84:	dd800404 	addi	r22,sp,16
    9f88:	003fec06 	br	9f3c <__alt_data_end+0xf0009f3c>
    9f8c:	9080100c 	andi	r2,r18,64
    9f90:	d8002785 	stb	zero,158(sp)
    9f94:	10010e26 	beq	r2,zero,a3d0 <___vfprintf_internal_r+0x1840>
    9f98:	d9002d17 	ldw	r4,180(sp)
    9f9c:	d9402917 	ldw	r5,164(sp)
    9fa0:	002d883a 	mov	r22,zero
    9fa4:	20800104 	addi	r2,r4,4
    9fa8:	24c0000b 	ldhu	r19,0(r4)
    9fac:	283fc90e 	bge	r5,zero,9ed4 <__alt_data_end+0xf0009ed4>
    9fb0:	d8802d15 	stw	r2,180(sp)
    9fb4:	0039883a 	mov	fp,zero
    9fb8:	9d84b03a 	or	r2,r19,r22
    9fbc:	103c461e 	bne	r2,zero,90d8 <__alt_data_end+0xf00090d8>
    9fc0:	00800044 	movi	r2,1
    9fc4:	003e6c06 	br	9978 <__alt_data_end+0xf0009978>
    9fc8:	d9002c17 	ldw	r4,176(sp)
    9fcc:	d9801e04 	addi	r6,sp,120
    9fd0:	b80b883a 	mov	r5,r23
    9fd4:	00100840 	call	10084 <__sprint_r>
    9fd8:	103bef1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    9fdc:	d8c02017 	ldw	r3,128(sp)
    9fe0:	da000404 	addi	r8,sp,16
    9fe4:	d9003217 	ldw	r4,200(sp)
    9fe8:	d8802617 	ldw	r2,152(sp)
    9fec:	d9403317 	ldw	r5,204(sp)
    9ff0:	8123883a 	add	r17,r16,r4
    9ff4:	11400216 	blt	r2,r5,a000 <___vfprintf_internal_r+0x1470>
    9ff8:	9100004c 	andi	r4,r18,1
    9ffc:	20000d26 	beq	r4,zero,a034 <___vfprintf_internal_r+0x14a4>
    a000:	d9003717 	ldw	r4,220(sp)
    a004:	d9403417 	ldw	r5,208(sp)
    a008:	1907883a 	add	r3,r3,r4
    a00c:	d9001f17 	ldw	r4,124(sp)
    a010:	41400015 	stw	r5,0(r8)
    a014:	d9403717 	ldw	r5,220(sp)
    a018:	21000044 	addi	r4,r4,1
    a01c:	d8c02015 	stw	r3,128(sp)
    a020:	41400115 	stw	r5,4(r8)
    a024:	d9001f15 	stw	r4,124(sp)
    a028:	014001c4 	movi	r5,7
    a02c:	2901e816 	blt	r5,r4,a7d0 <___vfprintf_internal_r+0x1c40>
    a030:	42000204 	addi	r8,r8,8
    a034:	d9003317 	ldw	r4,204(sp)
    a038:	8121883a 	add	r16,r16,r4
    a03c:	2085c83a 	sub	r2,r4,r2
    a040:	8461c83a 	sub	r16,r16,r17
    a044:	1400010e 	bge	r2,r16,a04c <___vfprintf_internal_r+0x14bc>
    a048:	1021883a 	mov	r16,r2
    a04c:	04000a0e 	bge	zero,r16,a078 <___vfprintf_internal_r+0x14e8>
    a050:	d9001f17 	ldw	r4,124(sp)
    a054:	1c07883a 	add	r3,r3,r16
    a058:	44400015 	stw	r17,0(r8)
    a05c:	21000044 	addi	r4,r4,1
    a060:	44000115 	stw	r16,4(r8)
    a064:	d8c02015 	stw	r3,128(sp)
    a068:	d9001f15 	stw	r4,124(sp)
    a06c:	014001c4 	movi	r5,7
    a070:	2901fb16 	blt	r5,r4,a860 <___vfprintf_internal_r+0x1cd0>
    a074:	42000204 	addi	r8,r8,8
    a078:	8001f716 	blt	r16,zero,a858 <___vfprintf_internal_r+0x1cc8>
    a07c:	1421c83a 	sub	r16,r2,r16
    a080:	043d380e 	bge	zero,r16,9564 <__alt_data_end+0xf0009564>
    a084:	04400404 	movi	r17,16
    a088:	d8801f17 	ldw	r2,124(sp)
    a08c:	8c3efb0e 	bge	r17,r16,9c7c <__alt_data_end+0xf0009c7c>
    a090:	01420034 	movhi	r5,2048
    a094:	2940b084 	addi	r5,r5,706
    a098:	d9402b15 	stw	r5,172(sp)
    a09c:	058001c4 	movi	r22,7
    a0a0:	dcc02c17 	ldw	r19,176(sp)
    a0a4:	00000306 	br	a0b4 <___vfprintf_internal_r+0x1524>
    a0a8:	42000204 	addi	r8,r8,8
    a0ac:	843ffc04 	addi	r16,r16,-16
    a0b0:	8c3ef50e 	bge	r17,r16,9c88 <__alt_data_end+0xf0009c88>
    a0b4:	18c00404 	addi	r3,r3,16
    a0b8:	10800044 	addi	r2,r2,1
    a0bc:	45000015 	stw	r20,0(r8)
    a0c0:	44400115 	stw	r17,4(r8)
    a0c4:	d8c02015 	stw	r3,128(sp)
    a0c8:	d8801f15 	stw	r2,124(sp)
    a0cc:	b0bff60e 	bge	r22,r2,a0a8 <__alt_data_end+0xf000a0a8>
    a0d0:	d9801e04 	addi	r6,sp,120
    a0d4:	b80b883a 	mov	r5,r23
    a0d8:	9809883a 	mov	r4,r19
    a0dc:	00100840 	call	10084 <__sprint_r>
    a0e0:	103bad1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a0e4:	d8c02017 	ldw	r3,128(sp)
    a0e8:	d8801f17 	ldw	r2,124(sp)
    a0ec:	da000404 	addi	r8,sp,16
    a0f0:	003fee06 	br	a0ac <__alt_data_end+0xf000a0ac>
    a0f4:	9088703a 	and	r4,r18,r2
    a0f8:	203eab1e 	bne	r4,zero,9ba8 <__alt_data_end+0xf0009ba8>
    a0fc:	dc401f17 	ldw	r17,124(sp)
    a100:	40800115 	stw	r2,4(r8)
    a104:	44000015 	stw	r16,0(r8)
    a108:	8c400044 	addi	r17,r17,1
    a10c:	d8c02015 	stw	r3,128(sp)
    a110:	dc401f15 	stw	r17,124(sp)
    a114:	008001c4 	movi	r2,7
    a118:	14400e16 	blt	r2,r17,a154 <___vfprintf_internal_r+0x15c4>
    a11c:	45800204 	addi	r22,r8,8
    a120:	003eca06 	br	9c4c <__alt_data_end+0xf0009c4c>
    a124:	01020034 	movhi	r4,2048
    a128:	2100b084 	addi	r4,r4,706
    a12c:	d9002b15 	stw	r4,172(sp)
    a130:	d8802b17 	ldw	r2,172(sp)
    a134:	1c07883a 	add	r3,r3,r16
    a138:	8c400044 	addi	r17,r17,1
    a13c:	b0800015 	stw	r2,0(r22)
    a140:	b4000115 	stw	r16,4(r22)
    a144:	d8c02015 	stw	r3,128(sp)
    a148:	dc401f15 	stw	r17,124(sp)
    a14c:	008001c4 	movi	r2,7
    a150:	147ebd0e 	bge	r2,r17,9c48 <__alt_data_end+0xf0009c48>
    a154:	d9002c17 	ldw	r4,176(sp)
    a158:	d9801e04 	addi	r6,sp,120
    a15c:	b80b883a 	mov	r5,r23
    a160:	00100840 	call	10084 <__sprint_r>
    a164:	103b8c1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a168:	d8c02017 	ldw	r3,128(sp)
    a16c:	dc401f17 	ldw	r17,124(sp)
    a170:	dd800404 	addi	r22,sp,16
    a174:	003eb506 	br	9c4c <__alt_data_end+0xf0009c4c>
    a178:	d9002c17 	ldw	r4,176(sp)
    a17c:	d9801e04 	addi	r6,sp,120
    a180:	b80b883a 	mov	r5,r23
    a184:	00100840 	call	10084 <__sprint_r>
    a188:	103b831e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a18c:	d8c02017 	ldw	r3,128(sp)
    a190:	dc401f17 	ldw	r17,124(sp)
    a194:	da000404 	addi	r8,sp,16
    a198:	003e8d06 	br	9bd0 <__alt_data_end+0xf0009bd0>
    a19c:	d9002c17 	ldw	r4,176(sp)
    a1a0:	d9801e04 	addi	r6,sp,120
    a1a4:	b80b883a 	mov	r5,r23
    a1a8:	00100840 	call	10084 <__sprint_r>
    a1ac:	103b7a1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a1b0:	d8c02017 	ldw	r3,128(sp)
    a1b4:	dc401f17 	ldw	r17,124(sp)
    a1b8:	dd800404 	addi	r22,sp,16
    a1bc:	003e8f06 	br	9bfc <__alt_data_end+0xf0009bfc>
    a1c0:	0027883a 	mov	r19,zero
    a1c4:	003f4a06 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a1c8:	d9002c17 	ldw	r4,176(sp)
    a1cc:	d9801e04 	addi	r6,sp,120
    a1d0:	b80b883a 	mov	r5,r23
    a1d4:	00100840 	call	10084 <__sprint_r>
    a1d8:	103b6f1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a1dc:	d8c02017 	ldw	r3,128(sp)
    a1e0:	da000404 	addi	r8,sp,16
    a1e4:	003c9d06 	br	945c <__alt_data_end+0xf000945c>
    a1e8:	04e7c83a 	sub	r19,zero,r19
    a1ec:	9804c03a 	cmpne	r2,r19,zero
    a1f0:	05adc83a 	sub	r22,zero,r22
    a1f4:	b0adc83a 	sub	r22,r22,r2
    a1f8:	d8802917 	ldw	r2,164(sp)
    a1fc:	07000b44 	movi	fp,45
    a200:	df002785 	stb	fp,158(sp)
    a204:	10017b16 	blt	r2,zero,a7f4 <___vfprintf_internal_r+0x1c64>
    a208:	00bfdfc4 	movi	r2,-129
    a20c:	90a4703a 	and	r18,r18,r2
    a210:	003bb106 	br	90d8 <__alt_data_end+0xf00090d8>
    a214:	d9003617 	ldw	r4,216(sp)
    a218:	d9403817 	ldw	r5,224(sp)
    a21c:	da003d15 	stw	r8,244(sp)
    a220:	000fca80 	call	fca8 <__fpclassifyd>
    a224:	da003d17 	ldw	r8,244(sp)
    a228:	1000f026 	beq	r2,zero,a5ec <___vfprintf_internal_r+0x1a5c>
    a22c:	d9002917 	ldw	r4,164(sp)
    a230:	05bff7c4 	movi	r22,-33
    a234:	00bfffc4 	movi	r2,-1
    a238:	8dac703a 	and	r22,r17,r22
    a23c:	20820026 	beq	r4,r2,aa40 <___vfprintf_internal_r+0x1eb0>
    a240:	008011c4 	movi	r2,71
    a244:	b081f726 	beq	r22,r2,aa24 <___vfprintf_internal_r+0x1e94>
    a248:	d9003817 	ldw	r4,224(sp)
    a24c:	90c04014 	ori	r3,r18,256
    a250:	d8c02b15 	stw	r3,172(sp)
    a254:	20021516 	blt	r4,zero,aaac <___vfprintf_internal_r+0x1f1c>
    a258:	dcc03817 	ldw	r19,224(sp)
    a25c:	d8002a05 	stb	zero,168(sp)
    a260:	00801984 	movi	r2,102
    a264:	8881f926 	beq	r17,r2,aa4c <___vfprintf_internal_r+0x1ebc>
    a268:	00801184 	movi	r2,70
    a26c:	88821c26 	beq	r17,r2,aae0 <___vfprintf_internal_r+0x1f50>
    a270:	00801144 	movi	r2,69
    a274:	b081ef26 	beq	r22,r2,aa34 <___vfprintf_internal_r+0x1ea4>
    a278:	d8c02917 	ldw	r3,164(sp)
    a27c:	d8802104 	addi	r2,sp,132
    a280:	d8800315 	stw	r2,12(sp)
    a284:	d9403617 	ldw	r5,216(sp)
    a288:	d8802504 	addi	r2,sp,148
    a28c:	d9002c17 	ldw	r4,176(sp)
    a290:	d8800215 	stw	r2,8(sp)
    a294:	d8802604 	addi	r2,sp,152
    a298:	d8c00015 	stw	r3,0(sp)
    a29c:	d8800115 	stw	r2,4(sp)
    a2a0:	01c00084 	movi	r7,2
    a2a4:	980d883a 	mov	r6,r19
    a2a8:	d8c03c15 	stw	r3,240(sp)
    a2ac:	da003d15 	stw	r8,244(sp)
    a2b0:	000b1b40 	call	b1b4 <_dtoa_r>
    a2b4:	1021883a 	mov	r16,r2
    a2b8:	008019c4 	movi	r2,103
    a2bc:	d8c03c17 	ldw	r3,240(sp)
    a2c0:	da003d17 	ldw	r8,244(sp)
    a2c4:	88817126 	beq	r17,r2,a88c <___vfprintf_internal_r+0x1cfc>
    a2c8:	008011c4 	movi	r2,71
    a2cc:	88829226 	beq	r17,r2,ad18 <___vfprintf_internal_r+0x2188>
    a2d0:	80f9883a 	add	fp,r16,r3
    a2d4:	d9003617 	ldw	r4,216(sp)
    a2d8:	000d883a 	mov	r6,zero
    a2dc:	000f883a 	mov	r7,zero
    a2e0:	980b883a 	mov	r5,r19
    a2e4:	da003d15 	stw	r8,244(sp)
    a2e8:	00078480 	call	7848 <__eqdf2>
    a2ec:	da003d17 	ldw	r8,244(sp)
    a2f0:	10018d26 	beq	r2,zero,a928 <___vfprintf_internal_r+0x1d98>
    a2f4:	d8802117 	ldw	r2,132(sp)
    a2f8:	1700062e 	bgeu	r2,fp,a314 <___vfprintf_internal_r+0x1784>
    a2fc:	01000c04 	movi	r4,48
    a300:	10c00044 	addi	r3,r2,1
    a304:	d8c02115 	stw	r3,132(sp)
    a308:	11000005 	stb	r4,0(r2)
    a30c:	d8802117 	ldw	r2,132(sp)
    a310:	173ffb36 	bltu	r2,fp,a300 <__alt_data_end+0xf000a300>
    a314:	1405c83a 	sub	r2,r2,r16
    a318:	d8803315 	stw	r2,204(sp)
    a31c:	008011c4 	movi	r2,71
    a320:	b0817626 	beq	r22,r2,a8fc <___vfprintf_internal_r+0x1d6c>
    a324:	00801944 	movi	r2,101
    a328:	1442810e 	bge	r2,r17,ad30 <___vfprintf_internal_r+0x21a0>
    a32c:	d8c02617 	ldw	r3,152(sp)
    a330:	00801984 	movi	r2,102
    a334:	d8c03215 	stw	r3,200(sp)
    a338:	8881fe26 	beq	r17,r2,ab34 <___vfprintf_internal_r+0x1fa4>
    a33c:	d8c03217 	ldw	r3,200(sp)
    a340:	d9003317 	ldw	r4,204(sp)
    a344:	1901dd16 	blt	r3,r4,aabc <___vfprintf_internal_r+0x1f2c>
    a348:	9480004c 	andi	r18,r18,1
    a34c:	90022b1e 	bne	r18,zero,abfc <___vfprintf_internal_r+0x206c>
    a350:	1805883a 	mov	r2,r3
    a354:	18028016 	blt	r3,zero,ad58 <___vfprintf_internal_r+0x21c8>
    a358:	d8c03217 	ldw	r3,200(sp)
    a35c:	044019c4 	movi	r17,103
    a360:	d8c02e15 	stw	r3,184(sp)
    a364:	df002a07 	ldb	fp,168(sp)
    a368:	e001531e 	bne	fp,zero,a8b8 <___vfprintf_internal_r+0x1d28>
    a36c:	df002783 	ldbu	fp,158(sp)
    a370:	d8802a15 	stw	r2,168(sp)
    a374:	dc802b17 	ldw	r18,172(sp)
    a378:	d8002915 	stw	zero,164(sp)
    a37c:	003bd106 	br	92c4 <__alt_data_end+0xf00092c4>
    a380:	d8802d17 	ldw	r2,180(sp)
    a384:	d8c02d17 	ldw	r3,180(sp)
    a388:	d9002d17 	ldw	r4,180(sp)
    a38c:	10800017 	ldw	r2,0(r2)
    a390:	18c00117 	ldw	r3,4(r3)
    a394:	21000204 	addi	r4,r4,8
    a398:	d8803615 	stw	r2,216(sp)
    a39c:	d8c03815 	stw	r3,224(sp)
    a3a0:	d9002d15 	stw	r4,180(sp)
    a3a4:	003b7506 	br	917c <__alt_data_end+0xf000917c>
    a3a8:	ac400007 	ldb	r17,0(r21)
    a3ac:	003a5906 	br	8d14 <__alt_data_end+0xf0008d14>
    a3b0:	9080100c 	andi	r2,r18,64
    a3b4:	1000a826 	beq	r2,zero,a658 <___vfprintf_internal_r+0x1ac8>
    a3b8:	d9002d17 	ldw	r4,180(sp)
    a3bc:	002d883a 	mov	r22,zero
    a3c0:	24c0000b 	ldhu	r19,0(r4)
    a3c4:	21000104 	addi	r4,r4,4
    a3c8:	d9002d15 	stw	r4,180(sp)
    a3cc:	003ccb06 	br	96fc <__alt_data_end+0xf00096fc>
    a3d0:	d8c02d17 	ldw	r3,180(sp)
    a3d4:	d9002917 	ldw	r4,164(sp)
    a3d8:	002d883a 	mov	r22,zero
    a3dc:	18800104 	addi	r2,r3,4
    a3e0:	1cc00017 	ldw	r19,0(r3)
    a3e4:	203ebb0e 	bge	r4,zero,9ed4 <__alt_data_end+0xf0009ed4>
    a3e8:	003ef106 	br	9fb0 <__alt_data_end+0xf0009fb0>
    a3ec:	9080040c 	andi	r2,r18,16
    a3f0:	1000921e 	bne	r2,zero,a63c <___vfprintf_internal_r+0x1aac>
    a3f4:	9480100c 	andi	r18,r18,64
    a3f8:	90013926 	beq	r18,zero,a8e0 <___vfprintf_internal_r+0x1d50>
    a3fc:	d9002d17 	ldw	r4,180(sp)
    a400:	d9402f17 	ldw	r5,188(sp)
    a404:	20800017 	ldw	r2,0(r4)
    a408:	21000104 	addi	r4,r4,4
    a40c:	d9002d15 	stw	r4,180(sp)
    a410:	1140000d 	sth	r5,0(r2)
    a414:	003a1606 	br	8c70 <__alt_data_end+0xf0008c70>
    a418:	9080100c 	andi	r2,r18,64
    a41c:	10008026 	beq	r2,zero,a620 <___vfprintf_internal_r+0x1a90>
    a420:	d8c02d17 	ldw	r3,180(sp)
    a424:	1cc0000f 	ldh	r19,0(r3)
    a428:	18c00104 	addi	r3,r3,4
    a42c:	d8c02d15 	stw	r3,180(sp)
    a430:	982dd7fa 	srai	r22,r19,31
    a434:	b005883a 	mov	r2,r22
    a438:	003b1f06 	br	90b8 <__alt_data_end+0xf00090b8>
    a43c:	9080100c 	andi	r2,r18,64
    a440:	d8002785 	stb	zero,158(sp)
    a444:	10008a1e 	bne	r2,zero,a670 <___vfprintf_internal_r+0x1ae0>
    a448:	d9402d17 	ldw	r5,180(sp)
    a44c:	d8c02917 	ldw	r3,164(sp)
    a450:	002d883a 	mov	r22,zero
    a454:	28800104 	addi	r2,r5,4
    a458:	2cc00017 	ldw	r19,0(r5)
    a45c:	183e4b0e 	bge	r3,zero,9d8c <__alt_data_end+0xf0009d8c>
    a460:	9d86b03a 	or	r3,r19,r22
    a464:	d8802d15 	stw	r2,180(sp)
    a468:	183e4c1e 	bne	r3,zero,9d9c <__alt_data_end+0xf0009d9c>
    a46c:	0039883a 	mov	fp,zero
    a470:	0005883a 	mov	r2,zero
    a474:	003d4006 	br	9978 <__alt_data_end+0xf0009978>
    a478:	01420034 	movhi	r5,2048
    a47c:	2940b084 	addi	r5,r5,706
    a480:	d9402b15 	stw	r5,172(sp)
    a484:	d9402b17 	ldw	r5,172(sp)
    a488:	1c47883a 	add	r3,r3,r17
    a48c:	10800044 	addi	r2,r2,1
    a490:	41400015 	stw	r5,0(r8)
    a494:	44400115 	stw	r17,4(r8)
    a498:	d8c02015 	stw	r3,128(sp)
    a49c:	d8801f15 	stw	r2,124(sp)
    a4a0:	010001c4 	movi	r4,7
    a4a4:	20bec816 	blt	r4,r2,9fc8 <__alt_data_end+0xf0009fc8>
    a4a8:	42000204 	addi	r8,r8,8
    a4ac:	003ecd06 	br	9fe4 <__alt_data_end+0xf0009fe4>
    a4b0:	d9002917 	ldw	r4,164(sp)
    a4b4:	d8002785 	stb	zero,158(sp)
    a4b8:	203d2d16 	blt	r4,zero,9970 <__alt_data_end+0xf0009970>
    a4bc:	00bfdfc4 	movi	r2,-129
    a4c0:	90a4703a 	and	r18,r18,r2
    a4c4:	003a9106 	br	8f0c <__alt_data_end+0xf0008f0c>
    a4c8:	01020034 	movhi	r4,2048
    a4cc:	2100b084 	addi	r4,r4,706
    a4d0:	d9002b15 	stw	r4,172(sp)
    a4d4:	003c0c06 	br	9508 <__alt_data_end+0xf0009508>
    a4d8:	d9002c17 	ldw	r4,176(sp)
    a4dc:	d9801e04 	addi	r6,sp,120
    a4e0:	b80b883a 	mov	r5,r23
    a4e4:	00100840 	call	10084 <__sprint_r>
    a4e8:	103aab1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a4ec:	d8c02017 	ldw	r3,128(sp)
    a4f0:	da000404 	addi	r8,sp,16
    a4f4:	003d4106 	br	99fc <__alt_data_end+0xf00099fc>
    a4f8:	d8801f17 	ldw	r2,124(sp)
    a4fc:	01420034 	movhi	r5,2048
    a500:	01000044 	movi	r4,1
    a504:	18c00044 	addi	r3,r3,1
    a508:	10800044 	addi	r2,r2,1
    a50c:	2940b004 	addi	r5,r5,704
    a510:	41000115 	stw	r4,4(r8)
    a514:	41400015 	stw	r5,0(r8)
    a518:	d8c02015 	stw	r3,128(sp)
    a51c:	d8801f15 	stw	r2,124(sp)
    a520:	010001c4 	movi	r4,7
    a524:	20805c16 	blt	r4,r2,a698 <___vfprintf_internal_r+0x1b08>
    a528:	42000204 	addi	r8,r8,8
    a52c:	8800041e 	bne	r17,zero,a540 <___vfprintf_internal_r+0x19b0>
    a530:	d8803317 	ldw	r2,204(sp)
    a534:	1000021e 	bne	r2,zero,a540 <___vfprintf_internal_r+0x19b0>
    a538:	9080004c 	andi	r2,r18,1
    a53c:	103c0926 	beq	r2,zero,9564 <__alt_data_end+0xf0009564>
    a540:	d9003717 	ldw	r4,220(sp)
    a544:	d8801f17 	ldw	r2,124(sp)
    a548:	d9403417 	ldw	r5,208(sp)
    a54c:	20c7883a 	add	r3,r4,r3
    a550:	10800044 	addi	r2,r2,1
    a554:	41000115 	stw	r4,4(r8)
    a558:	41400015 	stw	r5,0(r8)
    a55c:	d8c02015 	stw	r3,128(sp)
    a560:	d8801f15 	stw	r2,124(sp)
    a564:	010001c4 	movi	r4,7
    a568:	20812116 	blt	r4,r2,a9f0 <___vfprintf_internal_r+0x1e60>
    a56c:	42000204 	addi	r8,r8,8
    a570:	0463c83a 	sub	r17,zero,r17
    a574:	0440730e 	bge	zero,r17,a744 <___vfprintf_internal_r+0x1bb4>
    a578:	05800404 	movi	r22,16
    a57c:	b440860e 	bge	r22,r17,a798 <___vfprintf_internal_r+0x1c08>
    a580:	01420034 	movhi	r5,2048
    a584:	2940b084 	addi	r5,r5,706
    a588:	d9402b15 	stw	r5,172(sp)
    a58c:	070001c4 	movi	fp,7
    a590:	dcc02c17 	ldw	r19,176(sp)
    a594:	00000306 	br	a5a4 <___vfprintf_internal_r+0x1a14>
    a598:	42000204 	addi	r8,r8,8
    a59c:	8c7ffc04 	addi	r17,r17,-16
    a5a0:	b440800e 	bge	r22,r17,a7a4 <___vfprintf_internal_r+0x1c14>
    a5a4:	18c00404 	addi	r3,r3,16
    a5a8:	10800044 	addi	r2,r2,1
    a5ac:	45000015 	stw	r20,0(r8)
    a5b0:	45800115 	stw	r22,4(r8)
    a5b4:	d8c02015 	stw	r3,128(sp)
    a5b8:	d8801f15 	stw	r2,124(sp)
    a5bc:	e0bff60e 	bge	fp,r2,a598 <__alt_data_end+0xf000a598>
    a5c0:	d9801e04 	addi	r6,sp,120
    a5c4:	b80b883a 	mov	r5,r23
    a5c8:	9809883a 	mov	r4,r19
    a5cc:	00100840 	call	10084 <__sprint_r>
    a5d0:	103a711e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a5d4:	d8c02017 	ldw	r3,128(sp)
    a5d8:	d8801f17 	ldw	r2,124(sp)
    a5dc:	da000404 	addi	r8,sp,16
    a5e0:	003fee06 	br	a59c <__alt_data_end+0xf000a59c>
    a5e4:	00bfffc4 	movi	r2,-1
    a5e8:	003a6f06 	br	8fa8 <__alt_data_end+0xf0008fa8>
    a5ec:	008011c4 	movi	r2,71
    a5f0:	1440b816 	blt	r2,r17,a8d4 <___vfprintf_internal_r+0x1d44>
    a5f4:	04020034 	movhi	r16,2048
    a5f8:	8400a204 	addi	r16,r16,648
    a5fc:	00c000c4 	movi	r3,3
    a600:	00bfdfc4 	movi	r2,-129
    a604:	d8c02a15 	stw	r3,168(sp)
    a608:	90a4703a 	and	r18,r18,r2
    a60c:	df002783 	ldbu	fp,158(sp)
    a610:	d8c02e15 	stw	r3,184(sp)
    a614:	d8002915 	stw	zero,164(sp)
    a618:	d8003215 	stw	zero,200(sp)
    a61c:	003b2906 	br	92c4 <__alt_data_end+0xf00092c4>
    a620:	d9002d17 	ldw	r4,180(sp)
    a624:	24c00017 	ldw	r19,0(r4)
    a628:	21000104 	addi	r4,r4,4
    a62c:	d9002d15 	stw	r4,180(sp)
    a630:	982dd7fa 	srai	r22,r19,31
    a634:	b005883a 	mov	r2,r22
    a638:	003a9f06 	br	90b8 <__alt_data_end+0xf00090b8>
    a63c:	d9402d17 	ldw	r5,180(sp)
    a640:	d8c02f17 	ldw	r3,188(sp)
    a644:	28800017 	ldw	r2,0(r5)
    a648:	29400104 	addi	r5,r5,4
    a64c:	d9402d15 	stw	r5,180(sp)
    a650:	10c00015 	stw	r3,0(r2)
    a654:	00398606 	br	8c70 <__alt_data_end+0xf0008c70>
    a658:	d9402d17 	ldw	r5,180(sp)
    a65c:	002d883a 	mov	r22,zero
    a660:	2cc00017 	ldw	r19,0(r5)
    a664:	29400104 	addi	r5,r5,4
    a668:	d9402d15 	stw	r5,180(sp)
    a66c:	003c2306 	br	96fc <__alt_data_end+0xf00096fc>
    a670:	d8c02d17 	ldw	r3,180(sp)
    a674:	d9002917 	ldw	r4,164(sp)
    a678:	002d883a 	mov	r22,zero
    a67c:	18800104 	addi	r2,r3,4
    a680:	1cc0000b 	ldhu	r19,0(r3)
    a684:	203dc10e 	bge	r4,zero,9d8c <__alt_data_end+0xf0009d8c>
    a688:	003f7506 	br	a460 <__alt_data_end+0xf000a460>
    a68c:	04020034 	movhi	r16,2048
    a690:	8400a004 	addi	r16,r16,640
    a694:	003acc06 	br	91c8 <__alt_data_end+0xf00091c8>
    a698:	d9002c17 	ldw	r4,176(sp)
    a69c:	d9801e04 	addi	r6,sp,120
    a6a0:	b80b883a 	mov	r5,r23
    a6a4:	00100840 	call	10084 <__sprint_r>
    a6a8:	103a3b1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a6ac:	dc402617 	ldw	r17,152(sp)
    a6b0:	d8c02017 	ldw	r3,128(sp)
    a6b4:	da000404 	addi	r8,sp,16
    a6b8:	003f9c06 	br	a52c <__alt_data_end+0xf000a52c>
    a6bc:	ac400043 	ldbu	r17,1(r21)
    a6c0:	94800814 	ori	r18,r18,32
    a6c4:	ad400044 	addi	r21,r21,1
    a6c8:	8c403fcc 	andi	r17,r17,255
    a6cc:	8c40201c 	xori	r17,r17,128
    a6d0:	8c7fe004 	addi	r17,r17,-128
    a6d4:	00398f06 	br	8d14 <__alt_data_end+0xf0008d14>
    a6d8:	d8c02d15 	stw	r3,180(sp)
    a6dc:	0039883a 	mov	fp,zero
    a6e0:	003e3506 	br	9fb8 <__alt_data_end+0xf0009fb8>
    a6e4:	d9002c17 	ldw	r4,176(sp)
    a6e8:	d9801e04 	addi	r6,sp,120
    a6ec:	b80b883a 	mov	r5,r23
    a6f0:	00100840 	call	10084 <__sprint_r>
    a6f4:	103a281e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a6f8:	d8c02017 	ldw	r3,128(sp)
    a6fc:	da000404 	addi	r8,sp,16
    a700:	003cd006 	br	9a44 <__alt_data_end+0xf0009a44>
    a704:	8009883a 	mov	r4,r16
    a708:	da003d15 	stw	r8,244(sp)
    a70c:	0008af80 	call	8af8 <strlen>
    a710:	d8802e15 	stw	r2,184(sp)
    a714:	da003d17 	ldw	r8,244(sp)
    a718:	103c340e 	bge	r2,zero,97ec <__alt_data_end+0xf00097ec>
    a71c:	0005883a 	mov	r2,zero
    a720:	003c3206 	br	97ec <__alt_data_end+0xf00097ec>
    a724:	d9002c17 	ldw	r4,176(sp)
    a728:	d9801e04 	addi	r6,sp,120
    a72c:	b80b883a 	mov	r5,r23
    a730:	00100840 	call	10084 <__sprint_r>
    a734:	103a181e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a738:	d8c02017 	ldw	r3,128(sp)
    a73c:	d8801f17 	ldw	r2,124(sp)
    a740:	da000404 	addi	r8,sp,16
    a744:	d9403317 	ldw	r5,204(sp)
    a748:	10800044 	addi	r2,r2,1
    a74c:	44000015 	stw	r16,0(r8)
    a750:	28c7883a 	add	r3,r5,r3
    a754:	003b7d06 	br	954c <__alt_data_end+0xf000954c>
    a758:	01020034 	movhi	r4,2048
    a75c:	2100b484 	addi	r4,r4,722
    a760:	d9003515 	stw	r4,212(sp)
    a764:	003b1406 	br	93b8 <__alt_data_end+0xf00093b8>
    a768:	013fffc4 	movi	r4,-1
    a76c:	003a3506 	br	9044 <__alt_data_end+0xf0009044>
    a770:	0023883a 	mov	r17,zero
    a774:	003d9d06 	br	9dec <__alt_data_end+0xf0009dec>
    a778:	d9002c17 	ldw	r4,176(sp)
    a77c:	d9801e04 	addi	r6,sp,120
    a780:	b80b883a 	mov	r5,r23
    a784:	00100840 	call	10084 <__sprint_r>
    a788:	103a031e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a78c:	d8c02017 	ldw	r3,128(sp)
    a790:	da000404 	addi	r8,sp,16
    a794:	003d9406 	br	9de8 <__alt_data_end+0xf0009de8>
    a798:	01020034 	movhi	r4,2048
    a79c:	2100b084 	addi	r4,r4,706
    a7a0:	d9002b15 	stw	r4,172(sp)
    a7a4:	d9002b17 	ldw	r4,172(sp)
    a7a8:	1c47883a 	add	r3,r3,r17
    a7ac:	10800044 	addi	r2,r2,1
    a7b0:	41000015 	stw	r4,0(r8)
    a7b4:	44400115 	stw	r17,4(r8)
    a7b8:	d8c02015 	stw	r3,128(sp)
    a7bc:	d8801f15 	stw	r2,124(sp)
    a7c0:	010001c4 	movi	r4,7
    a7c4:	20bfd716 	blt	r4,r2,a724 <__alt_data_end+0xf000a724>
    a7c8:	42000204 	addi	r8,r8,8
    a7cc:	003fdd06 	br	a744 <__alt_data_end+0xf000a744>
    a7d0:	d9002c17 	ldw	r4,176(sp)
    a7d4:	d9801e04 	addi	r6,sp,120
    a7d8:	b80b883a 	mov	r5,r23
    a7dc:	00100840 	call	10084 <__sprint_r>
    a7e0:	1039ed1e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a7e4:	d8802617 	ldw	r2,152(sp)
    a7e8:	d8c02017 	ldw	r3,128(sp)
    a7ec:	da000404 	addi	r8,sp,16
    a7f0:	003e1006 	br	a034 <__alt_data_end+0xf000a034>
    a7f4:	00800044 	movi	r2,1
    a7f8:	10803fcc 	andi	r2,r2,255
    a7fc:	00c00044 	movi	r3,1
    a800:	10fa3526 	beq	r2,r3,90d8 <__alt_data_end+0xf00090d8>
    a804:	00c00084 	movi	r3,2
    a808:	10fbcb26 	beq	r2,r3,9738 <__alt_data_end+0xf0009738>
    a80c:	003a8f06 	br	924c <__alt_data_end+0xf000924c>
    a810:	01020034 	movhi	r4,2048
    a814:	2100b484 	addi	r4,r4,722
    a818:	d9003515 	stw	r4,212(sp)
    a81c:	003b7606 	br	95f8 <__alt_data_end+0xf00095f8>
    a820:	d8802917 	ldw	r2,164(sp)
    a824:	00c00184 	movi	r3,6
    a828:	1880012e 	bgeu	r3,r2,a830 <___vfprintf_internal_r+0x1ca0>
    a82c:	1805883a 	mov	r2,r3
    a830:	d8802e15 	stw	r2,184(sp)
    a834:	1000ef16 	blt	r2,zero,abf4 <___vfprintf_internal_r+0x2064>
    a838:	04020034 	movhi	r16,2048
    a83c:	d8802a15 	stw	r2,168(sp)
    a840:	dcc02d15 	stw	r19,180(sp)
    a844:	d8002915 	stw	zero,164(sp)
    a848:	d8003215 	stw	zero,200(sp)
    a84c:	8400ae04 	addi	r16,r16,696
    a850:	0039883a 	mov	fp,zero
    a854:	003aa206 	br	92e0 <__alt_data_end+0xf00092e0>
    a858:	0021883a 	mov	r16,zero
    a85c:	003e0706 	br	a07c <__alt_data_end+0xf000a07c>
    a860:	d9002c17 	ldw	r4,176(sp)
    a864:	d9801e04 	addi	r6,sp,120
    a868:	b80b883a 	mov	r5,r23
    a86c:	00100840 	call	10084 <__sprint_r>
    a870:	1039c91e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    a874:	d8802617 	ldw	r2,152(sp)
    a878:	d9403317 	ldw	r5,204(sp)
    a87c:	d8c02017 	ldw	r3,128(sp)
    a880:	da000404 	addi	r8,sp,16
    a884:	2885c83a 	sub	r2,r5,r2
    a888:	003dfb06 	br	a078 <__alt_data_end+0xf000a078>
    a88c:	9080004c 	andi	r2,r18,1
    a890:	103e8f1e 	bne	r2,zero,a2d0 <__alt_data_end+0xf000a2d0>
    a894:	d8802117 	ldw	r2,132(sp)
    a898:	003e9e06 	br	a314 <__alt_data_end+0xf000a314>
    a89c:	1025883a 	mov	r18,r2
    a8a0:	0039883a 	mov	fp,zero
    a8a4:	00800084 	movi	r2,2
    a8a8:	003fd306 	br	a7f8 <__alt_data_end+0xf000a7f8>
    a8ac:	07000b44 	movi	fp,45
    a8b0:	df002785 	stb	fp,158(sp)
    a8b4:	003a4006 	br	91b8 <__alt_data_end+0xf00091b8>
    a8b8:	00c00b44 	movi	r3,45
    a8bc:	d8c02785 	stb	r3,158(sp)
    a8c0:	d8802a15 	stw	r2,168(sp)
    a8c4:	dc802b17 	ldw	r18,172(sp)
    a8c8:	d8002915 	stw	zero,164(sp)
    a8cc:	07000b44 	movi	fp,45
    a8d0:	003a8006 	br	92d4 <__alt_data_end+0xf00092d4>
    a8d4:	04020034 	movhi	r16,2048
    a8d8:	8400a304 	addi	r16,r16,652
    a8dc:	003f4706 	br	a5fc <__alt_data_end+0xf000a5fc>
    a8e0:	d8c02d17 	ldw	r3,180(sp)
    a8e4:	d9002f17 	ldw	r4,188(sp)
    a8e8:	18800017 	ldw	r2,0(r3)
    a8ec:	18c00104 	addi	r3,r3,4
    a8f0:	d8c02d15 	stw	r3,180(sp)
    a8f4:	11000015 	stw	r4,0(r2)
    a8f8:	0038dd06 	br	8c70 <__alt_data_end+0xf0008c70>
    a8fc:	dd802617 	ldw	r22,152(sp)
    a900:	00bfff44 	movi	r2,-3
    a904:	b0801c16 	blt	r22,r2,a978 <___vfprintf_internal_r+0x1de8>
    a908:	d9402917 	ldw	r5,164(sp)
    a90c:	2d801a16 	blt	r5,r22,a978 <___vfprintf_internal_r+0x1de8>
    a910:	dd803215 	stw	r22,200(sp)
    a914:	003e8906 	br	a33c <__alt_data_end+0xf000a33c>
    a918:	01020034 	movhi	r4,2048
    a91c:	2100b084 	addi	r4,r4,706
    a920:	d9002b15 	stw	r4,172(sp)
    a924:	003c9106 	br	9b6c <__alt_data_end+0xf0009b6c>
    a928:	e005883a 	mov	r2,fp
    a92c:	003e7906 	br	a314 <__alt_data_end+0xf000a314>
    a930:	d9402917 	ldw	r5,164(sp)
    a934:	df002783 	ldbu	fp,158(sp)
    a938:	dcc02d15 	stw	r19,180(sp)
    a93c:	d9402a15 	stw	r5,168(sp)
    a940:	d9402e15 	stw	r5,184(sp)
    a944:	d8002915 	stw	zero,164(sp)
    a948:	d8003215 	stw	zero,200(sp)
    a94c:	003a5d06 	br	92c4 <__alt_data_end+0xf00092c4>
    a950:	9080004c 	andi	r2,r18,1
    a954:	0039883a 	mov	fp,zero
    a958:	10000426 	beq	r2,zero,a96c <___vfprintf_internal_r+0x1ddc>
    a95c:	00800c04 	movi	r2,48
    a960:	dc001dc4 	addi	r16,sp,119
    a964:	d8801dc5 	stb	r2,119(sp)
    a968:	003b8006 	br	976c <__alt_data_end+0xf000976c>
    a96c:	d8002e15 	stw	zero,184(sp)
    a970:	dc001e04 	addi	r16,sp,120
    a974:	003a4d06 	br	92ac <__alt_data_end+0xf00092ac>
    a978:	8c7fff84 	addi	r17,r17,-2
    a97c:	b5bfffc4 	addi	r22,r22,-1
    a980:	dd802615 	stw	r22,152(sp)
    a984:	dc4022c5 	stb	r17,139(sp)
    a988:	b000bf16 	blt	r22,zero,ac88 <___vfprintf_internal_r+0x20f8>
    a98c:	00800ac4 	movi	r2,43
    a990:	d8802305 	stb	r2,140(sp)
    a994:	00800244 	movi	r2,9
    a998:	15807016 	blt	r2,r22,ab5c <___vfprintf_internal_r+0x1fcc>
    a99c:	00800c04 	movi	r2,48
    a9a0:	b5800c04 	addi	r22,r22,48
    a9a4:	d8802345 	stb	r2,141(sp)
    a9a8:	dd802385 	stb	r22,142(sp)
    a9ac:	d88023c4 	addi	r2,sp,143
    a9b0:	df0022c4 	addi	fp,sp,139
    a9b4:	d8c03317 	ldw	r3,204(sp)
    a9b8:	1739c83a 	sub	fp,r2,fp
    a9bc:	d9003317 	ldw	r4,204(sp)
    a9c0:	e0c7883a 	add	r3,fp,r3
    a9c4:	df003a15 	stw	fp,232(sp)
    a9c8:	d8c02e15 	stw	r3,184(sp)
    a9cc:	00800044 	movi	r2,1
    a9d0:	1100b30e 	bge	r2,r4,aca0 <___vfprintf_internal_r+0x2110>
    a9d4:	d8c02e17 	ldw	r3,184(sp)
    a9d8:	18c00044 	addi	r3,r3,1
    a9dc:	d8c02e15 	stw	r3,184(sp)
    a9e0:	1805883a 	mov	r2,r3
    a9e4:	1800ac16 	blt	r3,zero,ac98 <___vfprintf_internal_r+0x2108>
    a9e8:	d8003215 	stw	zero,200(sp)
    a9ec:	003e5d06 	br	a364 <__alt_data_end+0xf000a364>
    a9f0:	d9002c17 	ldw	r4,176(sp)
    a9f4:	d9801e04 	addi	r6,sp,120
    a9f8:	b80b883a 	mov	r5,r23
    a9fc:	00100840 	call	10084 <__sprint_r>
    aa00:	1039651e 	bne	r2,zero,8f98 <__alt_data_end+0xf0008f98>
    aa04:	dc402617 	ldw	r17,152(sp)
    aa08:	d8c02017 	ldw	r3,128(sp)
    aa0c:	d8801f17 	ldw	r2,124(sp)
    aa10:	da000404 	addi	r8,sp,16
    aa14:	003ed606 	br	a570 <__alt_data_end+0xf000a570>
    aa18:	582b883a 	mov	r21,r11
    aa1c:	d8002915 	stw	zero,164(sp)
    aa20:	0038bd06 	br	8d18 <__alt_data_end+0xf0008d18>
    aa24:	d8802917 	ldw	r2,164(sp)
    aa28:	103e071e 	bne	r2,zero,a248 <__alt_data_end+0xf000a248>
    aa2c:	dc002915 	stw	r16,164(sp)
    aa30:	003e0506 	br	a248 <__alt_data_end+0xf000a248>
    aa34:	d9002917 	ldw	r4,164(sp)
    aa38:	20c00044 	addi	r3,r4,1
    aa3c:	003e0f06 	br	a27c <__alt_data_end+0xf000a27c>
    aa40:	01400184 	movi	r5,6
    aa44:	d9402915 	stw	r5,164(sp)
    aa48:	003dff06 	br	a248 <__alt_data_end+0xf000a248>
    aa4c:	d8802104 	addi	r2,sp,132
    aa50:	d8800315 	stw	r2,12(sp)
    aa54:	d8802504 	addi	r2,sp,148
    aa58:	d8800215 	stw	r2,8(sp)
    aa5c:	d8802604 	addi	r2,sp,152
    aa60:	d8800115 	stw	r2,4(sp)
    aa64:	d8802917 	ldw	r2,164(sp)
    aa68:	d9403617 	ldw	r5,216(sp)
    aa6c:	d9002c17 	ldw	r4,176(sp)
    aa70:	d8800015 	stw	r2,0(sp)
    aa74:	01c000c4 	movi	r7,3
    aa78:	980d883a 	mov	r6,r19
    aa7c:	da003d15 	stw	r8,244(sp)
    aa80:	000b1b40 	call	b1b4 <_dtoa_r>
    aa84:	d8c02917 	ldw	r3,164(sp)
    aa88:	da003d17 	ldw	r8,244(sp)
    aa8c:	1021883a 	mov	r16,r2
    aa90:	10f9883a 	add	fp,r2,r3
    aa94:	81000007 	ldb	r4,0(r16)
    aa98:	00800c04 	movi	r2,48
    aa9c:	20805e26 	beq	r4,r2,ac18 <___vfprintf_internal_r+0x2088>
    aaa0:	d8c02617 	ldw	r3,152(sp)
    aaa4:	e0f9883a 	add	fp,fp,r3
    aaa8:	003e0a06 	br	a2d4 <__alt_data_end+0xf000a2d4>
    aaac:	00c00b44 	movi	r3,45
    aab0:	24e0003c 	xorhi	r19,r4,32768
    aab4:	d8c02a05 	stb	r3,168(sp)
    aab8:	003de906 	br	a260 <__alt_data_end+0xf000a260>
    aabc:	d8c03217 	ldw	r3,200(sp)
    aac0:	00c07a0e 	bge	zero,r3,acac <___vfprintf_internal_r+0x211c>
    aac4:	00800044 	movi	r2,1
    aac8:	d9003317 	ldw	r4,204(sp)
    aacc:	1105883a 	add	r2,r2,r4
    aad0:	d8802e15 	stw	r2,184(sp)
    aad4:	10004e16 	blt	r2,zero,ac10 <___vfprintf_internal_r+0x2080>
    aad8:	044019c4 	movi	r17,103
    aadc:	003e2106 	br	a364 <__alt_data_end+0xf000a364>
    aae0:	d9002917 	ldw	r4,164(sp)
    aae4:	d8802104 	addi	r2,sp,132
    aae8:	d8800315 	stw	r2,12(sp)
    aaec:	d9000015 	stw	r4,0(sp)
    aaf0:	d8802504 	addi	r2,sp,148
    aaf4:	d9403617 	ldw	r5,216(sp)
    aaf8:	d9002c17 	ldw	r4,176(sp)
    aafc:	d8800215 	stw	r2,8(sp)
    ab00:	d8802604 	addi	r2,sp,152
    ab04:	d8800115 	stw	r2,4(sp)
    ab08:	01c000c4 	movi	r7,3
    ab0c:	980d883a 	mov	r6,r19
    ab10:	da003d15 	stw	r8,244(sp)
    ab14:	000b1b40 	call	b1b4 <_dtoa_r>
    ab18:	d8c02917 	ldw	r3,164(sp)
    ab1c:	da003d17 	ldw	r8,244(sp)
    ab20:	1021883a 	mov	r16,r2
    ab24:	00801184 	movi	r2,70
    ab28:	80f9883a 	add	fp,r16,r3
    ab2c:	88bfd926 	beq	r17,r2,aa94 <__alt_data_end+0xf000aa94>
    ab30:	003de806 	br	a2d4 <__alt_data_end+0xf000a2d4>
    ab34:	d9002917 	ldw	r4,164(sp)
    ab38:	00c04d0e 	bge	zero,r3,ac70 <___vfprintf_internal_r+0x20e0>
    ab3c:	2000441e 	bne	r4,zero,ac50 <___vfprintf_internal_r+0x20c0>
    ab40:	9480004c 	andi	r18,r18,1
    ab44:	9000421e 	bne	r18,zero,ac50 <___vfprintf_internal_r+0x20c0>
    ab48:	1805883a 	mov	r2,r3
    ab4c:	18007016 	blt	r3,zero,ad10 <___vfprintf_internal_r+0x2180>
    ab50:	d8c03217 	ldw	r3,200(sp)
    ab54:	d8c02e15 	stw	r3,184(sp)
    ab58:	003e0206 	br	a364 <__alt_data_end+0xf000a364>
    ab5c:	df0022c4 	addi	fp,sp,139
    ab60:	dc002915 	stw	r16,164(sp)
    ab64:	4027883a 	mov	r19,r8
    ab68:	e021883a 	mov	r16,fp
    ab6c:	b009883a 	mov	r4,r22
    ab70:	01400284 	movi	r5,10
    ab74:	000857c0 	call	857c <__modsi3>
    ab78:	10800c04 	addi	r2,r2,48
    ab7c:	843fffc4 	addi	r16,r16,-1
    ab80:	b009883a 	mov	r4,r22
    ab84:	01400284 	movi	r5,10
    ab88:	80800005 	stb	r2,0(r16)
    ab8c:	00084f80 	call	84f8 <__divsi3>
    ab90:	102d883a 	mov	r22,r2
    ab94:	00800244 	movi	r2,9
    ab98:	15bff416 	blt	r2,r22,ab6c <__alt_data_end+0xf000ab6c>
    ab9c:	9811883a 	mov	r8,r19
    aba0:	b0800c04 	addi	r2,r22,48
    aba4:	8027883a 	mov	r19,r16
    aba8:	997fffc4 	addi	r5,r19,-1
    abac:	98bfffc5 	stb	r2,-1(r19)
    abb0:	dc002917 	ldw	r16,164(sp)
    abb4:	2f006a2e 	bgeu	r5,fp,ad60 <___vfprintf_internal_r+0x21d0>
    abb8:	d9c02384 	addi	r7,sp,142
    abbc:	3ccfc83a 	sub	r7,r7,r19
    abc0:	d9002344 	addi	r4,sp,141
    abc4:	e1cf883a 	add	r7,fp,r7
    abc8:	00000106 	br	abd0 <___vfprintf_internal_r+0x2040>
    abcc:	28800003 	ldbu	r2,0(r5)
    abd0:	20800005 	stb	r2,0(r4)
    abd4:	21000044 	addi	r4,r4,1
    abd8:	29400044 	addi	r5,r5,1
    abdc:	393ffb1e 	bne	r7,r4,abcc <__alt_data_end+0xf000abcc>
    abe0:	d8802304 	addi	r2,sp,140
    abe4:	14c5c83a 	sub	r2,r2,r19
    abe8:	d8c02344 	addi	r3,sp,141
    abec:	1885883a 	add	r2,r3,r2
    abf0:	003f7006 	br	a9b4 <__alt_data_end+0xf000a9b4>
    abf4:	0005883a 	mov	r2,zero
    abf8:	003f0f06 	br	a838 <__alt_data_end+0xf000a838>
    abfc:	d8c03217 	ldw	r3,200(sp)
    ac00:	18c00044 	addi	r3,r3,1
    ac04:	d8c02e15 	stw	r3,184(sp)
    ac08:	1805883a 	mov	r2,r3
    ac0c:	183fb20e 	bge	r3,zero,aad8 <__alt_data_end+0xf000aad8>
    ac10:	0005883a 	mov	r2,zero
    ac14:	003fb006 	br	aad8 <__alt_data_end+0xf000aad8>
    ac18:	d9003617 	ldw	r4,216(sp)
    ac1c:	000d883a 	mov	r6,zero
    ac20:	000f883a 	mov	r7,zero
    ac24:	980b883a 	mov	r5,r19
    ac28:	d8c03c15 	stw	r3,240(sp)
    ac2c:	da003d15 	stw	r8,244(sp)
    ac30:	00078480 	call	7848 <__eqdf2>
    ac34:	d8c03c17 	ldw	r3,240(sp)
    ac38:	da003d17 	ldw	r8,244(sp)
    ac3c:	103f9826 	beq	r2,zero,aaa0 <__alt_data_end+0xf000aaa0>
    ac40:	00800044 	movi	r2,1
    ac44:	10c7c83a 	sub	r3,r2,r3
    ac48:	d8c02615 	stw	r3,152(sp)
    ac4c:	003f9506 	br	aaa4 <__alt_data_end+0xf000aaa4>
    ac50:	d9002917 	ldw	r4,164(sp)
    ac54:	d8c03217 	ldw	r3,200(sp)
    ac58:	20800044 	addi	r2,r4,1
    ac5c:	1885883a 	add	r2,r3,r2
    ac60:	d8802e15 	stw	r2,184(sp)
    ac64:	103dbf0e 	bge	r2,zero,a364 <__alt_data_end+0xf000a364>
    ac68:	0005883a 	mov	r2,zero
    ac6c:	003dbd06 	br	a364 <__alt_data_end+0xf000a364>
    ac70:	2000211e 	bne	r4,zero,acf8 <___vfprintf_internal_r+0x2168>
    ac74:	9480004c 	andi	r18,r18,1
    ac78:	90001f1e 	bne	r18,zero,acf8 <___vfprintf_internal_r+0x2168>
    ac7c:	00800044 	movi	r2,1
    ac80:	d8802e15 	stw	r2,184(sp)
    ac84:	003db706 	br	a364 <__alt_data_end+0xf000a364>
    ac88:	00800b44 	movi	r2,45
    ac8c:	05adc83a 	sub	r22,zero,r22
    ac90:	d8802305 	stb	r2,140(sp)
    ac94:	003f3f06 	br	a994 <__alt_data_end+0xf000a994>
    ac98:	0005883a 	mov	r2,zero
    ac9c:	003f5206 	br	a9e8 <__alt_data_end+0xf000a9e8>
    aca0:	90a4703a 	and	r18,r18,r2
    aca4:	903f4e26 	beq	r18,zero,a9e0 <__alt_data_end+0xf000a9e0>
    aca8:	003f4a06 	br	a9d4 <__alt_data_end+0xf000a9d4>
    acac:	00800084 	movi	r2,2
    acb0:	10c5c83a 	sub	r2,r2,r3
    acb4:	003f8406 	br	aac8 <__alt_data_end+0xf000aac8>
    acb8:	d8802d17 	ldw	r2,180(sp)
    acbc:	d9002d17 	ldw	r4,180(sp)
    acc0:	ac400043 	ldbu	r17,1(r21)
    acc4:	10800017 	ldw	r2,0(r2)
    acc8:	582b883a 	mov	r21,r11
    accc:	d8802915 	stw	r2,164(sp)
    acd0:	20800104 	addi	r2,r4,4
    acd4:	d9002917 	ldw	r4,164(sp)
    acd8:	d8802d15 	stw	r2,180(sp)
    acdc:	203e7a0e 	bge	r4,zero,a6c8 <__alt_data_end+0xf000a6c8>
    ace0:	8c403fcc 	andi	r17,r17,255
    ace4:	00bfffc4 	movi	r2,-1
    ace8:	8c40201c 	xori	r17,r17,128
    acec:	d8802915 	stw	r2,164(sp)
    acf0:	8c7fe004 	addi	r17,r17,-128
    acf4:	00380706 	br	8d14 <__alt_data_end+0xf0008d14>
    acf8:	d8c02917 	ldw	r3,164(sp)
    acfc:	18c00084 	addi	r3,r3,2
    ad00:	d8c02e15 	stw	r3,184(sp)
    ad04:	1805883a 	mov	r2,r3
    ad08:	183d960e 	bge	r3,zero,a364 <__alt_data_end+0xf000a364>
    ad0c:	003fd606 	br	ac68 <__alt_data_end+0xf000ac68>
    ad10:	0005883a 	mov	r2,zero
    ad14:	003f8e06 	br	ab50 <__alt_data_end+0xf000ab50>
    ad18:	9080004c 	andi	r2,r18,1
    ad1c:	103f811e 	bne	r2,zero,ab24 <__alt_data_end+0xf000ab24>
    ad20:	d8802117 	ldw	r2,132(sp)
    ad24:	1405c83a 	sub	r2,r2,r16
    ad28:	d8803315 	stw	r2,204(sp)
    ad2c:	b47ef326 	beq	r22,r17,a8fc <__alt_data_end+0xf000a8fc>
    ad30:	dd802617 	ldw	r22,152(sp)
    ad34:	003f1106 	br	a97c <__alt_data_end+0xf000a97c>
    ad38:	d9c02785 	stb	r7,158(sp)
    ad3c:	00390406 	br	9150 <__alt_data_end+0xf0009150>
    ad40:	d9c02785 	stb	r7,158(sp)
    ad44:	0038d306 	br	9094 <__alt_data_end+0xf0009094>
    ad48:	d9c02785 	stb	r7,158(sp)
    ad4c:	003a6106 	br	96d4 <__alt_data_end+0xf00096d4>
    ad50:	d9c02785 	stb	r7,158(sp)
    ad54:	003af806 	br	9938 <__alt_data_end+0xf0009938>
    ad58:	0005883a 	mov	r2,zero
    ad5c:	003d7e06 	br	a358 <__alt_data_end+0xf000a358>
    ad60:	d8802344 	addi	r2,sp,141
    ad64:	003f1306 	br	a9b4 <__alt_data_end+0xf000a9b4>
    ad68:	d9c02785 	stb	r7,158(sp)
    ad6c:	00392306 	br	91fc <__alt_data_end+0xf00091fc>
    ad70:	d9c02785 	stb	r7,158(sp)
    ad74:	003aa906 	br	981c <__alt_data_end+0xf000981c>
    ad78:	d9c02785 	stb	r7,158(sp)
    ad7c:	003a3d06 	br	9674 <__alt_data_end+0xf0009674>
    ad80:	d9c02785 	stb	r7,158(sp)
    ad84:	003aca06 	br	98b0 <__alt_data_end+0xf00098b0>

0000ad88 <__vfprintf_internal>:
    ad88:	00820034 	movhi	r2,2048
    ad8c:	10898104 	addi	r2,r2,9732
    ad90:	300f883a 	mov	r7,r6
    ad94:	280d883a 	mov	r6,r5
    ad98:	200b883a 	mov	r5,r4
    ad9c:	11000017 	ldw	r4,0(r2)
    ada0:	0008b901 	jmpi	8b90 <___vfprintf_internal_r>

0000ada4 <__sbprintf>:
    ada4:	2880030b 	ldhu	r2,12(r5)
    ada8:	2ac01917 	ldw	r11,100(r5)
    adac:	2a80038b 	ldhu	r10,14(r5)
    adb0:	2a400717 	ldw	r9,28(r5)
    adb4:	2a000917 	ldw	r8,36(r5)
    adb8:	defee204 	addi	sp,sp,-1144
    adbc:	00c10004 	movi	r3,1024
    adc0:	dc011a15 	stw	r16,1128(sp)
    adc4:	10bfff4c 	andi	r2,r2,65533
    adc8:	2821883a 	mov	r16,r5
    adcc:	d8cb883a 	add	r5,sp,r3
    add0:	dc811c15 	stw	r18,1136(sp)
    add4:	dc411b15 	stw	r17,1132(sp)
    add8:	dfc11d15 	stw	ra,1140(sp)
    addc:	2025883a 	mov	r18,r4
    ade0:	d881030d 	sth	r2,1036(sp)
    ade4:	dac11915 	stw	r11,1124(sp)
    ade8:	da81038d 	sth	r10,1038(sp)
    adec:	da410715 	stw	r9,1052(sp)
    adf0:	da010915 	stw	r8,1060(sp)
    adf4:	dec10015 	stw	sp,1024(sp)
    adf8:	dec10415 	stw	sp,1040(sp)
    adfc:	d8c10215 	stw	r3,1032(sp)
    ae00:	d8c10515 	stw	r3,1044(sp)
    ae04:	d8010615 	stw	zero,1048(sp)
    ae08:	0008b900 	call	8b90 <___vfprintf_internal_r>
    ae0c:	1023883a 	mov	r17,r2
    ae10:	10000416 	blt	r2,zero,ae24 <__sbprintf+0x80>
    ae14:	d9410004 	addi	r5,sp,1024
    ae18:	9009883a 	mov	r4,r18
    ae1c:	000ca580 	call	ca58 <_fflush_r>
    ae20:	10000d1e 	bne	r2,zero,ae58 <__sbprintf+0xb4>
    ae24:	d881030b 	ldhu	r2,1036(sp)
    ae28:	1080100c 	andi	r2,r2,64
    ae2c:	10000326 	beq	r2,zero,ae3c <__sbprintf+0x98>
    ae30:	8080030b 	ldhu	r2,12(r16)
    ae34:	10801014 	ori	r2,r2,64
    ae38:	8080030d 	sth	r2,12(r16)
    ae3c:	8805883a 	mov	r2,r17
    ae40:	dfc11d17 	ldw	ra,1140(sp)
    ae44:	dc811c17 	ldw	r18,1136(sp)
    ae48:	dc411b17 	ldw	r17,1132(sp)
    ae4c:	dc011a17 	ldw	r16,1128(sp)
    ae50:	dec11e04 	addi	sp,sp,1144
    ae54:	f800283a 	ret
    ae58:	047fffc4 	movi	r17,-1
    ae5c:	003ff106 	br	ae24 <__alt_data_end+0xf000ae24>

0000ae60 <__swsetup_r>:
    ae60:	00820034 	movhi	r2,2048
    ae64:	defffd04 	addi	sp,sp,-12
    ae68:	10898104 	addi	r2,r2,9732
    ae6c:	dc400115 	stw	r17,4(sp)
    ae70:	2023883a 	mov	r17,r4
    ae74:	11000017 	ldw	r4,0(r2)
    ae78:	dc000015 	stw	r16,0(sp)
    ae7c:	dfc00215 	stw	ra,8(sp)
    ae80:	2821883a 	mov	r16,r5
    ae84:	20000226 	beq	r4,zero,ae90 <__swsetup_r+0x30>
    ae88:	20800e17 	ldw	r2,56(r4)
    ae8c:	10003126 	beq	r2,zero,af54 <__swsetup_r+0xf4>
    ae90:	8080030b 	ldhu	r2,12(r16)
    ae94:	10c0020c 	andi	r3,r2,8
    ae98:	1009883a 	mov	r4,r2
    ae9c:	18000f26 	beq	r3,zero,aedc <__swsetup_r+0x7c>
    aea0:	80c00417 	ldw	r3,16(r16)
    aea4:	18001526 	beq	r3,zero,aefc <__swsetup_r+0x9c>
    aea8:	1100004c 	andi	r4,r2,1
    aeac:	20001c1e 	bne	r4,zero,af20 <__swsetup_r+0xc0>
    aeb0:	1080008c 	andi	r2,r2,2
    aeb4:	1000291e 	bne	r2,zero,af5c <__swsetup_r+0xfc>
    aeb8:	80800517 	ldw	r2,20(r16)
    aebc:	80800215 	stw	r2,8(r16)
    aec0:	18001c26 	beq	r3,zero,af34 <__swsetup_r+0xd4>
    aec4:	0005883a 	mov	r2,zero
    aec8:	dfc00217 	ldw	ra,8(sp)
    aecc:	dc400117 	ldw	r17,4(sp)
    aed0:	dc000017 	ldw	r16,0(sp)
    aed4:	dec00304 	addi	sp,sp,12
    aed8:	f800283a 	ret
    aedc:	2080040c 	andi	r2,r4,16
    aee0:	10002e26 	beq	r2,zero,af9c <__swsetup_r+0x13c>
    aee4:	2080010c 	andi	r2,r4,4
    aee8:	10001e1e 	bne	r2,zero,af64 <__swsetup_r+0x104>
    aeec:	80c00417 	ldw	r3,16(r16)
    aef0:	20800214 	ori	r2,r4,8
    aef4:	8080030d 	sth	r2,12(r16)
    aef8:	183feb1e 	bne	r3,zero,aea8 <__alt_data_end+0xf000aea8>
    aefc:	1100a00c 	andi	r4,r2,640
    af00:	01408004 	movi	r5,512
    af04:	217fe826 	beq	r4,r5,aea8 <__alt_data_end+0xf000aea8>
    af08:	800b883a 	mov	r5,r16
    af0c:	8809883a 	mov	r4,r17
    af10:	000d9d80 	call	d9d8 <__smakebuf_r>
    af14:	8080030b 	ldhu	r2,12(r16)
    af18:	80c00417 	ldw	r3,16(r16)
    af1c:	003fe206 	br	aea8 <__alt_data_end+0xf000aea8>
    af20:	80800517 	ldw	r2,20(r16)
    af24:	80000215 	stw	zero,8(r16)
    af28:	0085c83a 	sub	r2,zero,r2
    af2c:	80800615 	stw	r2,24(r16)
    af30:	183fe41e 	bne	r3,zero,aec4 <__alt_data_end+0xf000aec4>
    af34:	80c0030b 	ldhu	r3,12(r16)
    af38:	0005883a 	mov	r2,zero
    af3c:	1900200c 	andi	r4,r3,128
    af40:	203fe126 	beq	r4,zero,aec8 <__alt_data_end+0xf000aec8>
    af44:	18c01014 	ori	r3,r3,64
    af48:	80c0030d 	sth	r3,12(r16)
    af4c:	00bfffc4 	movi	r2,-1
    af50:	003fdd06 	br	aec8 <__alt_data_end+0xf000aec8>
    af54:	000ce340 	call	ce34 <__sinit>
    af58:	003fcd06 	br	ae90 <__alt_data_end+0xf000ae90>
    af5c:	0005883a 	mov	r2,zero
    af60:	003fd606 	br	aebc <__alt_data_end+0xf000aebc>
    af64:	81400c17 	ldw	r5,48(r16)
    af68:	28000626 	beq	r5,zero,af84 <__swsetup_r+0x124>
    af6c:	80801004 	addi	r2,r16,64
    af70:	28800326 	beq	r5,r2,af80 <__swsetup_r+0x120>
    af74:	8809883a 	mov	r4,r17
    af78:	000cfa80 	call	cfa8 <_free_r>
    af7c:	8100030b 	ldhu	r4,12(r16)
    af80:	80000c15 	stw	zero,48(r16)
    af84:	80c00417 	ldw	r3,16(r16)
    af88:	00bff6c4 	movi	r2,-37
    af8c:	1108703a 	and	r4,r2,r4
    af90:	80000115 	stw	zero,4(r16)
    af94:	80c00015 	stw	r3,0(r16)
    af98:	003fd506 	br	aef0 <__alt_data_end+0xf000aef0>
    af9c:	00800244 	movi	r2,9
    afa0:	88800015 	stw	r2,0(r17)
    afa4:	20801014 	ori	r2,r4,64
    afa8:	8080030d 	sth	r2,12(r16)
    afac:	00bfffc4 	movi	r2,-1
    afb0:	003fc506 	br	aec8 <__alt_data_end+0xf000aec8>

0000afb4 <quorem>:
    afb4:	defff704 	addi	sp,sp,-36
    afb8:	dc800215 	stw	r18,8(sp)
    afbc:	20800417 	ldw	r2,16(r4)
    afc0:	2c800417 	ldw	r18,16(r5)
    afc4:	dfc00815 	stw	ra,32(sp)
    afc8:	ddc00715 	stw	r23,28(sp)
    afcc:	dd800615 	stw	r22,24(sp)
    afd0:	dd400515 	stw	r21,20(sp)
    afd4:	dd000415 	stw	r20,16(sp)
    afd8:	dcc00315 	stw	r19,12(sp)
    afdc:	dc400115 	stw	r17,4(sp)
    afe0:	dc000015 	stw	r16,0(sp)
    afe4:	14807116 	blt	r2,r18,b1ac <quorem+0x1f8>
    afe8:	94bfffc4 	addi	r18,r18,-1
    afec:	94ad883a 	add	r22,r18,r18
    aff0:	b5ad883a 	add	r22,r22,r22
    aff4:	2c400504 	addi	r17,r5,20
    aff8:	8da9883a 	add	r20,r17,r22
    affc:	25400504 	addi	r21,r4,20
    b000:	282f883a 	mov	r23,r5
    b004:	adad883a 	add	r22,r21,r22
    b008:	a1400017 	ldw	r5,0(r20)
    b00c:	2021883a 	mov	r16,r4
    b010:	b1000017 	ldw	r4,0(r22)
    b014:	29400044 	addi	r5,r5,1
    b018:	00085f00 	call	85f0 <__udivsi3>
    b01c:	1027883a 	mov	r19,r2
    b020:	10002c26 	beq	r2,zero,b0d4 <quorem+0x120>
    b024:	a813883a 	mov	r9,r21
    b028:	880b883a 	mov	r5,r17
    b02c:	0009883a 	mov	r4,zero
    b030:	000d883a 	mov	r6,zero
    b034:	2a000017 	ldw	r8,0(r5)
    b038:	49c00017 	ldw	r7,0(r9)
    b03c:	29400104 	addi	r5,r5,4
    b040:	40bfffcc 	andi	r2,r8,65535
    b044:	14c5383a 	mul	r2,r2,r19
    b048:	4010d43a 	srli	r8,r8,16
    b04c:	38ffffcc 	andi	r3,r7,65535
    b050:	1105883a 	add	r2,r2,r4
    b054:	1008d43a 	srli	r4,r2,16
    b058:	44d1383a 	mul	r8,r8,r19
    b05c:	198d883a 	add	r6,r3,r6
    b060:	10ffffcc 	andi	r3,r2,65535
    b064:	30c7c83a 	sub	r3,r6,r3
    b068:	380ed43a 	srli	r7,r7,16
    b06c:	4105883a 	add	r2,r8,r4
    b070:	180dd43a 	srai	r6,r3,16
    b074:	113fffcc 	andi	r4,r2,65535
    b078:	390fc83a 	sub	r7,r7,r4
    b07c:	398d883a 	add	r6,r7,r6
    b080:	300e943a 	slli	r7,r6,16
    b084:	18ffffcc 	andi	r3,r3,65535
    b088:	1008d43a 	srli	r4,r2,16
    b08c:	38ceb03a 	or	r7,r7,r3
    b090:	49c00015 	stw	r7,0(r9)
    b094:	300dd43a 	srai	r6,r6,16
    b098:	4a400104 	addi	r9,r9,4
    b09c:	a17fe52e 	bgeu	r20,r5,b034 <__alt_data_end+0xf000b034>
    b0a0:	b0800017 	ldw	r2,0(r22)
    b0a4:	10000b1e 	bne	r2,zero,b0d4 <quorem+0x120>
    b0a8:	b0bfff04 	addi	r2,r22,-4
    b0ac:	a880082e 	bgeu	r21,r2,b0d0 <quorem+0x11c>
    b0b0:	b0ffff17 	ldw	r3,-4(r22)
    b0b4:	18000326 	beq	r3,zero,b0c4 <quorem+0x110>
    b0b8:	00000506 	br	b0d0 <quorem+0x11c>
    b0bc:	10c00017 	ldw	r3,0(r2)
    b0c0:	1800031e 	bne	r3,zero,b0d0 <quorem+0x11c>
    b0c4:	10bfff04 	addi	r2,r2,-4
    b0c8:	94bfffc4 	addi	r18,r18,-1
    b0cc:	a8bffb36 	bltu	r21,r2,b0bc <__alt_data_end+0xf000b0bc>
    b0d0:	84800415 	stw	r18,16(r16)
    b0d4:	b80b883a 	mov	r5,r23
    b0d8:	8009883a 	mov	r4,r16
    b0dc:	000eea80 	call	eea8 <__mcmp>
    b0e0:	10002616 	blt	r2,zero,b17c <quorem+0x1c8>
    b0e4:	9cc00044 	addi	r19,r19,1
    b0e8:	a805883a 	mov	r2,r21
    b0ec:	000b883a 	mov	r5,zero
    b0f0:	11000017 	ldw	r4,0(r2)
    b0f4:	89800017 	ldw	r6,0(r17)
    b0f8:	10800104 	addi	r2,r2,4
    b0fc:	20ffffcc 	andi	r3,r4,65535
    b100:	194b883a 	add	r5,r3,r5
    b104:	30ffffcc 	andi	r3,r6,65535
    b108:	28c7c83a 	sub	r3,r5,r3
    b10c:	300cd43a 	srli	r6,r6,16
    b110:	2008d43a 	srli	r4,r4,16
    b114:	180bd43a 	srai	r5,r3,16
    b118:	18ffffcc 	andi	r3,r3,65535
    b11c:	2189c83a 	sub	r4,r4,r6
    b120:	2149883a 	add	r4,r4,r5
    b124:	200c943a 	slli	r6,r4,16
    b128:	8c400104 	addi	r17,r17,4
    b12c:	200bd43a 	srai	r5,r4,16
    b130:	30c6b03a 	or	r3,r6,r3
    b134:	10ffff15 	stw	r3,-4(r2)
    b138:	a47fed2e 	bgeu	r20,r17,b0f0 <__alt_data_end+0xf000b0f0>
    b13c:	9485883a 	add	r2,r18,r18
    b140:	1085883a 	add	r2,r2,r2
    b144:	a887883a 	add	r3,r21,r2
    b148:	18800017 	ldw	r2,0(r3)
    b14c:	10000b1e 	bne	r2,zero,b17c <quorem+0x1c8>
    b150:	18bfff04 	addi	r2,r3,-4
    b154:	a880082e 	bgeu	r21,r2,b178 <quorem+0x1c4>
    b158:	18ffff17 	ldw	r3,-4(r3)
    b15c:	18000326 	beq	r3,zero,b16c <quorem+0x1b8>
    b160:	00000506 	br	b178 <quorem+0x1c4>
    b164:	10c00017 	ldw	r3,0(r2)
    b168:	1800031e 	bne	r3,zero,b178 <quorem+0x1c4>
    b16c:	10bfff04 	addi	r2,r2,-4
    b170:	94bfffc4 	addi	r18,r18,-1
    b174:	a8bffb36 	bltu	r21,r2,b164 <__alt_data_end+0xf000b164>
    b178:	84800415 	stw	r18,16(r16)
    b17c:	9805883a 	mov	r2,r19
    b180:	dfc00817 	ldw	ra,32(sp)
    b184:	ddc00717 	ldw	r23,28(sp)
    b188:	dd800617 	ldw	r22,24(sp)
    b18c:	dd400517 	ldw	r21,20(sp)
    b190:	dd000417 	ldw	r20,16(sp)
    b194:	dcc00317 	ldw	r19,12(sp)
    b198:	dc800217 	ldw	r18,8(sp)
    b19c:	dc400117 	ldw	r17,4(sp)
    b1a0:	dc000017 	ldw	r16,0(sp)
    b1a4:	dec00904 	addi	sp,sp,36
    b1a8:	f800283a 	ret
    b1ac:	0005883a 	mov	r2,zero
    b1b0:	003ff306 	br	b180 <__alt_data_end+0xf000b180>

0000b1b4 <_dtoa_r>:
    b1b4:	20801017 	ldw	r2,64(r4)
    b1b8:	deffde04 	addi	sp,sp,-136
    b1bc:	df002015 	stw	fp,128(sp)
    b1c0:	dcc01b15 	stw	r19,108(sp)
    b1c4:	dc801a15 	stw	r18,104(sp)
    b1c8:	dc401915 	stw	r17,100(sp)
    b1cc:	dc001815 	stw	r16,96(sp)
    b1d0:	dfc02115 	stw	ra,132(sp)
    b1d4:	ddc01f15 	stw	r23,124(sp)
    b1d8:	dd801e15 	stw	r22,120(sp)
    b1dc:	dd401d15 	stw	r21,116(sp)
    b1e0:	dd001c15 	stw	r20,112(sp)
    b1e4:	d9c00315 	stw	r7,12(sp)
    b1e8:	2039883a 	mov	fp,r4
    b1ec:	3023883a 	mov	r17,r6
    b1f0:	2825883a 	mov	r18,r5
    b1f4:	dc002417 	ldw	r16,144(sp)
    b1f8:	3027883a 	mov	r19,r6
    b1fc:	10000826 	beq	r2,zero,b220 <_dtoa_r+0x6c>
    b200:	21801117 	ldw	r6,68(r4)
    b204:	00c00044 	movi	r3,1
    b208:	100b883a 	mov	r5,r2
    b20c:	1986983a 	sll	r3,r3,r6
    b210:	11800115 	stw	r6,4(r2)
    b214:	10c00215 	stw	r3,8(r2)
    b218:	000e6880 	call	e688 <_Bfree>
    b21c:	e0001015 	stw	zero,64(fp)
    b220:	88002e16 	blt	r17,zero,b2dc <_dtoa_r+0x128>
    b224:	80000015 	stw	zero,0(r16)
    b228:	889ffc2c 	andhi	r2,r17,32752
    b22c:	00dffc34 	movhi	r3,32752
    b230:	10c01c26 	beq	r2,r3,b2a4 <_dtoa_r+0xf0>
    b234:	000d883a 	mov	r6,zero
    b238:	000f883a 	mov	r7,zero
    b23c:	9009883a 	mov	r4,r18
    b240:	980b883a 	mov	r5,r19
    b244:	00078480 	call	7848 <__eqdf2>
    b248:	10002b1e 	bne	r2,zero,b2f8 <_dtoa_r+0x144>
    b24c:	d9c02317 	ldw	r7,140(sp)
    b250:	00800044 	movi	r2,1
    b254:	38800015 	stw	r2,0(r7)
    b258:	d8802517 	ldw	r2,148(sp)
    b25c:	10019e26 	beq	r2,zero,b8d8 <_dtoa_r+0x724>
    b260:	d8c02517 	ldw	r3,148(sp)
    b264:	00820034 	movhi	r2,2048
    b268:	1080b044 	addi	r2,r2,705
    b26c:	18800015 	stw	r2,0(r3)
    b270:	10bfffc4 	addi	r2,r2,-1
    b274:	dfc02117 	ldw	ra,132(sp)
    b278:	df002017 	ldw	fp,128(sp)
    b27c:	ddc01f17 	ldw	r23,124(sp)
    b280:	dd801e17 	ldw	r22,120(sp)
    b284:	dd401d17 	ldw	r21,116(sp)
    b288:	dd001c17 	ldw	r20,112(sp)
    b28c:	dcc01b17 	ldw	r19,108(sp)
    b290:	dc801a17 	ldw	r18,104(sp)
    b294:	dc401917 	ldw	r17,100(sp)
    b298:	dc001817 	ldw	r16,96(sp)
    b29c:	dec02204 	addi	sp,sp,136
    b2a0:	f800283a 	ret
    b2a4:	d8c02317 	ldw	r3,140(sp)
    b2a8:	0089c3c4 	movi	r2,9999
    b2ac:	18800015 	stw	r2,0(r3)
    b2b0:	90017726 	beq	r18,zero,b890 <_dtoa_r+0x6dc>
    b2b4:	00820034 	movhi	r2,2048
    b2b8:	1080bc04 	addi	r2,r2,752
    b2bc:	d9002517 	ldw	r4,148(sp)
    b2c0:	203fec26 	beq	r4,zero,b274 <__alt_data_end+0xf000b274>
    b2c4:	10c000c7 	ldb	r3,3(r2)
    b2c8:	1801781e 	bne	r3,zero,b8ac <_dtoa_r+0x6f8>
    b2cc:	10c000c4 	addi	r3,r2,3
    b2d0:	d9802517 	ldw	r6,148(sp)
    b2d4:	30c00015 	stw	r3,0(r6)
    b2d8:	003fe606 	br	b274 <__alt_data_end+0xf000b274>
    b2dc:	04e00034 	movhi	r19,32768
    b2e0:	9cffffc4 	addi	r19,r19,-1
    b2e4:	00800044 	movi	r2,1
    b2e8:	8ce6703a 	and	r19,r17,r19
    b2ec:	80800015 	stw	r2,0(r16)
    b2f0:	9823883a 	mov	r17,r19
    b2f4:	003fcc06 	br	b228 <__alt_data_end+0xf000b228>
    b2f8:	d8800204 	addi	r2,sp,8
    b2fc:	d8800015 	stw	r2,0(sp)
    b300:	d9c00104 	addi	r7,sp,4
    b304:	900b883a 	mov	r5,r18
    b308:	980d883a 	mov	r6,r19
    b30c:	e009883a 	mov	r4,fp
    b310:	8820d53a 	srli	r16,r17,20
    b314:	000f2740 	call	f274 <__d2b>
    b318:	d8800915 	stw	r2,36(sp)
    b31c:	8001651e 	bne	r16,zero,b8b4 <_dtoa_r+0x700>
    b320:	dd800217 	ldw	r22,8(sp)
    b324:	dc000117 	ldw	r16,4(sp)
    b328:	00800804 	movi	r2,32
    b32c:	b421883a 	add	r16,r22,r16
    b330:	80c10c84 	addi	r3,r16,1074
    b334:	10c2d10e 	bge	r2,r3,be7c <_dtoa_r+0xcc8>
    b338:	00801004 	movi	r2,64
    b33c:	81010484 	addi	r4,r16,1042
    b340:	10c7c83a 	sub	r3,r2,r3
    b344:	9108d83a 	srl	r4,r18,r4
    b348:	88e2983a 	sll	r17,r17,r3
    b34c:	2448b03a 	or	r4,r4,r17
    b350:	0013aec0 	call	13aec <__floatunsidf>
    b354:	017f8434 	movhi	r5,65040
    b358:	01800044 	movi	r6,1
    b35c:	1009883a 	mov	r4,r2
    b360:	194b883a 	add	r5,r3,r5
    b364:	843fffc4 	addi	r16,r16,-1
    b368:	d9801115 	stw	r6,68(sp)
    b36c:	000d883a 	mov	r6,zero
    b370:	01cffe34 	movhi	r7,16376
    b374:	00079ac0 	call	79ac <__subdf3>
    b378:	0198dbf4 	movhi	r6,25455
    b37c:	01cff4f4 	movhi	r7,16339
    b380:	3190d844 	addi	r6,r6,17249
    b384:	39e1e9c4 	addi	r7,r7,-30809
    b388:	1009883a 	mov	r4,r2
    b38c:	180b883a 	mov	r5,r3
    b390:	00133540 	call	13354 <__muldf3>
    b394:	01a2d874 	movhi	r6,35681
    b398:	01cff1f4 	movhi	r7,16327
    b39c:	31b22cc4 	addi	r6,r6,-14157
    b3a0:	39e28a04 	addi	r7,r7,-30168
    b3a4:	180b883a 	mov	r5,r3
    b3a8:	1009883a 	mov	r4,r2
    b3ac:	00129b40 	call	129b4 <__adddf3>
    b3b0:	8009883a 	mov	r4,r16
    b3b4:	1029883a 	mov	r20,r2
    b3b8:	1823883a 	mov	r17,r3
    b3bc:	00082a80 	call	82a8 <__floatsidf>
    b3c0:	019427f4 	movhi	r6,20639
    b3c4:	01cff4f4 	movhi	r7,16339
    b3c8:	319e7ec4 	addi	r6,r6,31227
    b3cc:	39d104c4 	addi	r7,r7,17427
    b3d0:	1009883a 	mov	r4,r2
    b3d4:	180b883a 	mov	r5,r3
    b3d8:	00133540 	call	13354 <__muldf3>
    b3dc:	100d883a 	mov	r6,r2
    b3e0:	180f883a 	mov	r7,r3
    b3e4:	a009883a 	mov	r4,r20
    b3e8:	880b883a 	mov	r5,r17
    b3ec:	00129b40 	call	129b4 <__adddf3>
    b3f0:	1009883a 	mov	r4,r2
    b3f4:	180b883a 	mov	r5,r3
    b3f8:	1029883a 	mov	r20,r2
    b3fc:	1823883a 	mov	r17,r3
    b400:	0013a6c0 	call	13a6c <__fixdfsi>
    b404:	000d883a 	mov	r6,zero
    b408:	000f883a 	mov	r7,zero
    b40c:	a009883a 	mov	r4,r20
    b410:	880b883a 	mov	r5,r17
    b414:	d8800515 	stw	r2,20(sp)
    b418:	00132600 	call	13260 <__ledf2>
    b41c:	10028716 	blt	r2,zero,be3c <_dtoa_r+0xc88>
    b420:	d8c00517 	ldw	r3,20(sp)
    b424:	00800584 	movi	r2,22
    b428:	10c27536 	bltu	r2,r3,be00 <_dtoa_r+0xc4c>
    b42c:	180490fa 	slli	r2,r3,3
    b430:	00c20034 	movhi	r3,2048
    b434:	18c0d804 	addi	r3,r3,864
    b438:	1885883a 	add	r2,r3,r2
    b43c:	11000017 	ldw	r4,0(r2)
    b440:	11400117 	ldw	r5,4(r2)
    b444:	900d883a 	mov	r6,r18
    b448:	980f883a 	mov	r7,r19
    b44c:	00078d00 	call	78d0 <__gedf2>
    b450:	00828d0e 	bge	zero,r2,be88 <_dtoa_r+0xcd4>
    b454:	d9000517 	ldw	r4,20(sp)
    b458:	d8000e15 	stw	zero,56(sp)
    b45c:	213fffc4 	addi	r4,r4,-1
    b460:	d9000515 	stw	r4,20(sp)
    b464:	b42dc83a 	sub	r22,r22,r16
    b468:	b5bfffc4 	addi	r22,r22,-1
    b46c:	b0026f16 	blt	r22,zero,be2c <_dtoa_r+0xc78>
    b470:	d8000815 	stw	zero,32(sp)
    b474:	d9c00517 	ldw	r7,20(sp)
    b478:	38026416 	blt	r7,zero,be0c <_dtoa_r+0xc58>
    b47c:	b1ed883a 	add	r22,r22,r7
    b480:	d9c00d15 	stw	r7,52(sp)
    b484:	d8000a15 	stw	zero,40(sp)
    b488:	d9800317 	ldw	r6,12(sp)
    b48c:	00800244 	movi	r2,9
    b490:	11811436 	bltu	r2,r6,b8e4 <_dtoa_r+0x730>
    b494:	00800144 	movi	r2,5
    b498:	1184e10e 	bge	r2,r6,c820 <_dtoa_r+0x166c>
    b49c:	31bfff04 	addi	r6,r6,-4
    b4a0:	d9800315 	stw	r6,12(sp)
    b4a4:	0023883a 	mov	r17,zero
    b4a8:	d9800317 	ldw	r6,12(sp)
    b4ac:	008000c4 	movi	r2,3
    b4b0:	30836726 	beq	r6,r2,c250 <_dtoa_r+0x109c>
    b4b4:	1183410e 	bge	r2,r6,c1bc <_dtoa_r+0x1008>
    b4b8:	d9c00317 	ldw	r7,12(sp)
    b4bc:	00800104 	movi	r2,4
    b4c0:	38827c26 	beq	r7,r2,beb4 <_dtoa_r+0xd00>
    b4c4:	00800144 	movi	r2,5
    b4c8:	3884c41e 	bne	r7,r2,c7dc <_dtoa_r+0x1628>
    b4cc:	00800044 	movi	r2,1
    b4d0:	d8800b15 	stw	r2,44(sp)
    b4d4:	d8c00517 	ldw	r3,20(sp)
    b4d8:	d9002217 	ldw	r4,136(sp)
    b4dc:	1907883a 	add	r3,r3,r4
    b4e0:	19800044 	addi	r6,r3,1
    b4e4:	d8c00c15 	stw	r3,48(sp)
    b4e8:	d9800615 	stw	r6,24(sp)
    b4ec:	0183a40e 	bge	zero,r6,c380 <_dtoa_r+0x11cc>
    b4f0:	d9800617 	ldw	r6,24(sp)
    b4f4:	3021883a 	mov	r16,r6
    b4f8:	e0001115 	stw	zero,68(fp)
    b4fc:	008005c4 	movi	r2,23
    b500:	1184c92e 	bgeu	r2,r6,c828 <_dtoa_r+0x1674>
    b504:	00c00044 	movi	r3,1
    b508:	00800104 	movi	r2,4
    b50c:	1085883a 	add	r2,r2,r2
    b510:	11000504 	addi	r4,r2,20
    b514:	180b883a 	mov	r5,r3
    b518:	18c00044 	addi	r3,r3,1
    b51c:	313ffb2e 	bgeu	r6,r4,b50c <__alt_data_end+0xf000b50c>
    b520:	e1401115 	stw	r5,68(fp)
    b524:	e009883a 	mov	r4,fp
    b528:	000e5e00 	call	e5e0 <_Balloc>
    b52c:	d8800715 	stw	r2,28(sp)
    b530:	e0801015 	stw	r2,64(fp)
    b534:	00800384 	movi	r2,14
    b538:	1400f736 	bltu	r2,r16,b918 <_dtoa_r+0x764>
    b53c:	8800f626 	beq	r17,zero,b918 <_dtoa_r+0x764>
    b540:	d9c00517 	ldw	r7,20(sp)
    b544:	01c39a0e 	bge	zero,r7,c3b0 <_dtoa_r+0x11fc>
    b548:	388003cc 	andi	r2,r7,15
    b54c:	100490fa 	slli	r2,r2,3
    b550:	382bd13a 	srai	r21,r7,4
    b554:	00c20034 	movhi	r3,2048
    b558:	18c0d804 	addi	r3,r3,864
    b55c:	1885883a 	add	r2,r3,r2
    b560:	a8c0040c 	andi	r3,r21,16
    b564:	12400017 	ldw	r9,0(r2)
    b568:	12000117 	ldw	r8,4(r2)
    b56c:	18037926 	beq	r3,zero,c354 <_dtoa_r+0x11a0>
    b570:	00820034 	movhi	r2,2048
    b574:	1080ce04 	addi	r2,r2,824
    b578:	11800817 	ldw	r6,32(r2)
    b57c:	11c00917 	ldw	r7,36(r2)
    b580:	9009883a 	mov	r4,r18
    b584:	980b883a 	mov	r5,r19
    b588:	da001715 	stw	r8,92(sp)
    b58c:	da401615 	stw	r9,88(sp)
    b590:	0006f600 	call	6f60 <__divdf3>
    b594:	da001717 	ldw	r8,92(sp)
    b598:	da401617 	ldw	r9,88(sp)
    b59c:	ad4003cc 	andi	r21,r21,15
    b5a0:	040000c4 	movi	r16,3
    b5a4:	1023883a 	mov	r17,r2
    b5a8:	1829883a 	mov	r20,r3
    b5ac:	a8001126 	beq	r21,zero,b5f4 <_dtoa_r+0x440>
    b5b0:	05c20034 	movhi	r23,2048
    b5b4:	bdc0ce04 	addi	r23,r23,824
    b5b8:	4805883a 	mov	r2,r9
    b5bc:	4007883a 	mov	r3,r8
    b5c0:	a980004c 	andi	r6,r21,1
    b5c4:	1009883a 	mov	r4,r2
    b5c8:	a82bd07a 	srai	r21,r21,1
    b5cc:	180b883a 	mov	r5,r3
    b5d0:	30000426 	beq	r6,zero,b5e4 <_dtoa_r+0x430>
    b5d4:	b9800017 	ldw	r6,0(r23)
    b5d8:	b9c00117 	ldw	r7,4(r23)
    b5dc:	84000044 	addi	r16,r16,1
    b5e0:	00133540 	call	13354 <__muldf3>
    b5e4:	bdc00204 	addi	r23,r23,8
    b5e8:	a83ff51e 	bne	r21,zero,b5c0 <__alt_data_end+0xf000b5c0>
    b5ec:	1013883a 	mov	r9,r2
    b5f0:	1811883a 	mov	r8,r3
    b5f4:	480d883a 	mov	r6,r9
    b5f8:	400f883a 	mov	r7,r8
    b5fc:	8809883a 	mov	r4,r17
    b600:	a00b883a 	mov	r5,r20
    b604:	0006f600 	call	6f60 <__divdf3>
    b608:	d8800f15 	stw	r2,60(sp)
    b60c:	d8c01015 	stw	r3,64(sp)
    b610:	d8c00e17 	ldw	r3,56(sp)
    b614:	18000626 	beq	r3,zero,b630 <_dtoa_r+0x47c>
    b618:	d9000f17 	ldw	r4,60(sp)
    b61c:	d9401017 	ldw	r5,64(sp)
    b620:	000d883a 	mov	r6,zero
    b624:	01cffc34 	movhi	r7,16368
    b628:	00132600 	call	13260 <__ledf2>
    b62c:	10040b16 	blt	r2,zero,c65c <_dtoa_r+0x14a8>
    b630:	8009883a 	mov	r4,r16
    b634:	00082a80 	call	82a8 <__floatsidf>
    b638:	d9800f17 	ldw	r6,60(sp)
    b63c:	d9c01017 	ldw	r7,64(sp)
    b640:	1009883a 	mov	r4,r2
    b644:	180b883a 	mov	r5,r3
    b648:	00133540 	call	13354 <__muldf3>
    b64c:	000d883a 	mov	r6,zero
    b650:	01d00734 	movhi	r7,16412
    b654:	1009883a 	mov	r4,r2
    b658:	180b883a 	mov	r5,r3
    b65c:	00129b40 	call	129b4 <__adddf3>
    b660:	1021883a 	mov	r16,r2
    b664:	d8800617 	ldw	r2,24(sp)
    b668:	047f3034 	movhi	r17,64704
    b66c:	1c63883a 	add	r17,r3,r17
    b670:	10031826 	beq	r2,zero,c2d4 <_dtoa_r+0x1120>
    b674:	d8c00517 	ldw	r3,20(sp)
    b678:	db000617 	ldw	r12,24(sp)
    b67c:	d8c01315 	stw	r3,76(sp)
    b680:	d9000b17 	ldw	r4,44(sp)
    b684:	20038f26 	beq	r4,zero,c4c4 <_dtoa_r+0x1310>
    b688:	60bfffc4 	addi	r2,r12,-1
    b68c:	100490fa 	slli	r2,r2,3
    b690:	00c20034 	movhi	r3,2048
    b694:	18c0d804 	addi	r3,r3,864
    b698:	1885883a 	add	r2,r3,r2
    b69c:	11800017 	ldw	r6,0(r2)
    b6a0:	11c00117 	ldw	r7,4(r2)
    b6a4:	d8800717 	ldw	r2,28(sp)
    b6a8:	0009883a 	mov	r4,zero
    b6ac:	014ff834 	movhi	r5,16352
    b6b0:	db001615 	stw	r12,88(sp)
    b6b4:	15c00044 	addi	r23,r2,1
    b6b8:	0006f600 	call	6f60 <__divdf3>
    b6bc:	800d883a 	mov	r6,r16
    b6c0:	880f883a 	mov	r7,r17
    b6c4:	1009883a 	mov	r4,r2
    b6c8:	180b883a 	mov	r5,r3
    b6cc:	00079ac0 	call	79ac <__subdf3>
    b6d0:	d9401017 	ldw	r5,64(sp)
    b6d4:	d9000f17 	ldw	r4,60(sp)
    b6d8:	102b883a 	mov	r21,r2
    b6dc:	d8c01215 	stw	r3,72(sp)
    b6e0:	0013a6c0 	call	13a6c <__fixdfsi>
    b6e4:	1009883a 	mov	r4,r2
    b6e8:	1029883a 	mov	r20,r2
    b6ec:	00082a80 	call	82a8 <__floatsidf>
    b6f0:	d9000f17 	ldw	r4,60(sp)
    b6f4:	d9401017 	ldw	r5,64(sp)
    b6f8:	100d883a 	mov	r6,r2
    b6fc:	180f883a 	mov	r7,r3
    b700:	00079ac0 	call	79ac <__subdf3>
    b704:	1823883a 	mov	r17,r3
    b708:	d8c00717 	ldw	r3,28(sp)
    b70c:	d9401217 	ldw	r5,72(sp)
    b710:	a2000c04 	addi	r8,r20,48
    b714:	1021883a 	mov	r16,r2
    b718:	1a000005 	stb	r8,0(r3)
    b71c:	800d883a 	mov	r6,r16
    b720:	880f883a 	mov	r7,r17
    b724:	a809883a 	mov	r4,r21
    b728:	4029883a 	mov	r20,r8
    b72c:	00078d00 	call	78d0 <__gedf2>
    b730:	00841d16 	blt	zero,r2,c7a8 <_dtoa_r+0x15f4>
    b734:	800d883a 	mov	r6,r16
    b738:	880f883a 	mov	r7,r17
    b73c:	0009883a 	mov	r4,zero
    b740:	014ffc34 	movhi	r5,16368
    b744:	00079ac0 	call	79ac <__subdf3>
    b748:	d9401217 	ldw	r5,72(sp)
    b74c:	100d883a 	mov	r6,r2
    b750:	180f883a 	mov	r7,r3
    b754:	a809883a 	mov	r4,r21
    b758:	00078d00 	call	78d0 <__gedf2>
    b75c:	db001617 	ldw	r12,88(sp)
    b760:	00840e16 	blt	zero,r2,c79c <_dtoa_r+0x15e8>
    b764:	00800044 	movi	r2,1
    b768:	13006b0e 	bge	r2,r12,b918 <_dtoa_r+0x764>
    b76c:	d9000717 	ldw	r4,28(sp)
    b770:	dd800f15 	stw	r22,60(sp)
    b774:	dcc01015 	stw	r19,64(sp)
    b778:	2319883a 	add	r12,r4,r12
    b77c:	dcc01217 	ldw	r19,72(sp)
    b780:	602d883a 	mov	r22,r12
    b784:	dc801215 	stw	r18,72(sp)
    b788:	b825883a 	mov	r18,r23
    b78c:	00000906 	br	b7b4 <_dtoa_r+0x600>
    b790:	00079ac0 	call	79ac <__subdf3>
    b794:	a80d883a 	mov	r6,r21
    b798:	980f883a 	mov	r7,r19
    b79c:	1009883a 	mov	r4,r2
    b7a0:	180b883a 	mov	r5,r3
    b7a4:	00132600 	call	13260 <__ledf2>
    b7a8:	1003e816 	blt	r2,zero,c74c <_dtoa_r+0x1598>
    b7ac:	b825883a 	mov	r18,r23
    b7b0:	bd83e926 	beq	r23,r22,c758 <_dtoa_r+0x15a4>
    b7b4:	a809883a 	mov	r4,r21
    b7b8:	980b883a 	mov	r5,r19
    b7bc:	000d883a 	mov	r6,zero
    b7c0:	01d00934 	movhi	r7,16420
    b7c4:	00133540 	call	13354 <__muldf3>
    b7c8:	000d883a 	mov	r6,zero
    b7cc:	01d00934 	movhi	r7,16420
    b7d0:	8009883a 	mov	r4,r16
    b7d4:	880b883a 	mov	r5,r17
    b7d8:	102b883a 	mov	r21,r2
    b7dc:	1827883a 	mov	r19,r3
    b7e0:	00133540 	call	13354 <__muldf3>
    b7e4:	180b883a 	mov	r5,r3
    b7e8:	1009883a 	mov	r4,r2
    b7ec:	1821883a 	mov	r16,r3
    b7f0:	1023883a 	mov	r17,r2
    b7f4:	0013a6c0 	call	13a6c <__fixdfsi>
    b7f8:	1009883a 	mov	r4,r2
    b7fc:	1029883a 	mov	r20,r2
    b800:	00082a80 	call	82a8 <__floatsidf>
    b804:	8809883a 	mov	r4,r17
    b808:	800b883a 	mov	r5,r16
    b80c:	100d883a 	mov	r6,r2
    b810:	180f883a 	mov	r7,r3
    b814:	00079ac0 	call	79ac <__subdf3>
    b818:	a5000c04 	addi	r20,r20,48
    b81c:	a80d883a 	mov	r6,r21
    b820:	980f883a 	mov	r7,r19
    b824:	1009883a 	mov	r4,r2
    b828:	180b883a 	mov	r5,r3
    b82c:	95000005 	stb	r20,0(r18)
    b830:	1021883a 	mov	r16,r2
    b834:	1823883a 	mov	r17,r3
    b838:	00132600 	call	13260 <__ledf2>
    b83c:	bdc00044 	addi	r23,r23,1
    b840:	800d883a 	mov	r6,r16
    b844:	880f883a 	mov	r7,r17
    b848:	0009883a 	mov	r4,zero
    b84c:	014ffc34 	movhi	r5,16368
    b850:	103fcf0e 	bge	r2,zero,b790 <__alt_data_end+0xf000b790>
    b854:	d8c01317 	ldw	r3,76(sp)
    b858:	d8c00515 	stw	r3,20(sp)
    b85c:	d9400917 	ldw	r5,36(sp)
    b860:	e009883a 	mov	r4,fp
    b864:	000e6880 	call	e688 <_Bfree>
    b868:	d9000517 	ldw	r4,20(sp)
    b86c:	d9802317 	ldw	r6,140(sp)
    b870:	d9c02517 	ldw	r7,148(sp)
    b874:	b8000005 	stb	zero,0(r23)
    b878:	20800044 	addi	r2,r4,1
    b87c:	30800015 	stw	r2,0(r6)
    b880:	3802aa26 	beq	r7,zero,c32c <_dtoa_r+0x1178>
    b884:	3dc00015 	stw	r23,0(r7)
    b888:	d8800717 	ldw	r2,28(sp)
    b88c:	003e7906 	br	b274 <__alt_data_end+0xf000b274>
    b890:	00800434 	movhi	r2,16
    b894:	10bfffc4 	addi	r2,r2,-1
    b898:	88a2703a 	and	r17,r17,r2
    b89c:	883e851e 	bne	r17,zero,b2b4 <__alt_data_end+0xf000b2b4>
    b8a0:	00820034 	movhi	r2,2048
    b8a4:	1080b904 	addi	r2,r2,740
    b8a8:	003e8406 	br	b2bc <__alt_data_end+0xf000b2bc>
    b8ac:	10c00204 	addi	r3,r2,8
    b8b0:	003e8706 	br	b2d0 <__alt_data_end+0xf000b2d0>
    b8b4:	01400434 	movhi	r5,16
    b8b8:	297fffc4 	addi	r5,r5,-1
    b8bc:	994a703a 	and	r5,r19,r5
    b8c0:	9009883a 	mov	r4,r18
    b8c4:	843f0044 	addi	r16,r16,-1023
    b8c8:	294ffc34 	orhi	r5,r5,16368
    b8cc:	dd800217 	ldw	r22,8(sp)
    b8d0:	d8001115 	stw	zero,68(sp)
    b8d4:	003ea506 	br	b36c <__alt_data_end+0xf000b36c>
    b8d8:	00820034 	movhi	r2,2048
    b8dc:	1080b004 	addi	r2,r2,704
    b8e0:	003e6406 	br	b274 <__alt_data_end+0xf000b274>
    b8e4:	e0001115 	stw	zero,68(fp)
    b8e8:	000b883a 	mov	r5,zero
    b8ec:	e009883a 	mov	r4,fp
    b8f0:	000e5e00 	call	e5e0 <_Balloc>
    b8f4:	01bfffc4 	movi	r6,-1
    b8f8:	01c00044 	movi	r7,1
    b8fc:	d8800715 	stw	r2,28(sp)
    b900:	d9800c15 	stw	r6,48(sp)
    b904:	e0801015 	stw	r2,64(fp)
    b908:	d8000315 	stw	zero,12(sp)
    b90c:	d9c00b15 	stw	r7,44(sp)
    b910:	d9800615 	stw	r6,24(sp)
    b914:	d8002215 	stw	zero,136(sp)
    b918:	d8800117 	ldw	r2,4(sp)
    b91c:	10008916 	blt	r2,zero,bb44 <_dtoa_r+0x990>
    b920:	d9000517 	ldw	r4,20(sp)
    b924:	00c00384 	movi	r3,14
    b928:	19008616 	blt	r3,r4,bb44 <_dtoa_r+0x990>
    b92c:	200490fa 	slli	r2,r4,3
    b930:	00c20034 	movhi	r3,2048
    b934:	d9802217 	ldw	r6,136(sp)
    b938:	18c0d804 	addi	r3,r3,864
    b93c:	1885883a 	add	r2,r3,r2
    b940:	14000017 	ldw	r16,0(r2)
    b944:	14400117 	ldw	r17,4(r2)
    b948:	30016316 	blt	r6,zero,bed8 <_dtoa_r+0xd24>
    b94c:	800d883a 	mov	r6,r16
    b950:	880f883a 	mov	r7,r17
    b954:	9009883a 	mov	r4,r18
    b958:	980b883a 	mov	r5,r19
    b95c:	0006f600 	call	6f60 <__divdf3>
    b960:	180b883a 	mov	r5,r3
    b964:	1009883a 	mov	r4,r2
    b968:	0013a6c0 	call	13a6c <__fixdfsi>
    b96c:	1009883a 	mov	r4,r2
    b970:	102b883a 	mov	r21,r2
    b974:	00082a80 	call	82a8 <__floatsidf>
    b978:	800d883a 	mov	r6,r16
    b97c:	880f883a 	mov	r7,r17
    b980:	1009883a 	mov	r4,r2
    b984:	180b883a 	mov	r5,r3
    b988:	00133540 	call	13354 <__muldf3>
    b98c:	100d883a 	mov	r6,r2
    b990:	180f883a 	mov	r7,r3
    b994:	9009883a 	mov	r4,r18
    b998:	980b883a 	mov	r5,r19
    b99c:	00079ac0 	call	79ac <__subdf3>
    b9a0:	d9c00717 	ldw	r7,28(sp)
    b9a4:	1009883a 	mov	r4,r2
    b9a8:	a8800c04 	addi	r2,r21,48
    b9ac:	38800005 	stb	r2,0(r7)
    b9b0:	3dc00044 	addi	r23,r7,1
    b9b4:	d9c00617 	ldw	r7,24(sp)
    b9b8:	01800044 	movi	r6,1
    b9bc:	180b883a 	mov	r5,r3
    b9c0:	2005883a 	mov	r2,r4
    b9c4:	39803826 	beq	r7,r6,baa8 <_dtoa_r+0x8f4>
    b9c8:	000d883a 	mov	r6,zero
    b9cc:	01d00934 	movhi	r7,16420
    b9d0:	00133540 	call	13354 <__muldf3>
    b9d4:	000d883a 	mov	r6,zero
    b9d8:	000f883a 	mov	r7,zero
    b9dc:	1009883a 	mov	r4,r2
    b9e0:	180b883a 	mov	r5,r3
    b9e4:	1025883a 	mov	r18,r2
    b9e8:	1827883a 	mov	r19,r3
    b9ec:	00078480 	call	7848 <__eqdf2>
    b9f0:	103f9a26 	beq	r2,zero,b85c <__alt_data_end+0xf000b85c>
    b9f4:	d9c00617 	ldw	r7,24(sp)
    b9f8:	d8c00717 	ldw	r3,28(sp)
    b9fc:	b829883a 	mov	r20,r23
    ba00:	38bfffc4 	addi	r2,r7,-1
    ba04:	18ad883a 	add	r22,r3,r2
    ba08:	00000a06 	br	ba34 <_dtoa_r+0x880>
    ba0c:	00133540 	call	13354 <__muldf3>
    ba10:	000d883a 	mov	r6,zero
    ba14:	000f883a 	mov	r7,zero
    ba18:	1009883a 	mov	r4,r2
    ba1c:	180b883a 	mov	r5,r3
    ba20:	1025883a 	mov	r18,r2
    ba24:	1827883a 	mov	r19,r3
    ba28:	b829883a 	mov	r20,r23
    ba2c:	00078480 	call	7848 <__eqdf2>
    ba30:	103f8a26 	beq	r2,zero,b85c <__alt_data_end+0xf000b85c>
    ba34:	800d883a 	mov	r6,r16
    ba38:	880f883a 	mov	r7,r17
    ba3c:	9009883a 	mov	r4,r18
    ba40:	980b883a 	mov	r5,r19
    ba44:	0006f600 	call	6f60 <__divdf3>
    ba48:	180b883a 	mov	r5,r3
    ba4c:	1009883a 	mov	r4,r2
    ba50:	0013a6c0 	call	13a6c <__fixdfsi>
    ba54:	1009883a 	mov	r4,r2
    ba58:	102b883a 	mov	r21,r2
    ba5c:	00082a80 	call	82a8 <__floatsidf>
    ba60:	800d883a 	mov	r6,r16
    ba64:	880f883a 	mov	r7,r17
    ba68:	1009883a 	mov	r4,r2
    ba6c:	180b883a 	mov	r5,r3
    ba70:	00133540 	call	13354 <__muldf3>
    ba74:	100d883a 	mov	r6,r2
    ba78:	180f883a 	mov	r7,r3
    ba7c:	9009883a 	mov	r4,r18
    ba80:	980b883a 	mov	r5,r19
    ba84:	00079ac0 	call	79ac <__subdf3>
    ba88:	aa000c04 	addi	r8,r21,48
    ba8c:	a2000005 	stb	r8,0(r20)
    ba90:	000d883a 	mov	r6,zero
    ba94:	01d00934 	movhi	r7,16420
    ba98:	1009883a 	mov	r4,r2
    ba9c:	180b883a 	mov	r5,r3
    baa0:	a5c00044 	addi	r23,r20,1
    baa4:	b53fd91e 	bne	r22,r20,ba0c <__alt_data_end+0xf000ba0c>
    baa8:	100d883a 	mov	r6,r2
    baac:	180f883a 	mov	r7,r3
    bab0:	1009883a 	mov	r4,r2
    bab4:	180b883a 	mov	r5,r3
    bab8:	00129b40 	call	129b4 <__adddf3>
    babc:	100d883a 	mov	r6,r2
    bac0:	180f883a 	mov	r7,r3
    bac4:	8009883a 	mov	r4,r16
    bac8:	880b883a 	mov	r5,r17
    bacc:	1027883a 	mov	r19,r2
    bad0:	1825883a 	mov	r18,r3
    bad4:	00132600 	call	13260 <__ledf2>
    bad8:	10000816 	blt	r2,zero,bafc <_dtoa_r+0x948>
    badc:	980d883a 	mov	r6,r19
    bae0:	900f883a 	mov	r7,r18
    bae4:	8009883a 	mov	r4,r16
    bae8:	880b883a 	mov	r5,r17
    baec:	00078480 	call	7848 <__eqdf2>
    baf0:	103f5a1e 	bne	r2,zero,b85c <__alt_data_end+0xf000b85c>
    baf4:	ad40004c 	andi	r21,r21,1
    baf8:	a83f5826 	beq	r21,zero,b85c <__alt_data_end+0xf000b85c>
    bafc:	bd3fffc3 	ldbu	r20,-1(r23)
    bb00:	b8bfffc4 	addi	r2,r23,-1
    bb04:	1007883a 	mov	r3,r2
    bb08:	01400e44 	movi	r5,57
    bb0c:	d9800717 	ldw	r6,28(sp)
    bb10:	00000506 	br	bb28 <_dtoa_r+0x974>
    bb14:	18ffffc4 	addi	r3,r3,-1
    bb18:	11824726 	beq	r2,r6,c438 <_dtoa_r+0x1284>
    bb1c:	1d000003 	ldbu	r20,0(r3)
    bb20:	102f883a 	mov	r23,r2
    bb24:	10bfffc4 	addi	r2,r2,-1
    bb28:	a1003fcc 	andi	r4,r20,255
    bb2c:	2100201c 	xori	r4,r4,128
    bb30:	213fe004 	addi	r4,r4,-128
    bb34:	217ff726 	beq	r4,r5,bb14 <__alt_data_end+0xf000bb14>
    bb38:	a2000044 	addi	r8,r20,1
    bb3c:	12000005 	stb	r8,0(r2)
    bb40:	003f4606 	br	b85c <__alt_data_end+0xf000b85c>
    bb44:	d9000b17 	ldw	r4,44(sp)
    bb48:	2000c826 	beq	r4,zero,be6c <_dtoa_r+0xcb8>
    bb4c:	d9800317 	ldw	r6,12(sp)
    bb50:	00c00044 	movi	r3,1
    bb54:	1980f90e 	bge	r3,r6,bf3c <_dtoa_r+0xd88>
    bb58:	d8800617 	ldw	r2,24(sp)
    bb5c:	d8c00a17 	ldw	r3,40(sp)
    bb60:	157fffc4 	addi	r21,r2,-1
    bb64:	1d41f316 	blt	r3,r21,c334 <_dtoa_r+0x1180>
    bb68:	1d6bc83a 	sub	r21,r3,r21
    bb6c:	d9c00617 	ldw	r7,24(sp)
    bb70:	3802aa16 	blt	r7,zero,c61c <_dtoa_r+0x1468>
    bb74:	dd000817 	ldw	r20,32(sp)
    bb78:	d8800617 	ldw	r2,24(sp)
    bb7c:	d8c00817 	ldw	r3,32(sp)
    bb80:	01400044 	movi	r5,1
    bb84:	e009883a 	mov	r4,fp
    bb88:	1887883a 	add	r3,r3,r2
    bb8c:	d8c00815 	stw	r3,32(sp)
    bb90:	b0ad883a 	add	r22,r22,r2
    bb94:	000e9ec0 	call	e9ec <__i2b>
    bb98:	1023883a 	mov	r17,r2
    bb9c:	a0000826 	beq	r20,zero,bbc0 <_dtoa_r+0xa0c>
    bba0:	0580070e 	bge	zero,r22,bbc0 <_dtoa_r+0xa0c>
    bba4:	a005883a 	mov	r2,r20
    bba8:	b500b916 	blt	r22,r20,be90 <_dtoa_r+0xcdc>
    bbac:	d9000817 	ldw	r4,32(sp)
    bbb0:	a0a9c83a 	sub	r20,r20,r2
    bbb4:	b0adc83a 	sub	r22,r22,r2
    bbb8:	2089c83a 	sub	r4,r4,r2
    bbbc:	d9000815 	stw	r4,32(sp)
    bbc0:	d9800a17 	ldw	r6,40(sp)
    bbc4:	0181810e 	bge	zero,r6,c1cc <_dtoa_r+0x1018>
    bbc8:	d9c00b17 	ldw	r7,44(sp)
    bbcc:	3800b326 	beq	r7,zero,be9c <_dtoa_r+0xce8>
    bbd0:	a800b226 	beq	r21,zero,be9c <_dtoa_r+0xce8>
    bbd4:	880b883a 	mov	r5,r17
    bbd8:	a80d883a 	mov	r6,r21
    bbdc:	e009883a 	mov	r4,fp
    bbe0:	000ec200 	call	ec20 <__pow5mult>
    bbe4:	d9800917 	ldw	r6,36(sp)
    bbe8:	100b883a 	mov	r5,r2
    bbec:	e009883a 	mov	r4,fp
    bbf0:	1023883a 	mov	r17,r2
    bbf4:	000ea280 	call	ea28 <__multiply>
    bbf8:	1021883a 	mov	r16,r2
    bbfc:	d8800a17 	ldw	r2,40(sp)
    bc00:	d9400917 	ldw	r5,36(sp)
    bc04:	e009883a 	mov	r4,fp
    bc08:	1545c83a 	sub	r2,r2,r21
    bc0c:	d8800a15 	stw	r2,40(sp)
    bc10:	000e6880 	call	e688 <_Bfree>
    bc14:	d8c00a17 	ldw	r3,40(sp)
    bc18:	18009f1e 	bne	r3,zero,be98 <_dtoa_r+0xce4>
    bc1c:	05c00044 	movi	r23,1
    bc20:	e009883a 	mov	r4,fp
    bc24:	b80b883a 	mov	r5,r23
    bc28:	000e9ec0 	call	e9ec <__i2b>
    bc2c:	d9000d17 	ldw	r4,52(sp)
    bc30:	102b883a 	mov	r21,r2
    bc34:	2000ce26 	beq	r4,zero,bf70 <_dtoa_r+0xdbc>
    bc38:	200d883a 	mov	r6,r4
    bc3c:	100b883a 	mov	r5,r2
    bc40:	e009883a 	mov	r4,fp
    bc44:	000ec200 	call	ec20 <__pow5mult>
    bc48:	d9800317 	ldw	r6,12(sp)
    bc4c:	102b883a 	mov	r21,r2
    bc50:	b981810e 	bge	r23,r6,c258 <_dtoa_r+0x10a4>
    bc54:	0027883a 	mov	r19,zero
    bc58:	a8800417 	ldw	r2,16(r21)
    bc5c:	05c00804 	movi	r23,32
    bc60:	10800104 	addi	r2,r2,4
    bc64:	1085883a 	add	r2,r2,r2
    bc68:	1085883a 	add	r2,r2,r2
    bc6c:	a885883a 	add	r2,r21,r2
    bc70:	11000017 	ldw	r4,0(r2)
    bc74:	000e8d40 	call	e8d4 <__hi0bits>
    bc78:	b885c83a 	sub	r2,r23,r2
    bc7c:	1585883a 	add	r2,r2,r22
    bc80:	108007cc 	andi	r2,r2,31
    bc84:	1000b326 	beq	r2,zero,bf54 <_dtoa_r+0xda0>
    bc88:	00c00804 	movi	r3,32
    bc8c:	1887c83a 	sub	r3,r3,r2
    bc90:	01000104 	movi	r4,4
    bc94:	20c2cd0e 	bge	r4,r3,c7cc <_dtoa_r+0x1618>
    bc98:	00c00704 	movi	r3,28
    bc9c:	1885c83a 	sub	r2,r3,r2
    bca0:	d8c00817 	ldw	r3,32(sp)
    bca4:	a0a9883a 	add	r20,r20,r2
    bca8:	b0ad883a 	add	r22,r22,r2
    bcac:	1887883a 	add	r3,r3,r2
    bcb0:	d8c00815 	stw	r3,32(sp)
    bcb4:	d9800817 	ldw	r6,32(sp)
    bcb8:	0180040e 	bge	zero,r6,bccc <_dtoa_r+0xb18>
    bcbc:	800b883a 	mov	r5,r16
    bcc0:	e009883a 	mov	r4,fp
    bcc4:	000ed600 	call	ed60 <__lshift>
    bcc8:	1021883a 	mov	r16,r2
    bccc:	0580050e 	bge	zero,r22,bce4 <_dtoa_r+0xb30>
    bcd0:	a80b883a 	mov	r5,r21
    bcd4:	b00d883a 	mov	r6,r22
    bcd8:	e009883a 	mov	r4,fp
    bcdc:	000ed600 	call	ed60 <__lshift>
    bce0:	102b883a 	mov	r21,r2
    bce4:	d9c00e17 	ldw	r7,56(sp)
    bce8:	3801211e 	bne	r7,zero,c170 <_dtoa_r+0xfbc>
    bcec:	d9800617 	ldw	r6,24(sp)
    bcf0:	0181380e 	bge	zero,r6,c1d4 <_dtoa_r+0x1020>
    bcf4:	d8c00b17 	ldw	r3,44(sp)
    bcf8:	1800ab1e 	bne	r3,zero,bfa8 <_dtoa_r+0xdf4>
    bcfc:	dc800717 	ldw	r18,28(sp)
    bd00:	dcc00617 	ldw	r19,24(sp)
    bd04:	9029883a 	mov	r20,r18
    bd08:	00000206 	br	bd14 <_dtoa_r+0xb60>
    bd0c:	000e6b00 	call	e6b0 <__multadd>
    bd10:	1021883a 	mov	r16,r2
    bd14:	a80b883a 	mov	r5,r21
    bd18:	8009883a 	mov	r4,r16
    bd1c:	000afb40 	call	afb4 <quorem>
    bd20:	10800c04 	addi	r2,r2,48
    bd24:	90800005 	stb	r2,0(r18)
    bd28:	94800044 	addi	r18,r18,1
    bd2c:	9507c83a 	sub	r3,r18,r20
    bd30:	000f883a 	mov	r7,zero
    bd34:	01800284 	movi	r6,10
    bd38:	800b883a 	mov	r5,r16
    bd3c:	e009883a 	mov	r4,fp
    bd40:	1cfff216 	blt	r3,r19,bd0c <__alt_data_end+0xf000bd0c>
    bd44:	1011883a 	mov	r8,r2
    bd48:	d8800617 	ldw	r2,24(sp)
    bd4c:	0082370e 	bge	zero,r2,c62c <_dtoa_r+0x1478>
    bd50:	d9000717 	ldw	r4,28(sp)
    bd54:	0025883a 	mov	r18,zero
    bd58:	20af883a 	add	r23,r4,r2
    bd5c:	01800044 	movi	r6,1
    bd60:	800b883a 	mov	r5,r16
    bd64:	e009883a 	mov	r4,fp
    bd68:	da001715 	stw	r8,92(sp)
    bd6c:	000ed600 	call	ed60 <__lshift>
    bd70:	a80b883a 	mov	r5,r21
    bd74:	1009883a 	mov	r4,r2
    bd78:	d8800915 	stw	r2,36(sp)
    bd7c:	000eea80 	call	eea8 <__mcmp>
    bd80:	da001717 	ldw	r8,92(sp)
    bd84:	0081800e 	bge	zero,r2,c388 <_dtoa_r+0x11d4>
    bd88:	b93fffc3 	ldbu	r4,-1(r23)
    bd8c:	b8bfffc4 	addi	r2,r23,-1
    bd90:	1007883a 	mov	r3,r2
    bd94:	01800e44 	movi	r6,57
    bd98:	d9c00717 	ldw	r7,28(sp)
    bd9c:	00000506 	br	bdb4 <_dtoa_r+0xc00>
    bda0:	18ffffc4 	addi	r3,r3,-1
    bda4:	11c12326 	beq	r2,r7,c234 <_dtoa_r+0x1080>
    bda8:	19000003 	ldbu	r4,0(r3)
    bdac:	102f883a 	mov	r23,r2
    bdb0:	10bfffc4 	addi	r2,r2,-1
    bdb4:	21403fcc 	andi	r5,r4,255
    bdb8:	2940201c 	xori	r5,r5,128
    bdbc:	297fe004 	addi	r5,r5,-128
    bdc0:	29bff726 	beq	r5,r6,bda0 <__alt_data_end+0xf000bda0>
    bdc4:	21000044 	addi	r4,r4,1
    bdc8:	11000005 	stb	r4,0(r2)
    bdcc:	a80b883a 	mov	r5,r21
    bdd0:	e009883a 	mov	r4,fp
    bdd4:	000e6880 	call	e688 <_Bfree>
    bdd8:	883ea026 	beq	r17,zero,b85c <__alt_data_end+0xf000b85c>
    bddc:	90000426 	beq	r18,zero,bdf0 <_dtoa_r+0xc3c>
    bde0:	94400326 	beq	r18,r17,bdf0 <_dtoa_r+0xc3c>
    bde4:	900b883a 	mov	r5,r18
    bde8:	e009883a 	mov	r4,fp
    bdec:	000e6880 	call	e688 <_Bfree>
    bdf0:	880b883a 	mov	r5,r17
    bdf4:	e009883a 	mov	r4,fp
    bdf8:	000e6880 	call	e688 <_Bfree>
    bdfc:	003e9706 	br	b85c <__alt_data_end+0xf000b85c>
    be00:	01800044 	movi	r6,1
    be04:	d9800e15 	stw	r6,56(sp)
    be08:	003d9606 	br	b464 <__alt_data_end+0xf000b464>
    be0c:	d8800817 	ldw	r2,32(sp)
    be10:	d8c00517 	ldw	r3,20(sp)
    be14:	d8000d15 	stw	zero,52(sp)
    be18:	10c5c83a 	sub	r2,r2,r3
    be1c:	00c9c83a 	sub	r4,zero,r3
    be20:	d8800815 	stw	r2,32(sp)
    be24:	d9000a15 	stw	r4,40(sp)
    be28:	003d9706 	br	b488 <__alt_data_end+0xf000b488>
    be2c:	05adc83a 	sub	r22,zero,r22
    be30:	dd800815 	stw	r22,32(sp)
    be34:	002d883a 	mov	r22,zero
    be38:	003d8e06 	br	b474 <__alt_data_end+0xf000b474>
    be3c:	d9000517 	ldw	r4,20(sp)
    be40:	00082a80 	call	82a8 <__floatsidf>
    be44:	100d883a 	mov	r6,r2
    be48:	180f883a 	mov	r7,r3
    be4c:	a009883a 	mov	r4,r20
    be50:	880b883a 	mov	r5,r17
    be54:	00078480 	call	7848 <__eqdf2>
    be58:	103d7126 	beq	r2,zero,b420 <__alt_data_end+0xf000b420>
    be5c:	d9c00517 	ldw	r7,20(sp)
    be60:	39ffffc4 	addi	r7,r7,-1
    be64:	d9c00515 	stw	r7,20(sp)
    be68:	003d6d06 	br	b420 <__alt_data_end+0xf000b420>
    be6c:	dd400a17 	ldw	r21,40(sp)
    be70:	dd000817 	ldw	r20,32(sp)
    be74:	0023883a 	mov	r17,zero
    be78:	003f4806 	br	bb9c <__alt_data_end+0xf000bb9c>
    be7c:	10e3c83a 	sub	r17,r2,r3
    be80:	9448983a 	sll	r4,r18,r17
    be84:	003d3206 	br	b350 <__alt_data_end+0xf000b350>
    be88:	d8000e15 	stw	zero,56(sp)
    be8c:	003d7506 	br	b464 <__alt_data_end+0xf000b464>
    be90:	b005883a 	mov	r2,r22
    be94:	003f4506 	br	bbac <__alt_data_end+0xf000bbac>
    be98:	dc000915 	stw	r16,36(sp)
    be9c:	d9800a17 	ldw	r6,40(sp)
    bea0:	d9400917 	ldw	r5,36(sp)
    bea4:	e009883a 	mov	r4,fp
    bea8:	000ec200 	call	ec20 <__pow5mult>
    beac:	1021883a 	mov	r16,r2
    beb0:	003f5a06 	br	bc1c <__alt_data_end+0xf000bc1c>
    beb4:	01c00044 	movi	r7,1
    beb8:	d9c00b15 	stw	r7,44(sp)
    bebc:	d8802217 	ldw	r2,136(sp)
    bec0:	0081280e 	bge	zero,r2,c364 <_dtoa_r+0x11b0>
    bec4:	100d883a 	mov	r6,r2
    bec8:	1021883a 	mov	r16,r2
    becc:	d8800c15 	stw	r2,48(sp)
    bed0:	d8800615 	stw	r2,24(sp)
    bed4:	003d8806 	br	b4f8 <__alt_data_end+0xf000b4f8>
    bed8:	d8800617 	ldw	r2,24(sp)
    bedc:	00be9b16 	blt	zero,r2,b94c <__alt_data_end+0xf000b94c>
    bee0:	10010f1e 	bne	r2,zero,c320 <_dtoa_r+0x116c>
    bee4:	880b883a 	mov	r5,r17
    bee8:	000d883a 	mov	r6,zero
    beec:	01d00534 	movhi	r7,16404
    bef0:	8009883a 	mov	r4,r16
    bef4:	00133540 	call	13354 <__muldf3>
    bef8:	900d883a 	mov	r6,r18
    befc:	980f883a 	mov	r7,r19
    bf00:	1009883a 	mov	r4,r2
    bf04:	180b883a 	mov	r5,r3
    bf08:	00078d00 	call	78d0 <__gedf2>
    bf0c:	002b883a 	mov	r21,zero
    bf10:	0023883a 	mov	r17,zero
    bf14:	1000bf16 	blt	r2,zero,c214 <_dtoa_r+0x1060>
    bf18:	d9802217 	ldw	r6,136(sp)
    bf1c:	ddc00717 	ldw	r23,28(sp)
    bf20:	018c303a 	nor	r6,zero,r6
    bf24:	d9800515 	stw	r6,20(sp)
    bf28:	a80b883a 	mov	r5,r21
    bf2c:	e009883a 	mov	r4,fp
    bf30:	000e6880 	call	e688 <_Bfree>
    bf34:	883e4926 	beq	r17,zero,b85c <__alt_data_end+0xf000b85c>
    bf38:	003fad06 	br	bdf0 <__alt_data_end+0xf000bdf0>
    bf3c:	d9c01117 	ldw	r7,68(sp)
    bf40:	3801bc26 	beq	r7,zero,c634 <_dtoa_r+0x1480>
    bf44:	10810cc4 	addi	r2,r2,1075
    bf48:	dd400a17 	ldw	r21,40(sp)
    bf4c:	dd000817 	ldw	r20,32(sp)
    bf50:	003f0a06 	br	bb7c <__alt_data_end+0xf000bb7c>
    bf54:	00800704 	movi	r2,28
    bf58:	d9000817 	ldw	r4,32(sp)
    bf5c:	a0a9883a 	add	r20,r20,r2
    bf60:	b0ad883a 	add	r22,r22,r2
    bf64:	2089883a 	add	r4,r4,r2
    bf68:	d9000815 	stw	r4,32(sp)
    bf6c:	003f5106 	br	bcb4 <__alt_data_end+0xf000bcb4>
    bf70:	d8c00317 	ldw	r3,12(sp)
    bf74:	b8c1fc0e 	bge	r23,r3,c768 <_dtoa_r+0x15b4>
    bf78:	0027883a 	mov	r19,zero
    bf7c:	b805883a 	mov	r2,r23
    bf80:	003f3e06 	br	bc7c <__alt_data_end+0xf000bc7c>
    bf84:	880b883a 	mov	r5,r17
    bf88:	e009883a 	mov	r4,fp
    bf8c:	000f883a 	mov	r7,zero
    bf90:	01800284 	movi	r6,10
    bf94:	000e6b00 	call	e6b0 <__multadd>
    bf98:	d9000c17 	ldw	r4,48(sp)
    bf9c:	1023883a 	mov	r17,r2
    bfa0:	0102040e 	bge	zero,r4,c7b4 <_dtoa_r+0x1600>
    bfa4:	d9000615 	stw	r4,24(sp)
    bfa8:	0500050e 	bge	zero,r20,bfc0 <_dtoa_r+0xe0c>
    bfac:	880b883a 	mov	r5,r17
    bfb0:	a00d883a 	mov	r6,r20
    bfb4:	e009883a 	mov	r4,fp
    bfb8:	000ed600 	call	ed60 <__lshift>
    bfbc:	1023883a 	mov	r17,r2
    bfc0:	9801241e 	bne	r19,zero,c454 <_dtoa_r+0x12a0>
    bfc4:	8829883a 	mov	r20,r17
    bfc8:	d9000617 	ldw	r4,24(sp)
    bfcc:	dcc00717 	ldw	r19,28(sp)
    bfd0:	9480004c 	andi	r18,r18,1
    bfd4:	20bfffc4 	addi	r2,r4,-1
    bfd8:	9885883a 	add	r2,r19,r2
    bfdc:	d8800415 	stw	r2,16(sp)
    bfe0:	dc800615 	stw	r18,24(sp)
    bfe4:	a80b883a 	mov	r5,r21
    bfe8:	8009883a 	mov	r4,r16
    bfec:	000afb40 	call	afb4 <quorem>
    bff0:	880b883a 	mov	r5,r17
    bff4:	8009883a 	mov	r4,r16
    bff8:	102f883a 	mov	r23,r2
    bffc:	000eea80 	call	eea8 <__mcmp>
    c000:	a80b883a 	mov	r5,r21
    c004:	a00d883a 	mov	r6,r20
    c008:	e009883a 	mov	r4,fp
    c00c:	102d883a 	mov	r22,r2
    c010:	000ef080 	call	ef08 <__mdiff>
    c014:	1007883a 	mov	r3,r2
    c018:	10800317 	ldw	r2,12(r2)
    c01c:	bc800c04 	addi	r18,r23,48
    c020:	180b883a 	mov	r5,r3
    c024:	10004e1e 	bne	r2,zero,c160 <_dtoa_r+0xfac>
    c028:	8009883a 	mov	r4,r16
    c02c:	d8c01615 	stw	r3,88(sp)
    c030:	000eea80 	call	eea8 <__mcmp>
    c034:	d8c01617 	ldw	r3,88(sp)
    c038:	e009883a 	mov	r4,fp
    c03c:	d8801615 	stw	r2,88(sp)
    c040:	180b883a 	mov	r5,r3
    c044:	000e6880 	call	e688 <_Bfree>
    c048:	d8801617 	ldw	r2,88(sp)
    c04c:	1000041e 	bne	r2,zero,c060 <_dtoa_r+0xeac>
    c050:	d9800317 	ldw	r6,12(sp)
    c054:	3000021e 	bne	r6,zero,c060 <_dtoa_r+0xeac>
    c058:	d8c00617 	ldw	r3,24(sp)
    c05c:	18003726 	beq	r3,zero,c13c <_dtoa_r+0xf88>
    c060:	b0002016 	blt	r22,zero,c0e4 <_dtoa_r+0xf30>
    c064:	b000041e 	bne	r22,zero,c078 <_dtoa_r+0xec4>
    c068:	d9000317 	ldw	r4,12(sp)
    c06c:	2000021e 	bne	r4,zero,c078 <_dtoa_r+0xec4>
    c070:	d8c00617 	ldw	r3,24(sp)
    c074:	18001b26 	beq	r3,zero,c0e4 <_dtoa_r+0xf30>
    c078:	00810716 	blt	zero,r2,c498 <_dtoa_r+0x12e4>
    c07c:	d8c00417 	ldw	r3,16(sp)
    c080:	9d800044 	addi	r22,r19,1
    c084:	9c800005 	stb	r18,0(r19)
    c088:	b02f883a 	mov	r23,r22
    c08c:	98c10626 	beq	r19,r3,c4a8 <_dtoa_r+0x12f4>
    c090:	800b883a 	mov	r5,r16
    c094:	000f883a 	mov	r7,zero
    c098:	01800284 	movi	r6,10
    c09c:	e009883a 	mov	r4,fp
    c0a0:	000e6b00 	call	e6b0 <__multadd>
    c0a4:	1021883a 	mov	r16,r2
    c0a8:	000f883a 	mov	r7,zero
    c0ac:	01800284 	movi	r6,10
    c0b0:	880b883a 	mov	r5,r17
    c0b4:	e009883a 	mov	r4,fp
    c0b8:	8d002526 	beq	r17,r20,c150 <_dtoa_r+0xf9c>
    c0bc:	000e6b00 	call	e6b0 <__multadd>
    c0c0:	a00b883a 	mov	r5,r20
    c0c4:	000f883a 	mov	r7,zero
    c0c8:	01800284 	movi	r6,10
    c0cc:	e009883a 	mov	r4,fp
    c0d0:	1023883a 	mov	r17,r2
    c0d4:	000e6b00 	call	e6b0 <__multadd>
    c0d8:	1029883a 	mov	r20,r2
    c0dc:	b027883a 	mov	r19,r22
    c0e0:	003fc006 	br	bfe4 <__alt_data_end+0xf000bfe4>
    c0e4:	9011883a 	mov	r8,r18
    c0e8:	00800e0e 	bge	zero,r2,c124 <_dtoa_r+0xf70>
    c0ec:	800b883a 	mov	r5,r16
    c0f0:	01800044 	movi	r6,1
    c0f4:	e009883a 	mov	r4,fp
    c0f8:	da001715 	stw	r8,92(sp)
    c0fc:	000ed600 	call	ed60 <__lshift>
    c100:	a80b883a 	mov	r5,r21
    c104:	1009883a 	mov	r4,r2
    c108:	1021883a 	mov	r16,r2
    c10c:	000eea80 	call	eea8 <__mcmp>
    c110:	da001717 	ldw	r8,92(sp)
    c114:	0081960e 	bge	zero,r2,c770 <_dtoa_r+0x15bc>
    c118:	00800e44 	movi	r2,57
    c11c:	40817026 	beq	r8,r2,c6e0 <_dtoa_r+0x152c>
    c120:	ba000c44 	addi	r8,r23,49
    c124:	8825883a 	mov	r18,r17
    c128:	9dc00044 	addi	r23,r19,1
    c12c:	9a000005 	stb	r8,0(r19)
    c130:	a023883a 	mov	r17,r20
    c134:	dc000915 	stw	r16,36(sp)
    c138:	003f2406 	br	bdcc <__alt_data_end+0xf000bdcc>
    c13c:	00800e44 	movi	r2,57
    c140:	9011883a 	mov	r8,r18
    c144:	90816626 	beq	r18,r2,c6e0 <_dtoa_r+0x152c>
    c148:	05bff516 	blt	zero,r22,c120 <__alt_data_end+0xf000c120>
    c14c:	003ff506 	br	c124 <__alt_data_end+0xf000c124>
    c150:	000e6b00 	call	e6b0 <__multadd>
    c154:	1023883a 	mov	r17,r2
    c158:	1029883a 	mov	r20,r2
    c15c:	003fdf06 	br	c0dc <__alt_data_end+0xf000c0dc>
    c160:	e009883a 	mov	r4,fp
    c164:	000e6880 	call	e688 <_Bfree>
    c168:	00800044 	movi	r2,1
    c16c:	003fbc06 	br	c060 <__alt_data_end+0xf000c060>
    c170:	a80b883a 	mov	r5,r21
    c174:	8009883a 	mov	r4,r16
    c178:	000eea80 	call	eea8 <__mcmp>
    c17c:	103edb0e 	bge	r2,zero,bcec <__alt_data_end+0xf000bcec>
    c180:	800b883a 	mov	r5,r16
    c184:	000f883a 	mov	r7,zero
    c188:	01800284 	movi	r6,10
    c18c:	e009883a 	mov	r4,fp
    c190:	000e6b00 	call	e6b0 <__multadd>
    c194:	1021883a 	mov	r16,r2
    c198:	d8800517 	ldw	r2,20(sp)
    c19c:	d8c00b17 	ldw	r3,44(sp)
    c1a0:	10bfffc4 	addi	r2,r2,-1
    c1a4:	d8800515 	stw	r2,20(sp)
    c1a8:	183f761e 	bne	r3,zero,bf84 <__alt_data_end+0xf000bf84>
    c1ac:	d9000c17 	ldw	r4,48(sp)
    c1b0:	0101730e 	bge	zero,r4,c780 <_dtoa_r+0x15cc>
    c1b4:	d9000615 	stw	r4,24(sp)
    c1b8:	003ed006 	br	bcfc <__alt_data_end+0xf000bcfc>
    c1bc:	00800084 	movi	r2,2
    c1c0:	3081861e 	bne	r6,r2,c7dc <_dtoa_r+0x1628>
    c1c4:	d8000b15 	stw	zero,44(sp)
    c1c8:	003f3c06 	br	bebc <__alt_data_end+0xf000bebc>
    c1cc:	dc000917 	ldw	r16,36(sp)
    c1d0:	003e9206 	br	bc1c <__alt_data_end+0xf000bc1c>
    c1d4:	d9c00317 	ldw	r7,12(sp)
    c1d8:	00800084 	movi	r2,2
    c1dc:	11fec50e 	bge	r2,r7,bcf4 <__alt_data_end+0xf000bcf4>
    c1e0:	d9000617 	ldw	r4,24(sp)
    c1e4:	20013c1e 	bne	r4,zero,c6d8 <_dtoa_r+0x1524>
    c1e8:	a80b883a 	mov	r5,r21
    c1ec:	000f883a 	mov	r7,zero
    c1f0:	01800144 	movi	r6,5
    c1f4:	e009883a 	mov	r4,fp
    c1f8:	000e6b00 	call	e6b0 <__multadd>
    c1fc:	100b883a 	mov	r5,r2
    c200:	8009883a 	mov	r4,r16
    c204:	102b883a 	mov	r21,r2
    c208:	000eea80 	call	eea8 <__mcmp>
    c20c:	dc000915 	stw	r16,36(sp)
    c210:	00bf410e 	bge	zero,r2,bf18 <__alt_data_end+0xf000bf18>
    c214:	d9c00717 	ldw	r7,28(sp)
    c218:	00800c44 	movi	r2,49
    c21c:	38800005 	stb	r2,0(r7)
    c220:	d8800517 	ldw	r2,20(sp)
    c224:	3dc00044 	addi	r23,r7,1
    c228:	10800044 	addi	r2,r2,1
    c22c:	d8800515 	stw	r2,20(sp)
    c230:	003f3d06 	br	bf28 <__alt_data_end+0xf000bf28>
    c234:	d9800517 	ldw	r6,20(sp)
    c238:	d9c00717 	ldw	r7,28(sp)
    c23c:	00800c44 	movi	r2,49
    c240:	31800044 	addi	r6,r6,1
    c244:	d9800515 	stw	r6,20(sp)
    c248:	38800005 	stb	r2,0(r7)
    c24c:	003edf06 	br	bdcc <__alt_data_end+0xf000bdcc>
    c250:	d8000b15 	stw	zero,44(sp)
    c254:	003c9f06 	br	b4d4 <__alt_data_end+0xf000b4d4>
    c258:	903e7e1e 	bne	r18,zero,bc54 <__alt_data_end+0xf000bc54>
    c25c:	00800434 	movhi	r2,16
    c260:	10bfffc4 	addi	r2,r2,-1
    c264:	9884703a 	and	r2,r19,r2
    c268:	1000ea1e 	bne	r2,zero,c614 <_dtoa_r+0x1460>
    c26c:	9cdffc2c 	andhi	r19,r19,32752
    c270:	9800e826 	beq	r19,zero,c614 <_dtoa_r+0x1460>
    c274:	d9c00817 	ldw	r7,32(sp)
    c278:	b5800044 	addi	r22,r22,1
    c27c:	04c00044 	movi	r19,1
    c280:	39c00044 	addi	r7,r7,1
    c284:	d9c00815 	stw	r7,32(sp)
    c288:	d8800d17 	ldw	r2,52(sp)
    c28c:	103e721e 	bne	r2,zero,bc58 <__alt_data_end+0xf000bc58>
    c290:	00800044 	movi	r2,1
    c294:	003e7906 	br	bc7c <__alt_data_end+0xf000bc7c>
    c298:	8009883a 	mov	r4,r16
    c29c:	00082a80 	call	82a8 <__floatsidf>
    c2a0:	d9800f17 	ldw	r6,60(sp)
    c2a4:	d9c01017 	ldw	r7,64(sp)
    c2a8:	1009883a 	mov	r4,r2
    c2ac:	180b883a 	mov	r5,r3
    c2b0:	00133540 	call	13354 <__muldf3>
    c2b4:	000d883a 	mov	r6,zero
    c2b8:	01d00734 	movhi	r7,16412
    c2bc:	1009883a 	mov	r4,r2
    c2c0:	180b883a 	mov	r5,r3
    c2c4:	00129b40 	call	129b4 <__adddf3>
    c2c8:	047f3034 	movhi	r17,64704
    c2cc:	1021883a 	mov	r16,r2
    c2d0:	1c63883a 	add	r17,r3,r17
    c2d4:	d9000f17 	ldw	r4,60(sp)
    c2d8:	d9401017 	ldw	r5,64(sp)
    c2dc:	000d883a 	mov	r6,zero
    c2e0:	01d00534 	movhi	r7,16404
    c2e4:	00079ac0 	call	79ac <__subdf3>
    c2e8:	800d883a 	mov	r6,r16
    c2ec:	880f883a 	mov	r7,r17
    c2f0:	1009883a 	mov	r4,r2
    c2f4:	180b883a 	mov	r5,r3
    c2f8:	102b883a 	mov	r21,r2
    c2fc:	1829883a 	mov	r20,r3
    c300:	00078d00 	call	78d0 <__gedf2>
    c304:	00806c16 	blt	zero,r2,c4b8 <_dtoa_r+0x1304>
    c308:	89e0003c 	xorhi	r7,r17,32768
    c30c:	800d883a 	mov	r6,r16
    c310:	a809883a 	mov	r4,r21
    c314:	a00b883a 	mov	r5,r20
    c318:	00132600 	call	13260 <__ledf2>
    c31c:	103d7e0e 	bge	r2,zero,b918 <__alt_data_end+0xf000b918>
    c320:	002b883a 	mov	r21,zero
    c324:	0023883a 	mov	r17,zero
    c328:	003efb06 	br	bf18 <__alt_data_end+0xf000bf18>
    c32c:	d8800717 	ldw	r2,28(sp)
    c330:	003bd006 	br	b274 <__alt_data_end+0xf000b274>
    c334:	d9000a17 	ldw	r4,40(sp)
    c338:	d9800d17 	ldw	r6,52(sp)
    c33c:	dd400a15 	stw	r21,40(sp)
    c340:	a905c83a 	sub	r2,r21,r4
    c344:	308d883a 	add	r6,r6,r2
    c348:	d9800d15 	stw	r6,52(sp)
    c34c:	002b883a 	mov	r21,zero
    c350:	003e0606 	br	bb6c <__alt_data_end+0xf000bb6c>
    c354:	9023883a 	mov	r17,r18
    c358:	9829883a 	mov	r20,r19
    c35c:	04000084 	movi	r16,2
    c360:	003c9206 	br	b5ac <__alt_data_end+0xf000b5ac>
    c364:	04000044 	movi	r16,1
    c368:	dc000c15 	stw	r16,48(sp)
    c36c:	dc000615 	stw	r16,24(sp)
    c370:	dc002215 	stw	r16,136(sp)
    c374:	e0001115 	stw	zero,68(fp)
    c378:	000b883a 	mov	r5,zero
    c37c:	003c6906 	br	b524 <__alt_data_end+0xf000b524>
    c380:	3021883a 	mov	r16,r6
    c384:	003ffb06 	br	c374 <__alt_data_end+0xf000c374>
    c388:	1000021e 	bne	r2,zero,c394 <_dtoa_r+0x11e0>
    c38c:	4200004c 	andi	r8,r8,1
    c390:	403e7d1e 	bne	r8,zero,bd88 <__alt_data_end+0xf000bd88>
    c394:	01000c04 	movi	r4,48
    c398:	00000106 	br	c3a0 <_dtoa_r+0x11ec>
    c39c:	102f883a 	mov	r23,r2
    c3a0:	b8bfffc4 	addi	r2,r23,-1
    c3a4:	10c00007 	ldb	r3,0(r2)
    c3a8:	193ffc26 	beq	r3,r4,c39c <__alt_data_end+0xf000c39c>
    c3ac:	003e8706 	br	bdcc <__alt_data_end+0xf000bdcc>
    c3b0:	d8800517 	ldw	r2,20(sp)
    c3b4:	00a3c83a 	sub	r17,zero,r2
    c3b8:	8800a426 	beq	r17,zero,c64c <_dtoa_r+0x1498>
    c3bc:	888003cc 	andi	r2,r17,15
    c3c0:	100490fa 	slli	r2,r2,3
    c3c4:	00c20034 	movhi	r3,2048
    c3c8:	18c0d804 	addi	r3,r3,864
    c3cc:	1885883a 	add	r2,r3,r2
    c3d0:	11800017 	ldw	r6,0(r2)
    c3d4:	11c00117 	ldw	r7,4(r2)
    c3d8:	9009883a 	mov	r4,r18
    c3dc:	980b883a 	mov	r5,r19
    c3e0:	8823d13a 	srai	r17,r17,4
    c3e4:	00133540 	call	13354 <__muldf3>
    c3e8:	d8800f15 	stw	r2,60(sp)
    c3ec:	d8c01015 	stw	r3,64(sp)
    c3f0:	8800e826 	beq	r17,zero,c794 <_dtoa_r+0x15e0>
    c3f4:	05020034 	movhi	r20,2048
    c3f8:	a500ce04 	addi	r20,r20,824
    c3fc:	04000084 	movi	r16,2
    c400:	8980004c 	andi	r6,r17,1
    c404:	1009883a 	mov	r4,r2
    c408:	8823d07a 	srai	r17,r17,1
    c40c:	180b883a 	mov	r5,r3
    c410:	30000426 	beq	r6,zero,c424 <_dtoa_r+0x1270>
    c414:	a1800017 	ldw	r6,0(r20)
    c418:	a1c00117 	ldw	r7,4(r20)
    c41c:	84000044 	addi	r16,r16,1
    c420:	00133540 	call	13354 <__muldf3>
    c424:	a5000204 	addi	r20,r20,8
    c428:	883ff51e 	bne	r17,zero,c400 <__alt_data_end+0xf000c400>
    c42c:	d8800f15 	stw	r2,60(sp)
    c430:	d8c01015 	stw	r3,64(sp)
    c434:	003c7606 	br	b610 <__alt_data_end+0xf000b610>
    c438:	00c00c04 	movi	r3,48
    c43c:	10c00005 	stb	r3,0(r2)
    c440:	d8c00517 	ldw	r3,20(sp)
    c444:	bd3fffc3 	ldbu	r20,-1(r23)
    c448:	18c00044 	addi	r3,r3,1
    c44c:	d8c00515 	stw	r3,20(sp)
    c450:	003db906 	br	bb38 <__alt_data_end+0xf000bb38>
    c454:	89400117 	ldw	r5,4(r17)
    c458:	e009883a 	mov	r4,fp
    c45c:	000e5e00 	call	e5e0 <_Balloc>
    c460:	89800417 	ldw	r6,16(r17)
    c464:	89400304 	addi	r5,r17,12
    c468:	11000304 	addi	r4,r2,12
    c46c:	31800084 	addi	r6,r6,2
    c470:	318d883a 	add	r6,r6,r6
    c474:	318d883a 	add	r6,r6,r6
    c478:	1027883a 	mov	r19,r2
    c47c:	00087280 	call	8728 <memcpy>
    c480:	01800044 	movi	r6,1
    c484:	980b883a 	mov	r5,r19
    c488:	e009883a 	mov	r4,fp
    c48c:	000ed600 	call	ed60 <__lshift>
    c490:	1029883a 	mov	r20,r2
    c494:	003ecc06 	br	bfc8 <__alt_data_end+0xf000bfc8>
    c498:	00800e44 	movi	r2,57
    c49c:	90809026 	beq	r18,r2,c6e0 <_dtoa_r+0x152c>
    c4a0:	92000044 	addi	r8,r18,1
    c4a4:	003f1f06 	br	c124 <__alt_data_end+0xf000c124>
    c4a8:	9011883a 	mov	r8,r18
    c4ac:	8825883a 	mov	r18,r17
    c4b0:	a023883a 	mov	r17,r20
    c4b4:	003e2906 	br	bd5c <__alt_data_end+0xf000bd5c>
    c4b8:	002b883a 	mov	r21,zero
    c4bc:	0023883a 	mov	r17,zero
    c4c0:	003f5406 	br	c214 <__alt_data_end+0xf000c214>
    c4c4:	61bfffc4 	addi	r6,r12,-1
    c4c8:	300490fa 	slli	r2,r6,3
    c4cc:	00c20034 	movhi	r3,2048
    c4d0:	18c0d804 	addi	r3,r3,864
    c4d4:	1885883a 	add	r2,r3,r2
    c4d8:	11000017 	ldw	r4,0(r2)
    c4dc:	11400117 	ldw	r5,4(r2)
    c4e0:	d8800717 	ldw	r2,28(sp)
    c4e4:	880f883a 	mov	r7,r17
    c4e8:	d9801215 	stw	r6,72(sp)
    c4ec:	800d883a 	mov	r6,r16
    c4f0:	db001615 	stw	r12,88(sp)
    c4f4:	15c00044 	addi	r23,r2,1
    c4f8:	00133540 	call	13354 <__muldf3>
    c4fc:	d9401017 	ldw	r5,64(sp)
    c500:	d9000f17 	ldw	r4,60(sp)
    c504:	d8c01515 	stw	r3,84(sp)
    c508:	d8801415 	stw	r2,80(sp)
    c50c:	0013a6c0 	call	13a6c <__fixdfsi>
    c510:	1009883a 	mov	r4,r2
    c514:	1021883a 	mov	r16,r2
    c518:	00082a80 	call	82a8 <__floatsidf>
    c51c:	d9000f17 	ldw	r4,60(sp)
    c520:	d9401017 	ldw	r5,64(sp)
    c524:	100d883a 	mov	r6,r2
    c528:	180f883a 	mov	r7,r3
    c52c:	00079ac0 	call	79ac <__subdf3>
    c530:	1829883a 	mov	r20,r3
    c534:	d8c00717 	ldw	r3,28(sp)
    c538:	84000c04 	addi	r16,r16,48
    c53c:	1023883a 	mov	r17,r2
    c540:	1c000005 	stb	r16,0(r3)
    c544:	db001617 	ldw	r12,88(sp)
    c548:	00800044 	movi	r2,1
    c54c:	60802226 	beq	r12,r2,c5d8 <_dtoa_r+0x1424>
    c550:	d9c00717 	ldw	r7,28(sp)
    c554:	8805883a 	mov	r2,r17
    c558:	b82b883a 	mov	r21,r23
    c55c:	3b19883a 	add	r12,r7,r12
    c560:	6023883a 	mov	r17,r12
    c564:	a007883a 	mov	r3,r20
    c568:	dc800f15 	stw	r18,60(sp)
    c56c:	000d883a 	mov	r6,zero
    c570:	01d00934 	movhi	r7,16420
    c574:	1009883a 	mov	r4,r2
    c578:	180b883a 	mov	r5,r3
    c57c:	00133540 	call	13354 <__muldf3>
    c580:	180b883a 	mov	r5,r3
    c584:	1009883a 	mov	r4,r2
    c588:	1829883a 	mov	r20,r3
    c58c:	1025883a 	mov	r18,r2
    c590:	0013a6c0 	call	13a6c <__fixdfsi>
    c594:	1009883a 	mov	r4,r2
    c598:	1021883a 	mov	r16,r2
    c59c:	00082a80 	call	82a8 <__floatsidf>
    c5a0:	100d883a 	mov	r6,r2
    c5a4:	180f883a 	mov	r7,r3
    c5a8:	9009883a 	mov	r4,r18
    c5ac:	a00b883a 	mov	r5,r20
    c5b0:	84000c04 	addi	r16,r16,48
    c5b4:	00079ac0 	call	79ac <__subdf3>
    c5b8:	ad400044 	addi	r21,r21,1
    c5bc:	ac3fffc5 	stb	r16,-1(r21)
    c5c0:	ac7fea1e 	bne	r21,r17,c56c <__alt_data_end+0xf000c56c>
    c5c4:	1023883a 	mov	r17,r2
    c5c8:	d8801217 	ldw	r2,72(sp)
    c5cc:	dc800f17 	ldw	r18,60(sp)
    c5d0:	1829883a 	mov	r20,r3
    c5d4:	b8af883a 	add	r23,r23,r2
    c5d8:	d9001417 	ldw	r4,80(sp)
    c5dc:	d9401517 	ldw	r5,84(sp)
    c5e0:	000d883a 	mov	r6,zero
    c5e4:	01cff834 	movhi	r7,16352
    c5e8:	00129b40 	call	129b4 <__adddf3>
    c5ec:	880d883a 	mov	r6,r17
    c5f0:	a00f883a 	mov	r7,r20
    c5f4:	1009883a 	mov	r4,r2
    c5f8:	180b883a 	mov	r5,r3
    c5fc:	00132600 	call	13260 <__ledf2>
    c600:	10003e0e 	bge	r2,zero,c6fc <_dtoa_r+0x1548>
    c604:	d9001317 	ldw	r4,76(sp)
    c608:	bd3fffc3 	ldbu	r20,-1(r23)
    c60c:	d9000515 	stw	r4,20(sp)
    c610:	003d3b06 	br	bb00 <__alt_data_end+0xf000bb00>
    c614:	0027883a 	mov	r19,zero
    c618:	003f1b06 	br	c288 <__alt_data_end+0xf000c288>
    c61c:	d8800817 	ldw	r2,32(sp)
    c620:	11e9c83a 	sub	r20,r2,r7
    c624:	0005883a 	mov	r2,zero
    c628:	003d5406 	br	bb7c <__alt_data_end+0xf000bb7c>
    c62c:	00800044 	movi	r2,1
    c630:	003dc706 	br	bd50 <__alt_data_end+0xf000bd50>
    c634:	d8c00217 	ldw	r3,8(sp)
    c638:	00800d84 	movi	r2,54
    c63c:	dd400a17 	ldw	r21,40(sp)
    c640:	10c5c83a 	sub	r2,r2,r3
    c644:	dd000817 	ldw	r20,32(sp)
    c648:	003d4c06 	br	bb7c <__alt_data_end+0xf000bb7c>
    c64c:	dc800f15 	stw	r18,60(sp)
    c650:	dcc01015 	stw	r19,64(sp)
    c654:	04000084 	movi	r16,2
    c658:	003bed06 	br	b610 <__alt_data_end+0xf000b610>
    c65c:	d9000617 	ldw	r4,24(sp)
    c660:	203f0d26 	beq	r4,zero,c298 <__alt_data_end+0xf000c298>
    c664:	d9800c17 	ldw	r6,48(sp)
    c668:	01bcab0e 	bge	zero,r6,b918 <__alt_data_end+0xf000b918>
    c66c:	d9401017 	ldw	r5,64(sp)
    c670:	d9000f17 	ldw	r4,60(sp)
    c674:	000d883a 	mov	r6,zero
    c678:	01d00934 	movhi	r7,16420
    c67c:	00133540 	call	13354 <__muldf3>
    c680:	81000044 	addi	r4,r16,1
    c684:	d8800f15 	stw	r2,60(sp)
    c688:	d8c01015 	stw	r3,64(sp)
    c68c:	00082a80 	call	82a8 <__floatsidf>
    c690:	d9800f17 	ldw	r6,60(sp)
    c694:	d9c01017 	ldw	r7,64(sp)
    c698:	1009883a 	mov	r4,r2
    c69c:	180b883a 	mov	r5,r3
    c6a0:	00133540 	call	13354 <__muldf3>
    c6a4:	01d00734 	movhi	r7,16412
    c6a8:	000d883a 	mov	r6,zero
    c6ac:	1009883a 	mov	r4,r2
    c6b0:	180b883a 	mov	r5,r3
    c6b4:	00129b40 	call	129b4 <__adddf3>
    c6b8:	d9c00517 	ldw	r7,20(sp)
    c6bc:	047f3034 	movhi	r17,64704
    c6c0:	1021883a 	mov	r16,r2
    c6c4:	39ffffc4 	addi	r7,r7,-1
    c6c8:	d9c01315 	stw	r7,76(sp)
    c6cc:	1c63883a 	add	r17,r3,r17
    c6d0:	db000c17 	ldw	r12,48(sp)
    c6d4:	003bea06 	br	b680 <__alt_data_end+0xf000b680>
    c6d8:	dc000915 	stw	r16,36(sp)
    c6dc:	003e0e06 	br	bf18 <__alt_data_end+0xf000bf18>
    c6e0:	01000e44 	movi	r4,57
    c6e4:	8825883a 	mov	r18,r17
    c6e8:	9dc00044 	addi	r23,r19,1
    c6ec:	99000005 	stb	r4,0(r19)
    c6f0:	a023883a 	mov	r17,r20
    c6f4:	dc000915 	stw	r16,36(sp)
    c6f8:	003da406 	br	bd8c <__alt_data_end+0xf000bd8c>
    c6fc:	d9801417 	ldw	r6,80(sp)
    c700:	d9c01517 	ldw	r7,84(sp)
    c704:	0009883a 	mov	r4,zero
    c708:	014ff834 	movhi	r5,16352
    c70c:	00079ac0 	call	79ac <__subdf3>
    c710:	880d883a 	mov	r6,r17
    c714:	a00f883a 	mov	r7,r20
    c718:	1009883a 	mov	r4,r2
    c71c:	180b883a 	mov	r5,r3
    c720:	00078d00 	call	78d0 <__gedf2>
    c724:	00bc7c0e 	bge	zero,r2,b918 <__alt_data_end+0xf000b918>
    c728:	01000c04 	movi	r4,48
    c72c:	00000106 	br	c734 <_dtoa_r+0x1580>
    c730:	102f883a 	mov	r23,r2
    c734:	b8bfffc4 	addi	r2,r23,-1
    c738:	10c00007 	ldb	r3,0(r2)
    c73c:	193ffc26 	beq	r3,r4,c730 <__alt_data_end+0xf000c730>
    c740:	d9801317 	ldw	r6,76(sp)
    c744:	d9800515 	stw	r6,20(sp)
    c748:	003c4406 	br	b85c <__alt_data_end+0xf000b85c>
    c74c:	d9801317 	ldw	r6,76(sp)
    c750:	d9800515 	stw	r6,20(sp)
    c754:	003cea06 	br	bb00 <__alt_data_end+0xf000bb00>
    c758:	dd800f17 	ldw	r22,60(sp)
    c75c:	dcc01017 	ldw	r19,64(sp)
    c760:	dc801217 	ldw	r18,72(sp)
    c764:	003c6c06 	br	b918 <__alt_data_end+0xf000b918>
    c768:	903e031e 	bne	r18,zero,bf78 <__alt_data_end+0xf000bf78>
    c76c:	003ebb06 	br	c25c <__alt_data_end+0xf000c25c>
    c770:	103e6c1e 	bne	r2,zero,c124 <__alt_data_end+0xf000c124>
    c774:	4080004c 	andi	r2,r8,1
    c778:	103e6a26 	beq	r2,zero,c124 <__alt_data_end+0xf000c124>
    c77c:	003e6606 	br	c118 <__alt_data_end+0xf000c118>
    c780:	d8c00317 	ldw	r3,12(sp)
    c784:	00800084 	movi	r2,2
    c788:	10c02916 	blt	r2,r3,c830 <_dtoa_r+0x167c>
    c78c:	d9000c17 	ldw	r4,48(sp)
    c790:	003e8806 	br	c1b4 <__alt_data_end+0xf000c1b4>
    c794:	04000084 	movi	r16,2
    c798:	003b9d06 	br	b610 <__alt_data_end+0xf000b610>
    c79c:	d9001317 	ldw	r4,76(sp)
    c7a0:	d9000515 	stw	r4,20(sp)
    c7a4:	003cd606 	br	bb00 <__alt_data_end+0xf000bb00>
    c7a8:	d8801317 	ldw	r2,76(sp)
    c7ac:	d8800515 	stw	r2,20(sp)
    c7b0:	003c2a06 	br	b85c <__alt_data_end+0xf000b85c>
    c7b4:	d9800317 	ldw	r6,12(sp)
    c7b8:	00800084 	movi	r2,2
    c7bc:	11801516 	blt	r2,r6,c814 <_dtoa_r+0x1660>
    c7c0:	d9c00c17 	ldw	r7,48(sp)
    c7c4:	d9c00615 	stw	r7,24(sp)
    c7c8:	003df706 	br	bfa8 <__alt_data_end+0xf000bfa8>
    c7cc:	193d3926 	beq	r3,r4,bcb4 <__alt_data_end+0xf000bcb4>
    c7d0:	00c00f04 	movi	r3,60
    c7d4:	1885c83a 	sub	r2,r3,r2
    c7d8:	003ddf06 	br	bf58 <__alt_data_end+0xf000bf58>
    c7dc:	e009883a 	mov	r4,fp
    c7e0:	e0001115 	stw	zero,68(fp)
    c7e4:	000b883a 	mov	r5,zero
    c7e8:	000e5e00 	call	e5e0 <_Balloc>
    c7ec:	d8800715 	stw	r2,28(sp)
    c7f0:	d8c00717 	ldw	r3,28(sp)
    c7f4:	00bfffc4 	movi	r2,-1
    c7f8:	01000044 	movi	r4,1
    c7fc:	d8800c15 	stw	r2,48(sp)
    c800:	e0c01015 	stw	r3,64(fp)
    c804:	d9000b15 	stw	r4,44(sp)
    c808:	d8800615 	stw	r2,24(sp)
    c80c:	d8002215 	stw	zero,136(sp)
    c810:	003c4106 	br	b918 <__alt_data_end+0xf000b918>
    c814:	d8c00c17 	ldw	r3,48(sp)
    c818:	d8c00615 	stw	r3,24(sp)
    c81c:	003e7006 	br	c1e0 <__alt_data_end+0xf000c1e0>
    c820:	04400044 	movi	r17,1
    c824:	003b2006 	br	b4a8 <__alt_data_end+0xf000b4a8>
    c828:	000b883a 	mov	r5,zero
    c82c:	003b3d06 	br	b524 <__alt_data_end+0xf000b524>
    c830:	d8800c17 	ldw	r2,48(sp)
    c834:	d8800615 	stw	r2,24(sp)
    c838:	003e6906 	br	c1e0 <__alt_data_end+0xf000c1e0>

0000c83c <__sflush_r>:
    c83c:	2880030b 	ldhu	r2,12(r5)
    c840:	defffb04 	addi	sp,sp,-20
    c844:	dcc00315 	stw	r19,12(sp)
    c848:	dc400115 	stw	r17,4(sp)
    c84c:	dfc00415 	stw	ra,16(sp)
    c850:	dc800215 	stw	r18,8(sp)
    c854:	dc000015 	stw	r16,0(sp)
    c858:	10c0020c 	andi	r3,r2,8
    c85c:	2823883a 	mov	r17,r5
    c860:	2027883a 	mov	r19,r4
    c864:	1800311e 	bne	r3,zero,c92c <__sflush_r+0xf0>
    c868:	28c00117 	ldw	r3,4(r5)
    c86c:	10820014 	ori	r2,r2,2048
    c870:	2880030d 	sth	r2,12(r5)
    c874:	00c04b0e 	bge	zero,r3,c9a4 <__sflush_r+0x168>
    c878:	8a000a17 	ldw	r8,40(r17)
    c87c:	40002326 	beq	r8,zero,c90c <__sflush_r+0xd0>
    c880:	9c000017 	ldw	r16,0(r19)
    c884:	10c4000c 	andi	r3,r2,4096
    c888:	98000015 	stw	zero,0(r19)
    c88c:	18004826 	beq	r3,zero,c9b0 <__sflush_r+0x174>
    c890:	89801417 	ldw	r6,80(r17)
    c894:	10c0010c 	andi	r3,r2,4
    c898:	18000626 	beq	r3,zero,c8b4 <__sflush_r+0x78>
    c89c:	88c00117 	ldw	r3,4(r17)
    c8a0:	88800c17 	ldw	r2,48(r17)
    c8a4:	30cdc83a 	sub	r6,r6,r3
    c8a8:	10000226 	beq	r2,zero,c8b4 <__sflush_r+0x78>
    c8ac:	88800f17 	ldw	r2,60(r17)
    c8b0:	308dc83a 	sub	r6,r6,r2
    c8b4:	89400717 	ldw	r5,28(r17)
    c8b8:	000f883a 	mov	r7,zero
    c8bc:	9809883a 	mov	r4,r19
    c8c0:	403ee83a 	callr	r8
    c8c4:	00ffffc4 	movi	r3,-1
    c8c8:	10c04426 	beq	r2,r3,c9dc <__sflush_r+0x1a0>
    c8cc:	88c0030b 	ldhu	r3,12(r17)
    c8d0:	89000417 	ldw	r4,16(r17)
    c8d4:	88000115 	stw	zero,4(r17)
    c8d8:	197dffcc 	andi	r5,r3,63487
    c8dc:	8940030d 	sth	r5,12(r17)
    c8e0:	89000015 	stw	r4,0(r17)
    c8e4:	18c4000c 	andi	r3,r3,4096
    c8e8:	18002c1e 	bne	r3,zero,c99c <__sflush_r+0x160>
    c8ec:	89400c17 	ldw	r5,48(r17)
    c8f0:	9c000015 	stw	r16,0(r19)
    c8f4:	28000526 	beq	r5,zero,c90c <__sflush_r+0xd0>
    c8f8:	88801004 	addi	r2,r17,64
    c8fc:	28800226 	beq	r5,r2,c908 <__sflush_r+0xcc>
    c900:	9809883a 	mov	r4,r19
    c904:	000cfa80 	call	cfa8 <_free_r>
    c908:	88000c15 	stw	zero,48(r17)
    c90c:	0005883a 	mov	r2,zero
    c910:	dfc00417 	ldw	ra,16(sp)
    c914:	dcc00317 	ldw	r19,12(sp)
    c918:	dc800217 	ldw	r18,8(sp)
    c91c:	dc400117 	ldw	r17,4(sp)
    c920:	dc000017 	ldw	r16,0(sp)
    c924:	dec00504 	addi	sp,sp,20
    c928:	f800283a 	ret
    c92c:	2c800417 	ldw	r18,16(r5)
    c930:	903ff626 	beq	r18,zero,c90c <__alt_data_end+0xf000c90c>
    c934:	2c000017 	ldw	r16,0(r5)
    c938:	108000cc 	andi	r2,r2,3
    c93c:	2c800015 	stw	r18,0(r5)
    c940:	84a1c83a 	sub	r16,r16,r18
    c944:	1000131e 	bne	r2,zero,c994 <__sflush_r+0x158>
    c948:	28800517 	ldw	r2,20(r5)
    c94c:	88800215 	stw	r2,8(r17)
    c950:	04000316 	blt	zero,r16,c960 <__sflush_r+0x124>
    c954:	003fed06 	br	c90c <__alt_data_end+0xf000c90c>
    c958:	90a5883a 	add	r18,r18,r2
    c95c:	043feb0e 	bge	zero,r16,c90c <__alt_data_end+0xf000c90c>
    c960:	88800917 	ldw	r2,36(r17)
    c964:	89400717 	ldw	r5,28(r17)
    c968:	800f883a 	mov	r7,r16
    c96c:	900d883a 	mov	r6,r18
    c970:	9809883a 	mov	r4,r19
    c974:	103ee83a 	callr	r2
    c978:	80a1c83a 	sub	r16,r16,r2
    c97c:	00bff616 	blt	zero,r2,c958 <__alt_data_end+0xf000c958>
    c980:	88c0030b 	ldhu	r3,12(r17)
    c984:	00bfffc4 	movi	r2,-1
    c988:	18c01014 	ori	r3,r3,64
    c98c:	88c0030d 	sth	r3,12(r17)
    c990:	003fdf06 	br	c910 <__alt_data_end+0xf000c910>
    c994:	0005883a 	mov	r2,zero
    c998:	003fec06 	br	c94c <__alt_data_end+0xf000c94c>
    c99c:	88801415 	stw	r2,80(r17)
    c9a0:	003fd206 	br	c8ec <__alt_data_end+0xf000c8ec>
    c9a4:	28c00f17 	ldw	r3,60(r5)
    c9a8:	00ffb316 	blt	zero,r3,c878 <__alt_data_end+0xf000c878>
    c9ac:	003fd706 	br	c90c <__alt_data_end+0xf000c90c>
    c9b0:	89400717 	ldw	r5,28(r17)
    c9b4:	000d883a 	mov	r6,zero
    c9b8:	01c00044 	movi	r7,1
    c9bc:	9809883a 	mov	r4,r19
    c9c0:	403ee83a 	callr	r8
    c9c4:	100d883a 	mov	r6,r2
    c9c8:	00bfffc4 	movi	r2,-1
    c9cc:	30801426 	beq	r6,r2,ca20 <__sflush_r+0x1e4>
    c9d0:	8880030b 	ldhu	r2,12(r17)
    c9d4:	8a000a17 	ldw	r8,40(r17)
    c9d8:	003fae06 	br	c894 <__alt_data_end+0xf000c894>
    c9dc:	98c00017 	ldw	r3,0(r19)
    c9e0:	183fba26 	beq	r3,zero,c8cc <__alt_data_end+0xf000c8cc>
    c9e4:	01000744 	movi	r4,29
    c9e8:	19000626 	beq	r3,r4,ca04 <__sflush_r+0x1c8>
    c9ec:	01000584 	movi	r4,22
    c9f0:	19000426 	beq	r3,r4,ca04 <__sflush_r+0x1c8>
    c9f4:	88c0030b 	ldhu	r3,12(r17)
    c9f8:	18c01014 	ori	r3,r3,64
    c9fc:	88c0030d 	sth	r3,12(r17)
    ca00:	003fc306 	br	c910 <__alt_data_end+0xf000c910>
    ca04:	8880030b 	ldhu	r2,12(r17)
    ca08:	88c00417 	ldw	r3,16(r17)
    ca0c:	88000115 	stw	zero,4(r17)
    ca10:	10bdffcc 	andi	r2,r2,63487
    ca14:	8880030d 	sth	r2,12(r17)
    ca18:	88c00015 	stw	r3,0(r17)
    ca1c:	003fb306 	br	c8ec <__alt_data_end+0xf000c8ec>
    ca20:	98800017 	ldw	r2,0(r19)
    ca24:	103fea26 	beq	r2,zero,c9d0 <__alt_data_end+0xf000c9d0>
    ca28:	00c00744 	movi	r3,29
    ca2c:	10c00226 	beq	r2,r3,ca38 <__sflush_r+0x1fc>
    ca30:	00c00584 	movi	r3,22
    ca34:	10c0031e 	bne	r2,r3,ca44 <__sflush_r+0x208>
    ca38:	9c000015 	stw	r16,0(r19)
    ca3c:	0005883a 	mov	r2,zero
    ca40:	003fb306 	br	c910 <__alt_data_end+0xf000c910>
    ca44:	88c0030b 	ldhu	r3,12(r17)
    ca48:	3005883a 	mov	r2,r6
    ca4c:	18c01014 	ori	r3,r3,64
    ca50:	88c0030d 	sth	r3,12(r17)
    ca54:	003fae06 	br	c910 <__alt_data_end+0xf000c910>

0000ca58 <_fflush_r>:
    ca58:	defffd04 	addi	sp,sp,-12
    ca5c:	dc000115 	stw	r16,4(sp)
    ca60:	dfc00215 	stw	ra,8(sp)
    ca64:	2021883a 	mov	r16,r4
    ca68:	20000226 	beq	r4,zero,ca74 <_fflush_r+0x1c>
    ca6c:	20800e17 	ldw	r2,56(r4)
    ca70:	10000c26 	beq	r2,zero,caa4 <_fflush_r+0x4c>
    ca74:	2880030f 	ldh	r2,12(r5)
    ca78:	1000051e 	bne	r2,zero,ca90 <_fflush_r+0x38>
    ca7c:	0005883a 	mov	r2,zero
    ca80:	dfc00217 	ldw	ra,8(sp)
    ca84:	dc000117 	ldw	r16,4(sp)
    ca88:	dec00304 	addi	sp,sp,12
    ca8c:	f800283a 	ret
    ca90:	8009883a 	mov	r4,r16
    ca94:	dfc00217 	ldw	ra,8(sp)
    ca98:	dc000117 	ldw	r16,4(sp)
    ca9c:	dec00304 	addi	sp,sp,12
    caa0:	000c83c1 	jmpi	c83c <__sflush_r>
    caa4:	d9400015 	stw	r5,0(sp)
    caa8:	000ce340 	call	ce34 <__sinit>
    caac:	d9400017 	ldw	r5,0(sp)
    cab0:	003ff006 	br	ca74 <__alt_data_end+0xf000ca74>

0000cab4 <fflush>:
    cab4:	20000526 	beq	r4,zero,cacc <fflush+0x18>
    cab8:	00820034 	movhi	r2,2048
    cabc:	10898104 	addi	r2,r2,9732
    cac0:	200b883a 	mov	r5,r4
    cac4:	11000017 	ldw	r4,0(r2)
    cac8:	000ca581 	jmpi	ca58 <_fflush_r>
    cacc:	00820034 	movhi	r2,2048
    cad0:	10898004 	addi	r2,r2,9728
    cad4:	11000017 	ldw	r4,0(r2)
    cad8:	01400074 	movhi	r5,1
    cadc:	29729604 	addi	r5,r5,-13736
    cae0:	000d8381 	jmpi	d838 <_fwalk_reent>

0000cae4 <__fp_unlock>:
    cae4:	0005883a 	mov	r2,zero
    cae8:	f800283a 	ret

0000caec <_cleanup_r>:
    caec:	01400074 	movhi	r5,1
    caf0:	29462804 	addi	r5,r5,6304
    caf4:	000d8381 	jmpi	d838 <_fwalk_reent>

0000caf8 <__sinit.part.1>:
    caf8:	defff704 	addi	sp,sp,-36
    cafc:	00c00074 	movhi	r3,1
    cb00:	dfc00815 	stw	ra,32(sp)
    cb04:	ddc00715 	stw	r23,28(sp)
    cb08:	dd800615 	stw	r22,24(sp)
    cb0c:	dd400515 	stw	r21,20(sp)
    cb10:	dd000415 	stw	r20,16(sp)
    cb14:	dcc00315 	stw	r19,12(sp)
    cb18:	dc800215 	stw	r18,8(sp)
    cb1c:	dc400115 	stw	r17,4(sp)
    cb20:	dc000015 	stw	r16,0(sp)
    cb24:	18f2bb04 	addi	r3,r3,-13588
    cb28:	24000117 	ldw	r16,4(r4)
    cb2c:	20c00f15 	stw	r3,60(r4)
    cb30:	2080bb04 	addi	r2,r4,748
    cb34:	00c000c4 	movi	r3,3
    cb38:	20c0b915 	stw	r3,740(r4)
    cb3c:	2080ba15 	stw	r2,744(r4)
    cb40:	2000b815 	stw	zero,736(r4)
    cb44:	05c00204 	movi	r23,8
    cb48:	00800104 	movi	r2,4
    cb4c:	2025883a 	mov	r18,r4
    cb50:	b80d883a 	mov	r6,r23
    cb54:	81001704 	addi	r4,r16,92
    cb58:	000b883a 	mov	r5,zero
    cb5c:	80000015 	stw	zero,0(r16)
    cb60:	80000115 	stw	zero,4(r16)
    cb64:	80000215 	stw	zero,8(r16)
    cb68:	8080030d 	sth	r2,12(r16)
    cb6c:	80001915 	stw	zero,100(r16)
    cb70:	8000038d 	sth	zero,14(r16)
    cb74:	80000415 	stw	zero,16(r16)
    cb78:	80000515 	stw	zero,20(r16)
    cb7c:	80000615 	stw	zero,24(r16)
    cb80:	00088700 	call	8870 <memset>
    cb84:	05800074 	movhi	r22,1
    cb88:	94400217 	ldw	r17,8(r18)
    cb8c:	05400074 	movhi	r21,1
    cb90:	05000074 	movhi	r20,1
    cb94:	04c00074 	movhi	r19,1
    cb98:	b5bf5c04 	addi	r22,r22,-656
    cb9c:	ad7f7304 	addi	r21,r21,-564
    cba0:	a53f9204 	addi	r20,r20,-440
    cba4:	9cffa904 	addi	r19,r19,-348
    cba8:	85800815 	stw	r22,32(r16)
    cbac:	85400915 	stw	r21,36(r16)
    cbb0:	85000a15 	stw	r20,40(r16)
    cbb4:	84c00b15 	stw	r19,44(r16)
    cbb8:	84000715 	stw	r16,28(r16)
    cbbc:	00800284 	movi	r2,10
    cbc0:	8880030d 	sth	r2,12(r17)
    cbc4:	00800044 	movi	r2,1
    cbc8:	b80d883a 	mov	r6,r23
    cbcc:	89001704 	addi	r4,r17,92
    cbd0:	000b883a 	mov	r5,zero
    cbd4:	88000015 	stw	zero,0(r17)
    cbd8:	88000115 	stw	zero,4(r17)
    cbdc:	88000215 	stw	zero,8(r17)
    cbe0:	88001915 	stw	zero,100(r17)
    cbe4:	8880038d 	sth	r2,14(r17)
    cbe8:	88000415 	stw	zero,16(r17)
    cbec:	88000515 	stw	zero,20(r17)
    cbf0:	88000615 	stw	zero,24(r17)
    cbf4:	00088700 	call	8870 <memset>
    cbf8:	94000317 	ldw	r16,12(r18)
    cbfc:	00800484 	movi	r2,18
    cc00:	8c400715 	stw	r17,28(r17)
    cc04:	8d800815 	stw	r22,32(r17)
    cc08:	8d400915 	stw	r21,36(r17)
    cc0c:	8d000a15 	stw	r20,40(r17)
    cc10:	8cc00b15 	stw	r19,44(r17)
    cc14:	8080030d 	sth	r2,12(r16)
    cc18:	00800084 	movi	r2,2
    cc1c:	80000015 	stw	zero,0(r16)
    cc20:	80000115 	stw	zero,4(r16)
    cc24:	80000215 	stw	zero,8(r16)
    cc28:	80001915 	stw	zero,100(r16)
    cc2c:	8080038d 	sth	r2,14(r16)
    cc30:	80000415 	stw	zero,16(r16)
    cc34:	80000515 	stw	zero,20(r16)
    cc38:	80000615 	stw	zero,24(r16)
    cc3c:	b80d883a 	mov	r6,r23
    cc40:	000b883a 	mov	r5,zero
    cc44:	81001704 	addi	r4,r16,92
    cc48:	00088700 	call	8870 <memset>
    cc4c:	00800044 	movi	r2,1
    cc50:	84000715 	stw	r16,28(r16)
    cc54:	85800815 	stw	r22,32(r16)
    cc58:	85400915 	stw	r21,36(r16)
    cc5c:	85000a15 	stw	r20,40(r16)
    cc60:	84c00b15 	stw	r19,44(r16)
    cc64:	90800e15 	stw	r2,56(r18)
    cc68:	dfc00817 	ldw	ra,32(sp)
    cc6c:	ddc00717 	ldw	r23,28(sp)
    cc70:	dd800617 	ldw	r22,24(sp)
    cc74:	dd400517 	ldw	r21,20(sp)
    cc78:	dd000417 	ldw	r20,16(sp)
    cc7c:	dcc00317 	ldw	r19,12(sp)
    cc80:	dc800217 	ldw	r18,8(sp)
    cc84:	dc400117 	ldw	r17,4(sp)
    cc88:	dc000017 	ldw	r16,0(sp)
    cc8c:	dec00904 	addi	sp,sp,36
    cc90:	f800283a 	ret

0000cc94 <__fp_lock>:
    cc94:	0005883a 	mov	r2,zero
    cc98:	f800283a 	ret

0000cc9c <__sfmoreglue>:
    cc9c:	defffc04 	addi	sp,sp,-16
    cca0:	dc400115 	stw	r17,4(sp)
    cca4:	2c7fffc4 	addi	r17,r5,-1
    cca8:	8c401a24 	muli	r17,r17,104
    ccac:	dc800215 	stw	r18,8(sp)
    ccb0:	2825883a 	mov	r18,r5
    ccb4:	89401d04 	addi	r5,r17,116
    ccb8:	dc000015 	stw	r16,0(sp)
    ccbc:	dfc00315 	stw	ra,12(sp)
    ccc0:	000db940 	call	db94 <_malloc_r>
    ccc4:	1021883a 	mov	r16,r2
    ccc8:	10000726 	beq	r2,zero,cce8 <__sfmoreglue+0x4c>
    cccc:	11000304 	addi	r4,r2,12
    ccd0:	10000015 	stw	zero,0(r2)
    ccd4:	14800115 	stw	r18,4(r2)
    ccd8:	11000215 	stw	r4,8(r2)
    ccdc:	89801a04 	addi	r6,r17,104
    cce0:	000b883a 	mov	r5,zero
    cce4:	00088700 	call	8870 <memset>
    cce8:	8005883a 	mov	r2,r16
    ccec:	dfc00317 	ldw	ra,12(sp)
    ccf0:	dc800217 	ldw	r18,8(sp)
    ccf4:	dc400117 	ldw	r17,4(sp)
    ccf8:	dc000017 	ldw	r16,0(sp)
    ccfc:	dec00404 	addi	sp,sp,16
    cd00:	f800283a 	ret

0000cd04 <__sfp>:
    cd04:	defffb04 	addi	sp,sp,-20
    cd08:	dc000015 	stw	r16,0(sp)
    cd0c:	04020034 	movhi	r16,2048
    cd10:	84098004 	addi	r16,r16,9728
    cd14:	dcc00315 	stw	r19,12(sp)
    cd18:	2027883a 	mov	r19,r4
    cd1c:	81000017 	ldw	r4,0(r16)
    cd20:	dfc00415 	stw	ra,16(sp)
    cd24:	dc800215 	stw	r18,8(sp)
    cd28:	20800e17 	ldw	r2,56(r4)
    cd2c:	dc400115 	stw	r17,4(sp)
    cd30:	1000021e 	bne	r2,zero,cd3c <__sfp+0x38>
    cd34:	000caf80 	call	caf8 <__sinit.part.1>
    cd38:	81000017 	ldw	r4,0(r16)
    cd3c:	2480b804 	addi	r18,r4,736
    cd40:	047fffc4 	movi	r17,-1
    cd44:	91000117 	ldw	r4,4(r18)
    cd48:	94000217 	ldw	r16,8(r18)
    cd4c:	213fffc4 	addi	r4,r4,-1
    cd50:	20000a16 	blt	r4,zero,cd7c <__sfp+0x78>
    cd54:	8080030f 	ldh	r2,12(r16)
    cd58:	10000c26 	beq	r2,zero,cd8c <__sfp+0x88>
    cd5c:	80c01d04 	addi	r3,r16,116
    cd60:	00000206 	br	cd6c <__sfp+0x68>
    cd64:	18bfe60f 	ldh	r2,-104(r3)
    cd68:	10000826 	beq	r2,zero,cd8c <__sfp+0x88>
    cd6c:	213fffc4 	addi	r4,r4,-1
    cd70:	1c3ffd04 	addi	r16,r3,-12
    cd74:	18c01a04 	addi	r3,r3,104
    cd78:	247ffa1e 	bne	r4,r17,cd64 <__alt_data_end+0xf000cd64>
    cd7c:	90800017 	ldw	r2,0(r18)
    cd80:	10001d26 	beq	r2,zero,cdf8 <__sfp+0xf4>
    cd84:	1025883a 	mov	r18,r2
    cd88:	003fee06 	br	cd44 <__alt_data_end+0xf000cd44>
    cd8c:	00bfffc4 	movi	r2,-1
    cd90:	8080038d 	sth	r2,14(r16)
    cd94:	00800044 	movi	r2,1
    cd98:	8080030d 	sth	r2,12(r16)
    cd9c:	80001915 	stw	zero,100(r16)
    cda0:	80000015 	stw	zero,0(r16)
    cda4:	80000215 	stw	zero,8(r16)
    cda8:	80000115 	stw	zero,4(r16)
    cdac:	80000415 	stw	zero,16(r16)
    cdb0:	80000515 	stw	zero,20(r16)
    cdb4:	80000615 	stw	zero,24(r16)
    cdb8:	01800204 	movi	r6,8
    cdbc:	000b883a 	mov	r5,zero
    cdc0:	81001704 	addi	r4,r16,92
    cdc4:	00088700 	call	8870 <memset>
    cdc8:	8005883a 	mov	r2,r16
    cdcc:	80000c15 	stw	zero,48(r16)
    cdd0:	80000d15 	stw	zero,52(r16)
    cdd4:	80001115 	stw	zero,68(r16)
    cdd8:	80001215 	stw	zero,72(r16)
    cddc:	dfc00417 	ldw	ra,16(sp)
    cde0:	dcc00317 	ldw	r19,12(sp)
    cde4:	dc800217 	ldw	r18,8(sp)
    cde8:	dc400117 	ldw	r17,4(sp)
    cdec:	dc000017 	ldw	r16,0(sp)
    cdf0:	dec00504 	addi	sp,sp,20
    cdf4:	f800283a 	ret
    cdf8:	01400104 	movi	r5,4
    cdfc:	9809883a 	mov	r4,r19
    ce00:	000cc9c0 	call	cc9c <__sfmoreglue>
    ce04:	90800015 	stw	r2,0(r18)
    ce08:	103fde1e 	bne	r2,zero,cd84 <__alt_data_end+0xf000cd84>
    ce0c:	00800304 	movi	r2,12
    ce10:	98800015 	stw	r2,0(r19)
    ce14:	0005883a 	mov	r2,zero
    ce18:	003ff006 	br	cddc <__alt_data_end+0xf000cddc>

0000ce1c <_cleanup>:
    ce1c:	00820034 	movhi	r2,2048
    ce20:	10898004 	addi	r2,r2,9728
    ce24:	11000017 	ldw	r4,0(r2)
    ce28:	01400074 	movhi	r5,1
    ce2c:	29462804 	addi	r5,r5,6304
    ce30:	000d8381 	jmpi	d838 <_fwalk_reent>

0000ce34 <__sinit>:
    ce34:	20800e17 	ldw	r2,56(r4)
    ce38:	10000126 	beq	r2,zero,ce40 <__sinit+0xc>
    ce3c:	f800283a 	ret
    ce40:	000caf81 	jmpi	caf8 <__sinit.part.1>

0000ce44 <__sfp_lock_acquire>:
    ce44:	f800283a 	ret

0000ce48 <__sfp_lock_release>:
    ce48:	f800283a 	ret

0000ce4c <__sinit_lock_acquire>:
    ce4c:	f800283a 	ret

0000ce50 <__sinit_lock_release>:
    ce50:	f800283a 	ret

0000ce54 <__fp_lock_all>:
    ce54:	00820034 	movhi	r2,2048
    ce58:	10898104 	addi	r2,r2,9732
    ce5c:	11000017 	ldw	r4,0(r2)
    ce60:	01400074 	movhi	r5,1
    ce64:	29732504 	addi	r5,r5,-13164
    ce68:	000d7741 	jmpi	d774 <_fwalk>

0000ce6c <__fp_unlock_all>:
    ce6c:	00820034 	movhi	r2,2048
    ce70:	10898104 	addi	r2,r2,9732
    ce74:	11000017 	ldw	r4,0(r2)
    ce78:	01400074 	movhi	r5,1
    ce7c:	2972b904 	addi	r5,r5,-13596
    ce80:	000d7741 	jmpi	d774 <_fwalk>

0000ce84 <_malloc_trim_r>:
    ce84:	defffb04 	addi	sp,sp,-20
    ce88:	dcc00315 	stw	r19,12(sp)
    ce8c:	04c20034 	movhi	r19,2048
    ce90:	dc800215 	stw	r18,8(sp)
    ce94:	dc400115 	stw	r17,4(sp)
    ce98:	dc000015 	stw	r16,0(sp)
    ce9c:	dfc00415 	stw	ra,16(sp)
    cea0:	2821883a 	mov	r16,r5
    cea4:	9cc31304 	addi	r19,r19,3148
    cea8:	2025883a 	mov	r18,r4
    ceac:	00140240 	call	14024 <__malloc_lock>
    ceb0:	98800217 	ldw	r2,8(r19)
    ceb4:	14400117 	ldw	r17,4(r2)
    ceb8:	00bfff04 	movi	r2,-4
    cebc:	88a2703a 	and	r17,r17,r2
    cec0:	8c21c83a 	sub	r16,r17,r16
    cec4:	8403fbc4 	addi	r16,r16,4079
    cec8:	8020d33a 	srli	r16,r16,12
    cecc:	0083ffc4 	movi	r2,4095
    ced0:	843fffc4 	addi	r16,r16,-1
    ced4:	8020933a 	slli	r16,r16,12
    ced8:	1400060e 	bge	r2,r16,cef4 <_malloc_trim_r+0x70>
    cedc:	000b883a 	mov	r5,zero
    cee0:	9009883a 	mov	r4,r18
    cee4:	000fd1c0 	call	fd1c <_sbrk_r>
    cee8:	98c00217 	ldw	r3,8(r19)
    ceec:	1c47883a 	add	r3,r3,r17
    cef0:	10c00a26 	beq	r2,r3,cf1c <_malloc_trim_r+0x98>
    cef4:	9009883a 	mov	r4,r18
    cef8:	00140480 	call	14048 <__malloc_unlock>
    cefc:	0005883a 	mov	r2,zero
    cf00:	dfc00417 	ldw	ra,16(sp)
    cf04:	dcc00317 	ldw	r19,12(sp)
    cf08:	dc800217 	ldw	r18,8(sp)
    cf0c:	dc400117 	ldw	r17,4(sp)
    cf10:	dc000017 	ldw	r16,0(sp)
    cf14:	dec00504 	addi	sp,sp,20
    cf18:	f800283a 	ret
    cf1c:	040bc83a 	sub	r5,zero,r16
    cf20:	9009883a 	mov	r4,r18
    cf24:	000fd1c0 	call	fd1c <_sbrk_r>
    cf28:	00ffffc4 	movi	r3,-1
    cf2c:	10c00d26 	beq	r2,r3,cf64 <_malloc_trim_r+0xe0>
    cf30:	00c20234 	movhi	r3,2056
    cf34:	18fe3e04 	addi	r3,r3,-1800
    cf38:	18800017 	ldw	r2,0(r3)
    cf3c:	99000217 	ldw	r4,8(r19)
    cf40:	8c23c83a 	sub	r17,r17,r16
    cf44:	8c400054 	ori	r17,r17,1
    cf48:	1421c83a 	sub	r16,r2,r16
    cf4c:	24400115 	stw	r17,4(r4)
    cf50:	9009883a 	mov	r4,r18
    cf54:	1c000015 	stw	r16,0(r3)
    cf58:	00140480 	call	14048 <__malloc_unlock>
    cf5c:	00800044 	movi	r2,1
    cf60:	003fe706 	br	cf00 <__alt_data_end+0xf000cf00>
    cf64:	000b883a 	mov	r5,zero
    cf68:	9009883a 	mov	r4,r18
    cf6c:	000fd1c0 	call	fd1c <_sbrk_r>
    cf70:	99000217 	ldw	r4,8(r19)
    cf74:	014003c4 	movi	r5,15
    cf78:	1107c83a 	sub	r3,r2,r4
    cf7c:	28ffdd0e 	bge	r5,r3,cef4 <__alt_data_end+0xf000cef4>
    cf80:	01420034 	movhi	r5,2048
    cf84:	29498304 	addi	r5,r5,9740
    cf88:	29400017 	ldw	r5,0(r5)
    cf8c:	18c00054 	ori	r3,r3,1
    cf90:	20c00115 	stw	r3,4(r4)
    cf94:	00c20234 	movhi	r3,2056
    cf98:	1145c83a 	sub	r2,r2,r5
    cf9c:	18fe3e04 	addi	r3,r3,-1800
    cfa0:	18800015 	stw	r2,0(r3)
    cfa4:	003fd306 	br	cef4 <__alt_data_end+0xf000cef4>

0000cfa8 <_free_r>:
    cfa8:	28004126 	beq	r5,zero,d0b0 <_free_r+0x108>
    cfac:	defffd04 	addi	sp,sp,-12
    cfb0:	dc400115 	stw	r17,4(sp)
    cfb4:	dc000015 	stw	r16,0(sp)
    cfb8:	2023883a 	mov	r17,r4
    cfbc:	2821883a 	mov	r16,r5
    cfc0:	dfc00215 	stw	ra,8(sp)
    cfc4:	00140240 	call	14024 <__malloc_lock>
    cfc8:	81ffff17 	ldw	r7,-4(r16)
    cfcc:	00bfff84 	movi	r2,-2
    cfd0:	01020034 	movhi	r4,2048
    cfd4:	81bffe04 	addi	r6,r16,-8
    cfd8:	3884703a 	and	r2,r7,r2
    cfdc:	21031304 	addi	r4,r4,3148
    cfe0:	308b883a 	add	r5,r6,r2
    cfe4:	2a400117 	ldw	r9,4(r5)
    cfe8:	22000217 	ldw	r8,8(r4)
    cfec:	00ffff04 	movi	r3,-4
    cff0:	48c6703a 	and	r3,r9,r3
    cff4:	2a005726 	beq	r5,r8,d154 <_free_r+0x1ac>
    cff8:	28c00115 	stw	r3,4(r5)
    cffc:	39c0004c 	andi	r7,r7,1
    d000:	3800091e 	bne	r7,zero,d028 <_free_r+0x80>
    d004:	823ffe17 	ldw	r8,-8(r16)
    d008:	22400204 	addi	r9,r4,8
    d00c:	320dc83a 	sub	r6,r6,r8
    d010:	31c00217 	ldw	r7,8(r6)
    d014:	1205883a 	add	r2,r2,r8
    d018:	3a406526 	beq	r7,r9,d1b0 <_free_r+0x208>
    d01c:	32000317 	ldw	r8,12(r6)
    d020:	3a000315 	stw	r8,12(r7)
    d024:	41c00215 	stw	r7,8(r8)
    d028:	28cf883a 	add	r7,r5,r3
    d02c:	39c00117 	ldw	r7,4(r7)
    d030:	39c0004c 	andi	r7,r7,1
    d034:	38003a26 	beq	r7,zero,d120 <_free_r+0x178>
    d038:	10c00054 	ori	r3,r2,1
    d03c:	30c00115 	stw	r3,4(r6)
    d040:	3087883a 	add	r3,r6,r2
    d044:	18800015 	stw	r2,0(r3)
    d048:	00c07fc4 	movi	r3,511
    d04c:	18801936 	bltu	r3,r2,d0b4 <_free_r+0x10c>
    d050:	1004d0fa 	srli	r2,r2,3
    d054:	01c00044 	movi	r7,1
    d058:	21400117 	ldw	r5,4(r4)
    d05c:	10c00044 	addi	r3,r2,1
    d060:	18c7883a 	add	r3,r3,r3
    d064:	1005d0ba 	srai	r2,r2,2
    d068:	18c7883a 	add	r3,r3,r3
    d06c:	18c7883a 	add	r3,r3,r3
    d070:	1907883a 	add	r3,r3,r4
    d074:	3884983a 	sll	r2,r7,r2
    d078:	19c00017 	ldw	r7,0(r3)
    d07c:	1a3ffe04 	addi	r8,r3,-8
    d080:	1144b03a 	or	r2,r2,r5
    d084:	32000315 	stw	r8,12(r6)
    d088:	31c00215 	stw	r7,8(r6)
    d08c:	20800115 	stw	r2,4(r4)
    d090:	19800015 	stw	r6,0(r3)
    d094:	39800315 	stw	r6,12(r7)
    d098:	8809883a 	mov	r4,r17
    d09c:	dfc00217 	ldw	ra,8(sp)
    d0a0:	dc400117 	ldw	r17,4(sp)
    d0a4:	dc000017 	ldw	r16,0(sp)
    d0a8:	dec00304 	addi	sp,sp,12
    d0ac:	00140481 	jmpi	14048 <__malloc_unlock>
    d0b0:	f800283a 	ret
    d0b4:	100ad27a 	srli	r5,r2,9
    d0b8:	00c00104 	movi	r3,4
    d0bc:	19404a36 	bltu	r3,r5,d1e8 <_free_r+0x240>
    d0c0:	100ad1ba 	srli	r5,r2,6
    d0c4:	28c00e44 	addi	r3,r5,57
    d0c8:	18c7883a 	add	r3,r3,r3
    d0cc:	29400e04 	addi	r5,r5,56
    d0d0:	18c7883a 	add	r3,r3,r3
    d0d4:	18c7883a 	add	r3,r3,r3
    d0d8:	1909883a 	add	r4,r3,r4
    d0dc:	20c00017 	ldw	r3,0(r4)
    d0e0:	01c20034 	movhi	r7,2048
    d0e4:	213ffe04 	addi	r4,r4,-8
    d0e8:	39c31304 	addi	r7,r7,3148
    d0ec:	20c04426 	beq	r4,r3,d200 <_free_r+0x258>
    d0f0:	01ffff04 	movi	r7,-4
    d0f4:	19400117 	ldw	r5,4(r3)
    d0f8:	29ca703a 	and	r5,r5,r7
    d0fc:	1140022e 	bgeu	r2,r5,d108 <_free_r+0x160>
    d100:	18c00217 	ldw	r3,8(r3)
    d104:	20fffb1e 	bne	r4,r3,d0f4 <__alt_data_end+0xf000d0f4>
    d108:	19000317 	ldw	r4,12(r3)
    d10c:	31000315 	stw	r4,12(r6)
    d110:	30c00215 	stw	r3,8(r6)
    d114:	21800215 	stw	r6,8(r4)
    d118:	19800315 	stw	r6,12(r3)
    d11c:	003fde06 	br	d098 <__alt_data_end+0xf000d098>
    d120:	29c00217 	ldw	r7,8(r5)
    d124:	10c5883a 	add	r2,r2,r3
    d128:	00c20034 	movhi	r3,2048
    d12c:	18c31504 	addi	r3,r3,3156
    d130:	38c03b26 	beq	r7,r3,d220 <_free_r+0x278>
    d134:	2a000317 	ldw	r8,12(r5)
    d138:	11400054 	ori	r5,r2,1
    d13c:	3087883a 	add	r3,r6,r2
    d140:	3a000315 	stw	r8,12(r7)
    d144:	41c00215 	stw	r7,8(r8)
    d148:	31400115 	stw	r5,4(r6)
    d14c:	18800015 	stw	r2,0(r3)
    d150:	003fbd06 	br	d048 <__alt_data_end+0xf000d048>
    d154:	39c0004c 	andi	r7,r7,1
    d158:	10c5883a 	add	r2,r2,r3
    d15c:	3800071e 	bne	r7,zero,d17c <_free_r+0x1d4>
    d160:	81fffe17 	ldw	r7,-8(r16)
    d164:	31cdc83a 	sub	r6,r6,r7
    d168:	30c00317 	ldw	r3,12(r6)
    d16c:	31400217 	ldw	r5,8(r6)
    d170:	11c5883a 	add	r2,r2,r7
    d174:	28c00315 	stw	r3,12(r5)
    d178:	19400215 	stw	r5,8(r3)
    d17c:	10c00054 	ori	r3,r2,1
    d180:	30c00115 	stw	r3,4(r6)
    d184:	00c20034 	movhi	r3,2048
    d188:	18c98404 	addi	r3,r3,9744
    d18c:	18c00017 	ldw	r3,0(r3)
    d190:	21800215 	stw	r6,8(r4)
    d194:	10ffc036 	bltu	r2,r3,d098 <__alt_data_end+0xf000d098>
    d198:	00820034 	movhi	r2,2048
    d19c:	1089c304 	addi	r2,r2,9996
    d1a0:	11400017 	ldw	r5,0(r2)
    d1a4:	8809883a 	mov	r4,r17
    d1a8:	000ce840 	call	ce84 <_malloc_trim_r>
    d1ac:	003fba06 	br	d098 <__alt_data_end+0xf000d098>
    d1b0:	28c9883a 	add	r4,r5,r3
    d1b4:	21000117 	ldw	r4,4(r4)
    d1b8:	2100004c 	andi	r4,r4,1
    d1bc:	2000391e 	bne	r4,zero,d2a4 <_free_r+0x2fc>
    d1c0:	29c00217 	ldw	r7,8(r5)
    d1c4:	29000317 	ldw	r4,12(r5)
    d1c8:	1885883a 	add	r2,r3,r2
    d1cc:	10c00054 	ori	r3,r2,1
    d1d0:	39000315 	stw	r4,12(r7)
    d1d4:	21c00215 	stw	r7,8(r4)
    d1d8:	30c00115 	stw	r3,4(r6)
    d1dc:	308d883a 	add	r6,r6,r2
    d1e0:	30800015 	stw	r2,0(r6)
    d1e4:	003fac06 	br	d098 <__alt_data_end+0xf000d098>
    d1e8:	00c00504 	movi	r3,20
    d1ec:	19401536 	bltu	r3,r5,d244 <_free_r+0x29c>
    d1f0:	28c01704 	addi	r3,r5,92
    d1f4:	18c7883a 	add	r3,r3,r3
    d1f8:	294016c4 	addi	r5,r5,91
    d1fc:	003fb406 	br	d0d0 <__alt_data_end+0xf000d0d0>
    d200:	280bd0ba 	srai	r5,r5,2
    d204:	00c00044 	movi	r3,1
    d208:	38800117 	ldw	r2,4(r7)
    d20c:	194a983a 	sll	r5,r3,r5
    d210:	2007883a 	mov	r3,r4
    d214:	2884b03a 	or	r2,r5,r2
    d218:	38800115 	stw	r2,4(r7)
    d21c:	003fbb06 	br	d10c <__alt_data_end+0xf000d10c>
    d220:	21800515 	stw	r6,20(r4)
    d224:	21800415 	stw	r6,16(r4)
    d228:	10c00054 	ori	r3,r2,1
    d22c:	31c00315 	stw	r7,12(r6)
    d230:	31c00215 	stw	r7,8(r6)
    d234:	30c00115 	stw	r3,4(r6)
    d238:	308d883a 	add	r6,r6,r2
    d23c:	30800015 	stw	r2,0(r6)
    d240:	003f9506 	br	d098 <__alt_data_end+0xf000d098>
    d244:	00c01504 	movi	r3,84
    d248:	19400536 	bltu	r3,r5,d260 <_free_r+0x2b8>
    d24c:	100ad33a 	srli	r5,r2,12
    d250:	28c01bc4 	addi	r3,r5,111
    d254:	18c7883a 	add	r3,r3,r3
    d258:	29401b84 	addi	r5,r5,110
    d25c:	003f9c06 	br	d0d0 <__alt_data_end+0xf000d0d0>
    d260:	00c05504 	movi	r3,340
    d264:	19400536 	bltu	r3,r5,d27c <_free_r+0x2d4>
    d268:	100ad3fa 	srli	r5,r2,15
    d26c:	28c01e04 	addi	r3,r5,120
    d270:	18c7883a 	add	r3,r3,r3
    d274:	29401dc4 	addi	r5,r5,119
    d278:	003f9506 	br	d0d0 <__alt_data_end+0xf000d0d0>
    d27c:	00c15504 	movi	r3,1364
    d280:	19400536 	bltu	r3,r5,d298 <_free_r+0x2f0>
    d284:	100ad4ba 	srli	r5,r2,18
    d288:	28c01f44 	addi	r3,r5,125
    d28c:	18c7883a 	add	r3,r3,r3
    d290:	29401f04 	addi	r5,r5,124
    d294:	003f8e06 	br	d0d0 <__alt_data_end+0xf000d0d0>
    d298:	00c03f84 	movi	r3,254
    d29c:	01401f84 	movi	r5,126
    d2a0:	003f8b06 	br	d0d0 <__alt_data_end+0xf000d0d0>
    d2a4:	10c00054 	ori	r3,r2,1
    d2a8:	30c00115 	stw	r3,4(r6)
    d2ac:	308d883a 	add	r6,r6,r2
    d2b0:	30800015 	stw	r2,0(r6)
    d2b4:	003f7806 	br	d098 <__alt_data_end+0xf000d098>

0000d2b8 <__sfvwrite_r>:
    d2b8:	30800217 	ldw	r2,8(r6)
    d2bc:	10006726 	beq	r2,zero,d45c <__sfvwrite_r+0x1a4>
    d2c0:	28c0030b 	ldhu	r3,12(r5)
    d2c4:	defff404 	addi	sp,sp,-48
    d2c8:	dd400715 	stw	r21,28(sp)
    d2cc:	dd000615 	stw	r20,24(sp)
    d2d0:	dc000215 	stw	r16,8(sp)
    d2d4:	dfc00b15 	stw	ra,44(sp)
    d2d8:	df000a15 	stw	fp,40(sp)
    d2dc:	ddc00915 	stw	r23,36(sp)
    d2e0:	dd800815 	stw	r22,32(sp)
    d2e4:	dcc00515 	stw	r19,20(sp)
    d2e8:	dc800415 	stw	r18,16(sp)
    d2ec:	dc400315 	stw	r17,12(sp)
    d2f0:	1880020c 	andi	r2,r3,8
    d2f4:	2821883a 	mov	r16,r5
    d2f8:	202b883a 	mov	r21,r4
    d2fc:	3029883a 	mov	r20,r6
    d300:	10002726 	beq	r2,zero,d3a0 <__sfvwrite_r+0xe8>
    d304:	28800417 	ldw	r2,16(r5)
    d308:	10002526 	beq	r2,zero,d3a0 <__sfvwrite_r+0xe8>
    d30c:	1880008c 	andi	r2,r3,2
    d310:	a4400017 	ldw	r17,0(r20)
    d314:	10002a26 	beq	r2,zero,d3c0 <__sfvwrite_r+0x108>
    d318:	05a00034 	movhi	r22,32768
    d31c:	0027883a 	mov	r19,zero
    d320:	0025883a 	mov	r18,zero
    d324:	b5bf0004 	addi	r22,r22,-1024
    d328:	980d883a 	mov	r6,r19
    d32c:	a809883a 	mov	r4,r21
    d330:	90004626 	beq	r18,zero,d44c <__sfvwrite_r+0x194>
    d334:	900f883a 	mov	r7,r18
    d338:	b480022e 	bgeu	r22,r18,d344 <__sfvwrite_r+0x8c>
    d33c:	01e00034 	movhi	r7,32768
    d340:	39ff0004 	addi	r7,r7,-1024
    d344:	80800917 	ldw	r2,36(r16)
    d348:	81400717 	ldw	r5,28(r16)
    d34c:	103ee83a 	callr	r2
    d350:	0080570e 	bge	zero,r2,d4b0 <__sfvwrite_r+0x1f8>
    d354:	a0c00217 	ldw	r3,8(r20)
    d358:	98a7883a 	add	r19,r19,r2
    d35c:	90a5c83a 	sub	r18,r18,r2
    d360:	1885c83a 	sub	r2,r3,r2
    d364:	a0800215 	stw	r2,8(r20)
    d368:	103fef1e 	bne	r2,zero,d328 <__alt_data_end+0xf000d328>
    d36c:	0005883a 	mov	r2,zero
    d370:	dfc00b17 	ldw	ra,44(sp)
    d374:	df000a17 	ldw	fp,40(sp)
    d378:	ddc00917 	ldw	r23,36(sp)
    d37c:	dd800817 	ldw	r22,32(sp)
    d380:	dd400717 	ldw	r21,28(sp)
    d384:	dd000617 	ldw	r20,24(sp)
    d388:	dcc00517 	ldw	r19,20(sp)
    d38c:	dc800417 	ldw	r18,16(sp)
    d390:	dc400317 	ldw	r17,12(sp)
    d394:	dc000217 	ldw	r16,8(sp)
    d398:	dec00c04 	addi	sp,sp,48
    d39c:	f800283a 	ret
    d3a0:	800b883a 	mov	r5,r16
    d3a4:	a809883a 	mov	r4,r21
    d3a8:	000ae600 	call	ae60 <__swsetup_r>
    d3ac:	1000eb1e 	bne	r2,zero,d75c <__sfvwrite_r+0x4a4>
    d3b0:	80c0030b 	ldhu	r3,12(r16)
    d3b4:	a4400017 	ldw	r17,0(r20)
    d3b8:	1880008c 	andi	r2,r3,2
    d3bc:	103fd61e 	bne	r2,zero,d318 <__alt_data_end+0xf000d318>
    d3c0:	1880004c 	andi	r2,r3,1
    d3c4:	10003f1e 	bne	r2,zero,d4c4 <__sfvwrite_r+0x20c>
    d3c8:	0039883a 	mov	fp,zero
    d3cc:	0025883a 	mov	r18,zero
    d3d0:	90001a26 	beq	r18,zero,d43c <__sfvwrite_r+0x184>
    d3d4:	1880800c 	andi	r2,r3,512
    d3d8:	84c00217 	ldw	r19,8(r16)
    d3dc:	10002126 	beq	r2,zero,d464 <__sfvwrite_r+0x1ac>
    d3e0:	982f883a 	mov	r23,r19
    d3e4:	94c09336 	bltu	r18,r19,d634 <__sfvwrite_r+0x37c>
    d3e8:	1881200c 	andi	r2,r3,1152
    d3ec:	10009e1e 	bne	r2,zero,d668 <__sfvwrite_r+0x3b0>
    d3f0:	81000017 	ldw	r4,0(r16)
    d3f4:	b80d883a 	mov	r6,r23
    d3f8:	e00b883a 	mov	r5,fp
    d3fc:	000e4840 	call	e484 <memmove>
    d400:	80c00217 	ldw	r3,8(r16)
    d404:	81000017 	ldw	r4,0(r16)
    d408:	9005883a 	mov	r2,r18
    d40c:	1ce7c83a 	sub	r19,r3,r19
    d410:	25cf883a 	add	r7,r4,r23
    d414:	84c00215 	stw	r19,8(r16)
    d418:	81c00015 	stw	r7,0(r16)
    d41c:	a0c00217 	ldw	r3,8(r20)
    d420:	e0b9883a 	add	fp,fp,r2
    d424:	90a5c83a 	sub	r18,r18,r2
    d428:	18a7c83a 	sub	r19,r3,r2
    d42c:	a4c00215 	stw	r19,8(r20)
    d430:	983fce26 	beq	r19,zero,d36c <__alt_data_end+0xf000d36c>
    d434:	80c0030b 	ldhu	r3,12(r16)
    d438:	903fe61e 	bne	r18,zero,d3d4 <__alt_data_end+0xf000d3d4>
    d43c:	8f000017 	ldw	fp,0(r17)
    d440:	8c800117 	ldw	r18,4(r17)
    d444:	8c400204 	addi	r17,r17,8
    d448:	003fe106 	br	d3d0 <__alt_data_end+0xf000d3d0>
    d44c:	8cc00017 	ldw	r19,0(r17)
    d450:	8c800117 	ldw	r18,4(r17)
    d454:	8c400204 	addi	r17,r17,8
    d458:	003fb306 	br	d328 <__alt_data_end+0xf000d328>
    d45c:	0005883a 	mov	r2,zero
    d460:	f800283a 	ret
    d464:	81000017 	ldw	r4,0(r16)
    d468:	80800417 	ldw	r2,16(r16)
    d46c:	11005736 	bltu	r2,r4,d5cc <__sfvwrite_r+0x314>
    d470:	85c00517 	ldw	r23,20(r16)
    d474:	95c05536 	bltu	r18,r23,d5cc <__sfvwrite_r+0x314>
    d478:	00a00034 	movhi	r2,32768
    d47c:	10bfffc4 	addi	r2,r2,-1
    d480:	9009883a 	mov	r4,r18
    d484:	1480012e 	bgeu	r2,r18,d48c <__sfvwrite_r+0x1d4>
    d488:	1009883a 	mov	r4,r2
    d48c:	b80b883a 	mov	r5,r23
    d490:	00084f80 	call	84f8 <__divsi3>
    d494:	15cf383a 	mul	r7,r2,r23
    d498:	81400717 	ldw	r5,28(r16)
    d49c:	80800917 	ldw	r2,36(r16)
    d4a0:	e00d883a 	mov	r6,fp
    d4a4:	a809883a 	mov	r4,r21
    d4a8:	103ee83a 	callr	r2
    d4ac:	00bfdb16 	blt	zero,r2,d41c <__alt_data_end+0xf000d41c>
    d4b0:	8080030b 	ldhu	r2,12(r16)
    d4b4:	10801014 	ori	r2,r2,64
    d4b8:	8080030d 	sth	r2,12(r16)
    d4bc:	00bfffc4 	movi	r2,-1
    d4c0:	003fab06 	br	d370 <__alt_data_end+0xf000d370>
    d4c4:	0027883a 	mov	r19,zero
    d4c8:	0011883a 	mov	r8,zero
    d4cc:	0039883a 	mov	fp,zero
    d4d0:	0025883a 	mov	r18,zero
    d4d4:	90001f26 	beq	r18,zero,d554 <__sfvwrite_r+0x29c>
    d4d8:	40005a26 	beq	r8,zero,d644 <__sfvwrite_r+0x38c>
    d4dc:	982d883a 	mov	r22,r19
    d4e0:	94c0012e 	bgeu	r18,r19,d4e8 <__sfvwrite_r+0x230>
    d4e4:	902d883a 	mov	r22,r18
    d4e8:	81000017 	ldw	r4,0(r16)
    d4ec:	80800417 	ldw	r2,16(r16)
    d4f0:	b02f883a 	mov	r23,r22
    d4f4:	81c00517 	ldw	r7,20(r16)
    d4f8:	1100032e 	bgeu	r2,r4,d508 <__sfvwrite_r+0x250>
    d4fc:	80c00217 	ldw	r3,8(r16)
    d500:	38c7883a 	add	r3,r7,r3
    d504:	1d801816 	blt	r3,r22,d568 <__sfvwrite_r+0x2b0>
    d508:	b1c03e16 	blt	r22,r7,d604 <__sfvwrite_r+0x34c>
    d50c:	80800917 	ldw	r2,36(r16)
    d510:	81400717 	ldw	r5,28(r16)
    d514:	e00d883a 	mov	r6,fp
    d518:	da000115 	stw	r8,4(sp)
    d51c:	a809883a 	mov	r4,r21
    d520:	103ee83a 	callr	r2
    d524:	102f883a 	mov	r23,r2
    d528:	da000117 	ldw	r8,4(sp)
    d52c:	00bfe00e 	bge	zero,r2,d4b0 <__alt_data_end+0xf000d4b0>
    d530:	9de7c83a 	sub	r19,r19,r23
    d534:	98001f26 	beq	r19,zero,d5b4 <__sfvwrite_r+0x2fc>
    d538:	a0800217 	ldw	r2,8(r20)
    d53c:	e5f9883a 	add	fp,fp,r23
    d540:	95e5c83a 	sub	r18,r18,r23
    d544:	15efc83a 	sub	r23,r2,r23
    d548:	a5c00215 	stw	r23,8(r20)
    d54c:	b83f8726 	beq	r23,zero,d36c <__alt_data_end+0xf000d36c>
    d550:	903fe11e 	bne	r18,zero,d4d8 <__alt_data_end+0xf000d4d8>
    d554:	8f000017 	ldw	fp,0(r17)
    d558:	8c800117 	ldw	r18,4(r17)
    d55c:	0011883a 	mov	r8,zero
    d560:	8c400204 	addi	r17,r17,8
    d564:	003fdb06 	br	d4d4 <__alt_data_end+0xf000d4d4>
    d568:	180d883a 	mov	r6,r3
    d56c:	e00b883a 	mov	r5,fp
    d570:	da000115 	stw	r8,4(sp)
    d574:	d8c00015 	stw	r3,0(sp)
    d578:	000e4840 	call	e484 <memmove>
    d57c:	d8c00017 	ldw	r3,0(sp)
    d580:	80800017 	ldw	r2,0(r16)
    d584:	800b883a 	mov	r5,r16
    d588:	a809883a 	mov	r4,r21
    d58c:	10c5883a 	add	r2,r2,r3
    d590:	80800015 	stw	r2,0(r16)
    d594:	d8c00015 	stw	r3,0(sp)
    d598:	000ca580 	call	ca58 <_fflush_r>
    d59c:	d8c00017 	ldw	r3,0(sp)
    d5a0:	da000117 	ldw	r8,4(sp)
    d5a4:	103fc21e 	bne	r2,zero,d4b0 <__alt_data_end+0xf000d4b0>
    d5a8:	182f883a 	mov	r23,r3
    d5ac:	9de7c83a 	sub	r19,r19,r23
    d5b0:	983fe11e 	bne	r19,zero,d538 <__alt_data_end+0xf000d538>
    d5b4:	800b883a 	mov	r5,r16
    d5b8:	a809883a 	mov	r4,r21
    d5bc:	000ca580 	call	ca58 <_fflush_r>
    d5c0:	103fbb1e 	bne	r2,zero,d4b0 <__alt_data_end+0xf000d4b0>
    d5c4:	0011883a 	mov	r8,zero
    d5c8:	003fdb06 	br	d538 <__alt_data_end+0xf000d538>
    d5cc:	94c0012e 	bgeu	r18,r19,d5d4 <__sfvwrite_r+0x31c>
    d5d0:	9027883a 	mov	r19,r18
    d5d4:	980d883a 	mov	r6,r19
    d5d8:	e00b883a 	mov	r5,fp
    d5dc:	000e4840 	call	e484 <memmove>
    d5e0:	80800217 	ldw	r2,8(r16)
    d5e4:	80c00017 	ldw	r3,0(r16)
    d5e8:	14c5c83a 	sub	r2,r2,r19
    d5ec:	1cc7883a 	add	r3,r3,r19
    d5f0:	80800215 	stw	r2,8(r16)
    d5f4:	80c00015 	stw	r3,0(r16)
    d5f8:	10004326 	beq	r2,zero,d708 <__sfvwrite_r+0x450>
    d5fc:	9805883a 	mov	r2,r19
    d600:	003f8606 	br	d41c <__alt_data_end+0xf000d41c>
    d604:	b00d883a 	mov	r6,r22
    d608:	e00b883a 	mov	r5,fp
    d60c:	da000115 	stw	r8,4(sp)
    d610:	000e4840 	call	e484 <memmove>
    d614:	80800217 	ldw	r2,8(r16)
    d618:	80c00017 	ldw	r3,0(r16)
    d61c:	da000117 	ldw	r8,4(sp)
    d620:	1585c83a 	sub	r2,r2,r22
    d624:	1dad883a 	add	r22,r3,r22
    d628:	80800215 	stw	r2,8(r16)
    d62c:	85800015 	stw	r22,0(r16)
    d630:	003fbf06 	br	d530 <__alt_data_end+0xf000d530>
    d634:	81000017 	ldw	r4,0(r16)
    d638:	9027883a 	mov	r19,r18
    d63c:	902f883a 	mov	r23,r18
    d640:	003f6c06 	br	d3f4 <__alt_data_end+0xf000d3f4>
    d644:	900d883a 	mov	r6,r18
    d648:	01400284 	movi	r5,10
    d64c:	e009883a 	mov	r4,fp
    d650:	000e3a00 	call	e3a0 <memchr>
    d654:	10003e26 	beq	r2,zero,d750 <__sfvwrite_r+0x498>
    d658:	10800044 	addi	r2,r2,1
    d65c:	1727c83a 	sub	r19,r2,fp
    d660:	02000044 	movi	r8,1
    d664:	003f9d06 	br	d4dc <__alt_data_end+0xf000d4dc>
    d668:	80800517 	ldw	r2,20(r16)
    d66c:	81400417 	ldw	r5,16(r16)
    d670:	81c00017 	ldw	r7,0(r16)
    d674:	10a7883a 	add	r19,r2,r2
    d678:	9885883a 	add	r2,r19,r2
    d67c:	1026d7fa 	srli	r19,r2,31
    d680:	396dc83a 	sub	r22,r7,r5
    d684:	b1000044 	addi	r4,r22,1
    d688:	9885883a 	add	r2,r19,r2
    d68c:	1027d07a 	srai	r19,r2,1
    d690:	2485883a 	add	r2,r4,r18
    d694:	980d883a 	mov	r6,r19
    d698:	9880022e 	bgeu	r19,r2,d6a4 <__sfvwrite_r+0x3ec>
    d69c:	1027883a 	mov	r19,r2
    d6a0:	100d883a 	mov	r6,r2
    d6a4:	18c1000c 	andi	r3,r3,1024
    d6a8:	18001c26 	beq	r3,zero,d71c <__sfvwrite_r+0x464>
    d6ac:	300b883a 	mov	r5,r6
    d6b0:	a809883a 	mov	r4,r21
    d6b4:	000db940 	call	db94 <_malloc_r>
    d6b8:	102f883a 	mov	r23,r2
    d6bc:	10002926 	beq	r2,zero,d764 <__sfvwrite_r+0x4ac>
    d6c0:	81400417 	ldw	r5,16(r16)
    d6c4:	b00d883a 	mov	r6,r22
    d6c8:	1009883a 	mov	r4,r2
    d6cc:	00087280 	call	8728 <memcpy>
    d6d0:	8080030b 	ldhu	r2,12(r16)
    d6d4:	00fedfc4 	movi	r3,-1153
    d6d8:	10c4703a 	and	r2,r2,r3
    d6dc:	10802014 	ori	r2,r2,128
    d6e0:	8080030d 	sth	r2,12(r16)
    d6e4:	bd89883a 	add	r4,r23,r22
    d6e8:	9d8fc83a 	sub	r7,r19,r22
    d6ec:	85c00415 	stw	r23,16(r16)
    d6f0:	84c00515 	stw	r19,20(r16)
    d6f4:	81000015 	stw	r4,0(r16)
    d6f8:	9027883a 	mov	r19,r18
    d6fc:	81c00215 	stw	r7,8(r16)
    d700:	902f883a 	mov	r23,r18
    d704:	003f3b06 	br	d3f4 <__alt_data_end+0xf000d3f4>
    d708:	800b883a 	mov	r5,r16
    d70c:	a809883a 	mov	r4,r21
    d710:	000ca580 	call	ca58 <_fflush_r>
    d714:	103fb926 	beq	r2,zero,d5fc <__alt_data_end+0xf000d5fc>
    d718:	003f6506 	br	d4b0 <__alt_data_end+0xf000d4b0>
    d71c:	a809883a 	mov	r4,r21
    d720:	000f7440 	call	f744 <_realloc_r>
    d724:	102f883a 	mov	r23,r2
    d728:	103fee1e 	bne	r2,zero,d6e4 <__alt_data_end+0xf000d6e4>
    d72c:	81400417 	ldw	r5,16(r16)
    d730:	a809883a 	mov	r4,r21
    d734:	000cfa80 	call	cfa8 <_free_r>
    d738:	8080030b 	ldhu	r2,12(r16)
    d73c:	00ffdfc4 	movi	r3,-129
    d740:	1884703a 	and	r2,r3,r2
    d744:	00c00304 	movi	r3,12
    d748:	a8c00015 	stw	r3,0(r21)
    d74c:	003f5906 	br	d4b4 <__alt_data_end+0xf000d4b4>
    d750:	94c00044 	addi	r19,r18,1
    d754:	02000044 	movi	r8,1
    d758:	003f6006 	br	d4dc <__alt_data_end+0xf000d4dc>
    d75c:	00bfffc4 	movi	r2,-1
    d760:	003f0306 	br	d370 <__alt_data_end+0xf000d370>
    d764:	00800304 	movi	r2,12
    d768:	a8800015 	stw	r2,0(r21)
    d76c:	8080030b 	ldhu	r2,12(r16)
    d770:	003f5006 	br	d4b4 <__alt_data_end+0xf000d4b4>

0000d774 <_fwalk>:
    d774:	defff704 	addi	sp,sp,-36
    d778:	dd000415 	stw	r20,16(sp)
    d77c:	dfc00815 	stw	ra,32(sp)
    d780:	ddc00715 	stw	r23,28(sp)
    d784:	dd800615 	stw	r22,24(sp)
    d788:	dd400515 	stw	r21,20(sp)
    d78c:	dcc00315 	stw	r19,12(sp)
    d790:	dc800215 	stw	r18,8(sp)
    d794:	dc400115 	stw	r17,4(sp)
    d798:	dc000015 	stw	r16,0(sp)
    d79c:	2500b804 	addi	r20,r4,736
    d7a0:	a0002326 	beq	r20,zero,d830 <_fwalk+0xbc>
    d7a4:	282b883a 	mov	r21,r5
    d7a8:	002f883a 	mov	r23,zero
    d7ac:	05800044 	movi	r22,1
    d7b0:	04ffffc4 	movi	r19,-1
    d7b4:	a4400117 	ldw	r17,4(r20)
    d7b8:	a4800217 	ldw	r18,8(r20)
    d7bc:	8c7fffc4 	addi	r17,r17,-1
    d7c0:	88000d16 	blt	r17,zero,d7f8 <_fwalk+0x84>
    d7c4:	94000304 	addi	r16,r18,12
    d7c8:	94800384 	addi	r18,r18,14
    d7cc:	8080000b 	ldhu	r2,0(r16)
    d7d0:	8c7fffc4 	addi	r17,r17,-1
    d7d4:	813ffd04 	addi	r4,r16,-12
    d7d8:	b080042e 	bgeu	r22,r2,d7ec <_fwalk+0x78>
    d7dc:	9080000f 	ldh	r2,0(r18)
    d7e0:	14c00226 	beq	r2,r19,d7ec <_fwalk+0x78>
    d7e4:	a83ee83a 	callr	r21
    d7e8:	b8aeb03a 	or	r23,r23,r2
    d7ec:	84001a04 	addi	r16,r16,104
    d7f0:	94801a04 	addi	r18,r18,104
    d7f4:	8cfff51e 	bne	r17,r19,d7cc <__alt_data_end+0xf000d7cc>
    d7f8:	a5000017 	ldw	r20,0(r20)
    d7fc:	a03fed1e 	bne	r20,zero,d7b4 <__alt_data_end+0xf000d7b4>
    d800:	b805883a 	mov	r2,r23
    d804:	dfc00817 	ldw	ra,32(sp)
    d808:	ddc00717 	ldw	r23,28(sp)
    d80c:	dd800617 	ldw	r22,24(sp)
    d810:	dd400517 	ldw	r21,20(sp)
    d814:	dd000417 	ldw	r20,16(sp)
    d818:	dcc00317 	ldw	r19,12(sp)
    d81c:	dc800217 	ldw	r18,8(sp)
    d820:	dc400117 	ldw	r17,4(sp)
    d824:	dc000017 	ldw	r16,0(sp)
    d828:	dec00904 	addi	sp,sp,36
    d82c:	f800283a 	ret
    d830:	002f883a 	mov	r23,zero
    d834:	003ff206 	br	d800 <__alt_data_end+0xf000d800>

0000d838 <_fwalk_reent>:
    d838:	defff704 	addi	sp,sp,-36
    d83c:	dd000415 	stw	r20,16(sp)
    d840:	dfc00815 	stw	ra,32(sp)
    d844:	ddc00715 	stw	r23,28(sp)
    d848:	dd800615 	stw	r22,24(sp)
    d84c:	dd400515 	stw	r21,20(sp)
    d850:	dcc00315 	stw	r19,12(sp)
    d854:	dc800215 	stw	r18,8(sp)
    d858:	dc400115 	stw	r17,4(sp)
    d85c:	dc000015 	stw	r16,0(sp)
    d860:	2500b804 	addi	r20,r4,736
    d864:	a0002326 	beq	r20,zero,d8f4 <_fwalk_reent+0xbc>
    d868:	282b883a 	mov	r21,r5
    d86c:	2027883a 	mov	r19,r4
    d870:	002f883a 	mov	r23,zero
    d874:	05800044 	movi	r22,1
    d878:	04bfffc4 	movi	r18,-1
    d87c:	a4400117 	ldw	r17,4(r20)
    d880:	a4000217 	ldw	r16,8(r20)
    d884:	8c7fffc4 	addi	r17,r17,-1
    d888:	88000c16 	blt	r17,zero,d8bc <_fwalk_reent+0x84>
    d88c:	84000304 	addi	r16,r16,12
    d890:	8080000b 	ldhu	r2,0(r16)
    d894:	8c7fffc4 	addi	r17,r17,-1
    d898:	817ffd04 	addi	r5,r16,-12
    d89c:	b080052e 	bgeu	r22,r2,d8b4 <_fwalk_reent+0x7c>
    d8a0:	8080008f 	ldh	r2,2(r16)
    d8a4:	9809883a 	mov	r4,r19
    d8a8:	14800226 	beq	r2,r18,d8b4 <_fwalk_reent+0x7c>
    d8ac:	a83ee83a 	callr	r21
    d8b0:	b8aeb03a 	or	r23,r23,r2
    d8b4:	84001a04 	addi	r16,r16,104
    d8b8:	8cbff51e 	bne	r17,r18,d890 <__alt_data_end+0xf000d890>
    d8bc:	a5000017 	ldw	r20,0(r20)
    d8c0:	a03fee1e 	bne	r20,zero,d87c <__alt_data_end+0xf000d87c>
    d8c4:	b805883a 	mov	r2,r23
    d8c8:	dfc00817 	ldw	ra,32(sp)
    d8cc:	ddc00717 	ldw	r23,28(sp)
    d8d0:	dd800617 	ldw	r22,24(sp)
    d8d4:	dd400517 	ldw	r21,20(sp)
    d8d8:	dd000417 	ldw	r20,16(sp)
    d8dc:	dcc00317 	ldw	r19,12(sp)
    d8e0:	dc800217 	ldw	r18,8(sp)
    d8e4:	dc400117 	ldw	r17,4(sp)
    d8e8:	dc000017 	ldw	r16,0(sp)
    d8ec:	dec00904 	addi	sp,sp,36
    d8f0:	f800283a 	ret
    d8f4:	002f883a 	mov	r23,zero
    d8f8:	003ff206 	br	d8c4 <__alt_data_end+0xf000d8c4>

0000d8fc <_setlocale_r>:
    d8fc:	30001b26 	beq	r6,zero,d96c <_setlocale_r+0x70>
    d900:	01420034 	movhi	r5,2048
    d904:	defffe04 	addi	sp,sp,-8
    d908:	2940be04 	addi	r5,r5,760
    d90c:	3009883a 	mov	r4,r6
    d910:	dc000015 	stw	r16,0(sp)
    d914:	dfc00115 	stw	ra,4(sp)
    d918:	3021883a 	mov	r16,r6
    d91c:	000feac0 	call	feac <strcmp>
    d920:	1000061e 	bne	r2,zero,d93c <_setlocale_r+0x40>
    d924:	00820034 	movhi	r2,2048
    d928:	1080bd04 	addi	r2,r2,756
    d92c:	dfc00117 	ldw	ra,4(sp)
    d930:	dc000017 	ldw	r16,0(sp)
    d934:	dec00204 	addi	sp,sp,8
    d938:	f800283a 	ret
    d93c:	01420034 	movhi	r5,2048
    d940:	2940bd04 	addi	r5,r5,756
    d944:	8009883a 	mov	r4,r16
    d948:	000feac0 	call	feac <strcmp>
    d94c:	103ff526 	beq	r2,zero,d924 <__alt_data_end+0xf000d924>
    d950:	01420034 	movhi	r5,2048
    d954:	2940a804 	addi	r5,r5,672
    d958:	8009883a 	mov	r4,r16
    d95c:	000feac0 	call	feac <strcmp>
    d960:	103ff026 	beq	r2,zero,d924 <__alt_data_end+0xf000d924>
    d964:	0005883a 	mov	r2,zero
    d968:	003ff006 	br	d92c <__alt_data_end+0xf000d92c>
    d96c:	00820034 	movhi	r2,2048
    d970:	1080bd04 	addi	r2,r2,756
    d974:	f800283a 	ret

0000d978 <__locale_charset>:
    d978:	00820034 	movhi	r2,2048
    d97c:	1082fd04 	addi	r2,r2,3060
    d980:	f800283a 	ret

0000d984 <__locale_mb_cur_max>:
    d984:	00820034 	movhi	r2,2048
    d988:	10898204 	addi	r2,r2,9736
    d98c:	10800017 	ldw	r2,0(r2)
    d990:	f800283a 	ret

0000d994 <__locale_msgcharset>:
    d994:	00820034 	movhi	r2,2048
    d998:	1082f504 	addi	r2,r2,3028
    d99c:	f800283a 	ret

0000d9a0 <__locale_cjk_lang>:
    d9a0:	0005883a 	mov	r2,zero
    d9a4:	f800283a 	ret

0000d9a8 <_localeconv_r>:
    d9a8:	00820034 	movhi	r2,2048
    d9ac:	10830504 	addi	r2,r2,3092
    d9b0:	f800283a 	ret

0000d9b4 <setlocale>:
    d9b4:	00820034 	movhi	r2,2048
    d9b8:	10898104 	addi	r2,r2,9732
    d9bc:	280d883a 	mov	r6,r5
    d9c0:	200b883a 	mov	r5,r4
    d9c4:	11000017 	ldw	r4,0(r2)
    d9c8:	000d8fc1 	jmpi	d8fc <_setlocale_r>

0000d9cc <localeconv>:
    d9cc:	00820034 	movhi	r2,2048
    d9d0:	10830504 	addi	r2,r2,3092
    d9d4:	f800283a 	ret

0000d9d8 <__smakebuf_r>:
    d9d8:	2880030b 	ldhu	r2,12(r5)
    d9dc:	10c0008c 	andi	r3,r2,2
    d9e0:	1800411e 	bne	r3,zero,dae8 <__smakebuf_r+0x110>
    d9e4:	deffec04 	addi	sp,sp,-80
    d9e8:	dc000f15 	stw	r16,60(sp)
    d9ec:	2821883a 	mov	r16,r5
    d9f0:	2940038f 	ldh	r5,14(r5)
    d9f4:	dc401015 	stw	r17,64(sp)
    d9f8:	dfc01315 	stw	ra,76(sp)
    d9fc:	dcc01215 	stw	r19,72(sp)
    da00:	dc801115 	stw	r18,68(sp)
    da04:	2023883a 	mov	r17,r4
    da08:	28001c16 	blt	r5,zero,da7c <__smakebuf_r+0xa4>
    da0c:	d80d883a 	mov	r6,sp
    da10:	0011bac0 	call	11bac <_fstat_r>
    da14:	10001816 	blt	r2,zero,da78 <__smakebuf_r+0xa0>
    da18:	d8800117 	ldw	r2,4(sp)
    da1c:	00e00014 	movui	r3,32768
    da20:	10bc000c 	andi	r2,r2,61440
    da24:	14c80020 	cmpeqi	r19,r2,8192
    da28:	10c03726 	beq	r2,r3,db08 <__smakebuf_r+0x130>
    da2c:	80c0030b 	ldhu	r3,12(r16)
    da30:	18c20014 	ori	r3,r3,2048
    da34:	80c0030d 	sth	r3,12(r16)
    da38:	00c80004 	movi	r3,8192
    da3c:	10c0521e 	bne	r2,r3,db88 <__smakebuf_r+0x1b0>
    da40:	8140038f 	ldh	r5,14(r16)
    da44:	8809883a 	mov	r4,r17
    da48:	0011c080 	call	11c08 <_isatty_r>
    da4c:	10004c26 	beq	r2,zero,db80 <__smakebuf_r+0x1a8>
    da50:	8080030b 	ldhu	r2,12(r16)
    da54:	80c010c4 	addi	r3,r16,67
    da58:	80c00015 	stw	r3,0(r16)
    da5c:	10800054 	ori	r2,r2,1
    da60:	8080030d 	sth	r2,12(r16)
    da64:	00800044 	movi	r2,1
    da68:	80c00415 	stw	r3,16(r16)
    da6c:	80800515 	stw	r2,20(r16)
    da70:	04810004 	movi	r18,1024
    da74:	00000706 	br	da94 <__smakebuf_r+0xbc>
    da78:	8080030b 	ldhu	r2,12(r16)
    da7c:	10c0200c 	andi	r3,r2,128
    da80:	18001f1e 	bne	r3,zero,db00 <__smakebuf_r+0x128>
    da84:	04810004 	movi	r18,1024
    da88:	10820014 	ori	r2,r2,2048
    da8c:	8080030d 	sth	r2,12(r16)
    da90:	0027883a 	mov	r19,zero
    da94:	900b883a 	mov	r5,r18
    da98:	8809883a 	mov	r4,r17
    da9c:	000db940 	call	db94 <_malloc_r>
    daa0:	10002c26 	beq	r2,zero,db54 <__smakebuf_r+0x17c>
    daa4:	80c0030b 	ldhu	r3,12(r16)
    daa8:	01000074 	movhi	r4,1
    daac:	2132bb04 	addi	r4,r4,-13588
    dab0:	89000f15 	stw	r4,60(r17)
    dab4:	18c02014 	ori	r3,r3,128
    dab8:	80c0030d 	sth	r3,12(r16)
    dabc:	80800015 	stw	r2,0(r16)
    dac0:	80800415 	stw	r2,16(r16)
    dac4:	84800515 	stw	r18,20(r16)
    dac8:	98001a1e 	bne	r19,zero,db34 <__smakebuf_r+0x15c>
    dacc:	dfc01317 	ldw	ra,76(sp)
    dad0:	dcc01217 	ldw	r19,72(sp)
    dad4:	dc801117 	ldw	r18,68(sp)
    dad8:	dc401017 	ldw	r17,64(sp)
    dadc:	dc000f17 	ldw	r16,60(sp)
    dae0:	dec01404 	addi	sp,sp,80
    dae4:	f800283a 	ret
    dae8:	288010c4 	addi	r2,r5,67
    daec:	28800015 	stw	r2,0(r5)
    daf0:	28800415 	stw	r2,16(r5)
    daf4:	00800044 	movi	r2,1
    daf8:	28800515 	stw	r2,20(r5)
    dafc:	f800283a 	ret
    db00:	04801004 	movi	r18,64
    db04:	003fe006 	br	da88 <__alt_data_end+0xf000da88>
    db08:	81000a17 	ldw	r4,40(r16)
    db0c:	00c00074 	movhi	r3,1
    db10:	18ff9204 	addi	r3,r3,-440
    db14:	20ffc51e 	bne	r4,r3,da2c <__alt_data_end+0xf000da2c>
    db18:	8080030b 	ldhu	r2,12(r16)
    db1c:	04810004 	movi	r18,1024
    db20:	84801315 	stw	r18,76(r16)
    db24:	1484b03a 	or	r2,r2,r18
    db28:	8080030d 	sth	r2,12(r16)
    db2c:	0027883a 	mov	r19,zero
    db30:	003fd806 	br	da94 <__alt_data_end+0xf000da94>
    db34:	8140038f 	ldh	r5,14(r16)
    db38:	8809883a 	mov	r4,r17
    db3c:	0011c080 	call	11c08 <_isatty_r>
    db40:	103fe226 	beq	r2,zero,dacc <__alt_data_end+0xf000dacc>
    db44:	8080030b 	ldhu	r2,12(r16)
    db48:	10800054 	ori	r2,r2,1
    db4c:	8080030d 	sth	r2,12(r16)
    db50:	003fde06 	br	dacc <__alt_data_end+0xf000dacc>
    db54:	8080030b 	ldhu	r2,12(r16)
    db58:	10c0800c 	andi	r3,r2,512
    db5c:	183fdb1e 	bne	r3,zero,dacc <__alt_data_end+0xf000dacc>
    db60:	10800094 	ori	r2,r2,2
    db64:	80c010c4 	addi	r3,r16,67
    db68:	8080030d 	sth	r2,12(r16)
    db6c:	00800044 	movi	r2,1
    db70:	80c00015 	stw	r3,0(r16)
    db74:	80c00415 	stw	r3,16(r16)
    db78:	80800515 	stw	r2,20(r16)
    db7c:	003fd306 	br	dacc <__alt_data_end+0xf000dacc>
    db80:	04810004 	movi	r18,1024
    db84:	003fc306 	br	da94 <__alt_data_end+0xf000da94>
    db88:	0027883a 	mov	r19,zero
    db8c:	04810004 	movi	r18,1024
    db90:	003fc006 	br	da94 <__alt_data_end+0xf000da94>

0000db94 <_malloc_r>:
    db94:	defff504 	addi	sp,sp,-44
    db98:	dc800315 	stw	r18,12(sp)
    db9c:	dfc00a15 	stw	ra,40(sp)
    dba0:	df000915 	stw	fp,36(sp)
    dba4:	ddc00815 	stw	r23,32(sp)
    dba8:	dd800715 	stw	r22,28(sp)
    dbac:	dd400615 	stw	r21,24(sp)
    dbb0:	dd000515 	stw	r20,20(sp)
    dbb4:	dcc00415 	stw	r19,16(sp)
    dbb8:	dc400215 	stw	r17,8(sp)
    dbbc:	dc000115 	stw	r16,4(sp)
    dbc0:	288002c4 	addi	r2,r5,11
    dbc4:	00c00584 	movi	r3,22
    dbc8:	2025883a 	mov	r18,r4
    dbcc:	18807f2e 	bgeu	r3,r2,ddcc <_malloc_r+0x238>
    dbd0:	047ffe04 	movi	r17,-8
    dbd4:	1462703a 	and	r17,r2,r17
    dbd8:	8800a316 	blt	r17,zero,de68 <_malloc_r+0x2d4>
    dbdc:	8940a236 	bltu	r17,r5,de68 <_malloc_r+0x2d4>
    dbe0:	00140240 	call	14024 <__malloc_lock>
    dbe4:	00807dc4 	movi	r2,503
    dbe8:	1441e92e 	bgeu	r2,r17,e390 <_malloc_r+0x7fc>
    dbec:	8804d27a 	srli	r2,r17,9
    dbf0:	1000a126 	beq	r2,zero,de78 <_malloc_r+0x2e4>
    dbf4:	00c00104 	movi	r3,4
    dbf8:	18811e36 	bltu	r3,r2,e074 <_malloc_r+0x4e0>
    dbfc:	8804d1ba 	srli	r2,r17,6
    dc00:	12000e44 	addi	r8,r2,57
    dc04:	11c00e04 	addi	r7,r2,56
    dc08:	4209883a 	add	r4,r8,r8
    dc0c:	04c20034 	movhi	r19,2048
    dc10:	2109883a 	add	r4,r4,r4
    dc14:	9cc31304 	addi	r19,r19,3148
    dc18:	2109883a 	add	r4,r4,r4
    dc1c:	9909883a 	add	r4,r19,r4
    dc20:	24000117 	ldw	r16,4(r4)
    dc24:	213ffe04 	addi	r4,r4,-8
    dc28:	24009726 	beq	r4,r16,de88 <_malloc_r+0x2f4>
    dc2c:	80800117 	ldw	r2,4(r16)
    dc30:	01bfff04 	movi	r6,-4
    dc34:	014003c4 	movi	r5,15
    dc38:	1184703a 	and	r2,r2,r6
    dc3c:	1447c83a 	sub	r3,r2,r17
    dc40:	28c00716 	blt	r5,r3,dc60 <_malloc_r+0xcc>
    dc44:	1800920e 	bge	r3,zero,de90 <_malloc_r+0x2fc>
    dc48:	84000317 	ldw	r16,12(r16)
    dc4c:	24008e26 	beq	r4,r16,de88 <_malloc_r+0x2f4>
    dc50:	80800117 	ldw	r2,4(r16)
    dc54:	1184703a 	and	r2,r2,r6
    dc58:	1447c83a 	sub	r3,r2,r17
    dc5c:	28fff90e 	bge	r5,r3,dc44 <__alt_data_end+0xf000dc44>
    dc60:	3809883a 	mov	r4,r7
    dc64:	01820034 	movhi	r6,2048
    dc68:	9c000417 	ldw	r16,16(r19)
    dc6c:	31831304 	addi	r6,r6,3148
    dc70:	32000204 	addi	r8,r6,8
    dc74:	82013426 	beq	r16,r8,e148 <_malloc_r+0x5b4>
    dc78:	80c00117 	ldw	r3,4(r16)
    dc7c:	00bfff04 	movi	r2,-4
    dc80:	188e703a 	and	r7,r3,r2
    dc84:	3c45c83a 	sub	r2,r7,r17
    dc88:	00c003c4 	movi	r3,15
    dc8c:	18811f16 	blt	r3,r2,e10c <_malloc_r+0x578>
    dc90:	32000515 	stw	r8,20(r6)
    dc94:	32000415 	stw	r8,16(r6)
    dc98:	10007f0e 	bge	r2,zero,de98 <_malloc_r+0x304>
    dc9c:	00807fc4 	movi	r2,511
    dca0:	11c0fd36 	bltu	r2,r7,e098 <_malloc_r+0x504>
    dca4:	3806d0fa 	srli	r3,r7,3
    dca8:	01c00044 	movi	r7,1
    dcac:	30800117 	ldw	r2,4(r6)
    dcb0:	19400044 	addi	r5,r3,1
    dcb4:	294b883a 	add	r5,r5,r5
    dcb8:	1807d0ba 	srai	r3,r3,2
    dcbc:	294b883a 	add	r5,r5,r5
    dcc0:	294b883a 	add	r5,r5,r5
    dcc4:	298b883a 	add	r5,r5,r6
    dcc8:	38c6983a 	sll	r3,r7,r3
    dccc:	29c00017 	ldw	r7,0(r5)
    dcd0:	2a7ffe04 	addi	r9,r5,-8
    dcd4:	1886b03a 	or	r3,r3,r2
    dcd8:	82400315 	stw	r9,12(r16)
    dcdc:	81c00215 	stw	r7,8(r16)
    dce0:	30c00115 	stw	r3,4(r6)
    dce4:	2c000015 	stw	r16,0(r5)
    dce8:	3c000315 	stw	r16,12(r7)
    dcec:	2005d0ba 	srai	r2,r4,2
    dcf0:	01400044 	movi	r5,1
    dcf4:	288a983a 	sll	r5,r5,r2
    dcf8:	19406f36 	bltu	r3,r5,deb8 <_malloc_r+0x324>
    dcfc:	28c4703a 	and	r2,r5,r3
    dd00:	10000a1e 	bne	r2,zero,dd2c <_malloc_r+0x198>
    dd04:	00bfff04 	movi	r2,-4
    dd08:	294b883a 	add	r5,r5,r5
    dd0c:	2088703a 	and	r4,r4,r2
    dd10:	28c4703a 	and	r2,r5,r3
    dd14:	21000104 	addi	r4,r4,4
    dd18:	1000041e 	bne	r2,zero,dd2c <_malloc_r+0x198>
    dd1c:	294b883a 	add	r5,r5,r5
    dd20:	28c4703a 	and	r2,r5,r3
    dd24:	21000104 	addi	r4,r4,4
    dd28:	103ffc26 	beq	r2,zero,dd1c <__alt_data_end+0xf000dd1c>
    dd2c:	02bfff04 	movi	r10,-4
    dd30:	024003c4 	movi	r9,15
    dd34:	21800044 	addi	r6,r4,1
    dd38:	318d883a 	add	r6,r6,r6
    dd3c:	318d883a 	add	r6,r6,r6
    dd40:	318d883a 	add	r6,r6,r6
    dd44:	998d883a 	add	r6,r19,r6
    dd48:	333ffe04 	addi	r12,r6,-8
    dd4c:	2017883a 	mov	r11,r4
    dd50:	31800104 	addi	r6,r6,4
    dd54:	34000017 	ldw	r16,0(r6)
    dd58:	31fffd04 	addi	r7,r6,-12
    dd5c:	81c0041e 	bne	r16,r7,dd70 <_malloc_r+0x1dc>
    dd60:	0000fb06 	br	e150 <_malloc_r+0x5bc>
    dd64:	1801030e 	bge	r3,zero,e174 <_malloc_r+0x5e0>
    dd68:	84000317 	ldw	r16,12(r16)
    dd6c:	81c0f826 	beq	r16,r7,e150 <_malloc_r+0x5bc>
    dd70:	80800117 	ldw	r2,4(r16)
    dd74:	1284703a 	and	r2,r2,r10
    dd78:	1447c83a 	sub	r3,r2,r17
    dd7c:	48fff90e 	bge	r9,r3,dd64 <__alt_data_end+0xf000dd64>
    dd80:	80800317 	ldw	r2,12(r16)
    dd84:	81000217 	ldw	r4,8(r16)
    dd88:	89400054 	ori	r5,r17,1
    dd8c:	81400115 	stw	r5,4(r16)
    dd90:	20800315 	stw	r2,12(r4)
    dd94:	11000215 	stw	r4,8(r2)
    dd98:	8463883a 	add	r17,r16,r17
    dd9c:	9c400515 	stw	r17,20(r19)
    dda0:	9c400415 	stw	r17,16(r19)
    dda4:	18800054 	ori	r2,r3,1
    dda8:	88800115 	stw	r2,4(r17)
    ddac:	8a000315 	stw	r8,12(r17)
    ddb0:	8a000215 	stw	r8,8(r17)
    ddb4:	88e3883a 	add	r17,r17,r3
    ddb8:	88c00015 	stw	r3,0(r17)
    ddbc:	9009883a 	mov	r4,r18
    ddc0:	00140480 	call	14048 <__malloc_unlock>
    ddc4:	80800204 	addi	r2,r16,8
    ddc8:	00001b06 	br	de38 <_malloc_r+0x2a4>
    ddcc:	04400404 	movi	r17,16
    ddd0:	89402536 	bltu	r17,r5,de68 <_malloc_r+0x2d4>
    ddd4:	00140240 	call	14024 <__malloc_lock>
    ddd8:	00800184 	movi	r2,6
    dddc:	01000084 	movi	r4,2
    dde0:	04c20034 	movhi	r19,2048
    dde4:	1085883a 	add	r2,r2,r2
    dde8:	9cc31304 	addi	r19,r19,3148
    ddec:	1085883a 	add	r2,r2,r2
    ddf0:	9885883a 	add	r2,r19,r2
    ddf4:	14000117 	ldw	r16,4(r2)
    ddf8:	10fffe04 	addi	r3,r2,-8
    ddfc:	80c0d926 	beq	r16,r3,e164 <_malloc_r+0x5d0>
    de00:	80c00117 	ldw	r3,4(r16)
    de04:	81000317 	ldw	r4,12(r16)
    de08:	00bfff04 	movi	r2,-4
    de0c:	1884703a 	and	r2,r3,r2
    de10:	81400217 	ldw	r5,8(r16)
    de14:	8085883a 	add	r2,r16,r2
    de18:	10c00117 	ldw	r3,4(r2)
    de1c:	29000315 	stw	r4,12(r5)
    de20:	21400215 	stw	r5,8(r4)
    de24:	18c00054 	ori	r3,r3,1
    de28:	10c00115 	stw	r3,4(r2)
    de2c:	9009883a 	mov	r4,r18
    de30:	00140480 	call	14048 <__malloc_unlock>
    de34:	80800204 	addi	r2,r16,8
    de38:	dfc00a17 	ldw	ra,40(sp)
    de3c:	df000917 	ldw	fp,36(sp)
    de40:	ddc00817 	ldw	r23,32(sp)
    de44:	dd800717 	ldw	r22,28(sp)
    de48:	dd400617 	ldw	r21,24(sp)
    de4c:	dd000517 	ldw	r20,20(sp)
    de50:	dcc00417 	ldw	r19,16(sp)
    de54:	dc800317 	ldw	r18,12(sp)
    de58:	dc400217 	ldw	r17,8(sp)
    de5c:	dc000117 	ldw	r16,4(sp)
    de60:	dec00b04 	addi	sp,sp,44
    de64:	f800283a 	ret
    de68:	00800304 	movi	r2,12
    de6c:	90800015 	stw	r2,0(r18)
    de70:	0005883a 	mov	r2,zero
    de74:	003ff006 	br	de38 <__alt_data_end+0xf000de38>
    de78:	01002004 	movi	r4,128
    de7c:	02001004 	movi	r8,64
    de80:	01c00fc4 	movi	r7,63
    de84:	003f6106 	br	dc0c <__alt_data_end+0xf000dc0c>
    de88:	4009883a 	mov	r4,r8
    de8c:	003f7506 	br	dc64 <__alt_data_end+0xf000dc64>
    de90:	81000317 	ldw	r4,12(r16)
    de94:	003fde06 	br	de10 <__alt_data_end+0xf000de10>
    de98:	81c5883a 	add	r2,r16,r7
    de9c:	11400117 	ldw	r5,4(r2)
    dea0:	9009883a 	mov	r4,r18
    dea4:	29400054 	ori	r5,r5,1
    dea8:	11400115 	stw	r5,4(r2)
    deac:	00140480 	call	14048 <__malloc_unlock>
    deb0:	80800204 	addi	r2,r16,8
    deb4:	003fe006 	br	de38 <__alt_data_end+0xf000de38>
    deb8:	9c000217 	ldw	r16,8(r19)
    debc:	00bfff04 	movi	r2,-4
    dec0:	85800117 	ldw	r22,4(r16)
    dec4:	b0ac703a 	and	r22,r22,r2
    dec8:	b4400336 	bltu	r22,r17,ded8 <_malloc_r+0x344>
    decc:	b445c83a 	sub	r2,r22,r17
    ded0:	00c003c4 	movi	r3,15
    ded4:	18805d16 	blt	r3,r2,e04c <_malloc_r+0x4b8>
    ded8:	05c20034 	movhi	r23,2048
    dedc:	00820034 	movhi	r2,2048
    dee0:	1089c304 	addi	r2,r2,9996
    dee4:	bdc98304 	addi	r23,r23,9740
    dee8:	15400017 	ldw	r21,0(r2)
    deec:	b8c00017 	ldw	r3,0(r23)
    def0:	00bfffc4 	movi	r2,-1
    def4:	858d883a 	add	r6,r16,r22
    def8:	8d6b883a 	add	r21,r17,r21
    defc:	1880ea26 	beq	r3,r2,e2a8 <_malloc_r+0x714>
    df00:	ad4403c4 	addi	r21,r21,4111
    df04:	00bc0004 	movi	r2,-4096
    df08:	a8aa703a 	and	r21,r21,r2
    df0c:	a80b883a 	mov	r5,r21
    df10:	9009883a 	mov	r4,r18
    df14:	d9800015 	stw	r6,0(sp)
    df18:	000fd1c0 	call	fd1c <_sbrk_r>
    df1c:	1029883a 	mov	r20,r2
    df20:	00bfffc4 	movi	r2,-1
    df24:	d9800017 	ldw	r6,0(sp)
    df28:	a080e826 	beq	r20,r2,e2cc <_malloc_r+0x738>
    df2c:	a180a636 	bltu	r20,r6,e1c8 <_malloc_r+0x634>
    df30:	07020234 	movhi	fp,2056
    df34:	e73e3e04 	addi	fp,fp,-1800
    df38:	e0800017 	ldw	r2,0(fp)
    df3c:	a887883a 	add	r3,r21,r2
    df40:	e0c00015 	stw	r3,0(fp)
    df44:	3500e626 	beq	r6,r20,e2e0 <_malloc_r+0x74c>
    df48:	b9000017 	ldw	r4,0(r23)
    df4c:	00bfffc4 	movi	r2,-1
    df50:	2080ee26 	beq	r4,r2,e30c <_malloc_r+0x778>
    df54:	a185c83a 	sub	r2,r20,r6
    df58:	10c5883a 	add	r2,r2,r3
    df5c:	e0800015 	stw	r2,0(fp)
    df60:	a0c001cc 	andi	r3,r20,7
    df64:	1800bc26 	beq	r3,zero,e258 <_malloc_r+0x6c4>
    df68:	a0e9c83a 	sub	r20,r20,r3
    df6c:	00840204 	movi	r2,4104
    df70:	a5000204 	addi	r20,r20,8
    df74:	10c7c83a 	sub	r3,r2,r3
    df78:	a545883a 	add	r2,r20,r21
    df7c:	1083ffcc 	andi	r2,r2,4095
    df80:	18abc83a 	sub	r21,r3,r2
    df84:	a80b883a 	mov	r5,r21
    df88:	9009883a 	mov	r4,r18
    df8c:	000fd1c0 	call	fd1c <_sbrk_r>
    df90:	00ffffc4 	movi	r3,-1
    df94:	10c0e126 	beq	r2,r3,e31c <_malloc_r+0x788>
    df98:	1505c83a 	sub	r2,r2,r20
    df9c:	1545883a 	add	r2,r2,r21
    dfa0:	10800054 	ori	r2,r2,1
    dfa4:	e0c00017 	ldw	r3,0(fp)
    dfa8:	9d000215 	stw	r20,8(r19)
    dfac:	a0800115 	stw	r2,4(r20)
    dfb0:	a8c7883a 	add	r3,r21,r3
    dfb4:	e0c00015 	stw	r3,0(fp)
    dfb8:	84c00e26 	beq	r16,r19,dff4 <_malloc_r+0x460>
    dfbc:	018003c4 	movi	r6,15
    dfc0:	3580a72e 	bgeu	r6,r22,e260 <_malloc_r+0x6cc>
    dfc4:	81400117 	ldw	r5,4(r16)
    dfc8:	013ffe04 	movi	r4,-8
    dfcc:	b0bffd04 	addi	r2,r22,-12
    dfd0:	1104703a 	and	r2,r2,r4
    dfd4:	2900004c 	andi	r4,r5,1
    dfd8:	2088b03a 	or	r4,r4,r2
    dfdc:	81000115 	stw	r4,4(r16)
    dfe0:	01400144 	movi	r5,5
    dfe4:	8089883a 	add	r4,r16,r2
    dfe8:	21400115 	stw	r5,4(r4)
    dfec:	21400215 	stw	r5,8(r4)
    dff0:	3080cd36 	bltu	r6,r2,e328 <_malloc_r+0x794>
    dff4:	00820034 	movhi	r2,2048
    dff8:	1089c204 	addi	r2,r2,9992
    dffc:	11000017 	ldw	r4,0(r2)
    e000:	20c0012e 	bgeu	r4,r3,e008 <_malloc_r+0x474>
    e004:	10c00015 	stw	r3,0(r2)
    e008:	00820034 	movhi	r2,2048
    e00c:	1089c104 	addi	r2,r2,9988
    e010:	11000017 	ldw	r4,0(r2)
    e014:	9c000217 	ldw	r16,8(r19)
    e018:	20c0012e 	bgeu	r4,r3,e020 <_malloc_r+0x48c>
    e01c:	10c00015 	stw	r3,0(r2)
    e020:	80c00117 	ldw	r3,4(r16)
    e024:	00bfff04 	movi	r2,-4
    e028:	1886703a 	and	r3,r3,r2
    e02c:	1c45c83a 	sub	r2,r3,r17
    e030:	1c400236 	bltu	r3,r17,e03c <_malloc_r+0x4a8>
    e034:	00c003c4 	movi	r3,15
    e038:	18800416 	blt	r3,r2,e04c <_malloc_r+0x4b8>
    e03c:	9009883a 	mov	r4,r18
    e040:	00140480 	call	14048 <__malloc_unlock>
    e044:	0005883a 	mov	r2,zero
    e048:	003f7b06 	br	de38 <__alt_data_end+0xf000de38>
    e04c:	88c00054 	ori	r3,r17,1
    e050:	80c00115 	stw	r3,4(r16)
    e054:	8463883a 	add	r17,r16,r17
    e058:	10800054 	ori	r2,r2,1
    e05c:	9c400215 	stw	r17,8(r19)
    e060:	88800115 	stw	r2,4(r17)
    e064:	9009883a 	mov	r4,r18
    e068:	00140480 	call	14048 <__malloc_unlock>
    e06c:	80800204 	addi	r2,r16,8
    e070:	003f7106 	br	de38 <__alt_data_end+0xf000de38>
    e074:	00c00504 	movi	r3,20
    e078:	18804a2e 	bgeu	r3,r2,e1a4 <_malloc_r+0x610>
    e07c:	00c01504 	movi	r3,84
    e080:	18806e36 	bltu	r3,r2,e23c <_malloc_r+0x6a8>
    e084:	8804d33a 	srli	r2,r17,12
    e088:	12001bc4 	addi	r8,r2,111
    e08c:	11c01b84 	addi	r7,r2,110
    e090:	4209883a 	add	r4,r8,r8
    e094:	003edd06 	br	dc0c <__alt_data_end+0xf000dc0c>
    e098:	3804d27a 	srli	r2,r7,9
    e09c:	00c00104 	movi	r3,4
    e0a0:	1880442e 	bgeu	r3,r2,e1b4 <_malloc_r+0x620>
    e0a4:	00c00504 	movi	r3,20
    e0a8:	18808136 	bltu	r3,r2,e2b0 <_malloc_r+0x71c>
    e0ac:	11401704 	addi	r5,r2,92
    e0b0:	10c016c4 	addi	r3,r2,91
    e0b4:	294b883a 	add	r5,r5,r5
    e0b8:	294b883a 	add	r5,r5,r5
    e0bc:	294b883a 	add	r5,r5,r5
    e0c0:	994b883a 	add	r5,r19,r5
    e0c4:	28800017 	ldw	r2,0(r5)
    e0c8:	01820034 	movhi	r6,2048
    e0cc:	297ffe04 	addi	r5,r5,-8
    e0d0:	31831304 	addi	r6,r6,3148
    e0d4:	28806526 	beq	r5,r2,e26c <_malloc_r+0x6d8>
    e0d8:	01bfff04 	movi	r6,-4
    e0dc:	10c00117 	ldw	r3,4(r2)
    e0e0:	1986703a 	and	r3,r3,r6
    e0e4:	38c0022e 	bgeu	r7,r3,e0f0 <_malloc_r+0x55c>
    e0e8:	10800217 	ldw	r2,8(r2)
    e0ec:	28bffb1e 	bne	r5,r2,e0dc <__alt_data_end+0xf000e0dc>
    e0f0:	11400317 	ldw	r5,12(r2)
    e0f4:	98c00117 	ldw	r3,4(r19)
    e0f8:	81400315 	stw	r5,12(r16)
    e0fc:	80800215 	stw	r2,8(r16)
    e100:	2c000215 	stw	r16,8(r5)
    e104:	14000315 	stw	r16,12(r2)
    e108:	003ef806 	br	dcec <__alt_data_end+0xf000dcec>
    e10c:	88c00054 	ori	r3,r17,1
    e110:	80c00115 	stw	r3,4(r16)
    e114:	8463883a 	add	r17,r16,r17
    e118:	34400515 	stw	r17,20(r6)
    e11c:	34400415 	stw	r17,16(r6)
    e120:	10c00054 	ori	r3,r2,1
    e124:	8a000315 	stw	r8,12(r17)
    e128:	8a000215 	stw	r8,8(r17)
    e12c:	88c00115 	stw	r3,4(r17)
    e130:	88a3883a 	add	r17,r17,r2
    e134:	88800015 	stw	r2,0(r17)
    e138:	9009883a 	mov	r4,r18
    e13c:	00140480 	call	14048 <__malloc_unlock>
    e140:	80800204 	addi	r2,r16,8
    e144:	003f3c06 	br	de38 <__alt_data_end+0xf000de38>
    e148:	30c00117 	ldw	r3,4(r6)
    e14c:	003ee706 	br	dcec <__alt_data_end+0xf000dcec>
    e150:	5ac00044 	addi	r11,r11,1
    e154:	588000cc 	andi	r2,r11,3
    e158:	31800204 	addi	r6,r6,8
    e15c:	103efd1e 	bne	r2,zero,dd54 <__alt_data_end+0xf000dd54>
    e160:	00002406 	br	e1f4 <_malloc_r+0x660>
    e164:	14000317 	ldw	r16,12(r2)
    e168:	143f251e 	bne	r2,r16,de00 <__alt_data_end+0xf000de00>
    e16c:	21000084 	addi	r4,r4,2
    e170:	003ebc06 	br	dc64 <__alt_data_end+0xf000dc64>
    e174:	8085883a 	add	r2,r16,r2
    e178:	10c00117 	ldw	r3,4(r2)
    e17c:	81000317 	ldw	r4,12(r16)
    e180:	81400217 	ldw	r5,8(r16)
    e184:	18c00054 	ori	r3,r3,1
    e188:	10c00115 	stw	r3,4(r2)
    e18c:	29000315 	stw	r4,12(r5)
    e190:	21400215 	stw	r5,8(r4)
    e194:	9009883a 	mov	r4,r18
    e198:	00140480 	call	14048 <__malloc_unlock>
    e19c:	80800204 	addi	r2,r16,8
    e1a0:	003f2506 	br	de38 <__alt_data_end+0xf000de38>
    e1a4:	12001704 	addi	r8,r2,92
    e1a8:	11c016c4 	addi	r7,r2,91
    e1ac:	4209883a 	add	r4,r8,r8
    e1b0:	003e9606 	br	dc0c <__alt_data_end+0xf000dc0c>
    e1b4:	3804d1ba 	srli	r2,r7,6
    e1b8:	11400e44 	addi	r5,r2,57
    e1bc:	10c00e04 	addi	r3,r2,56
    e1c0:	294b883a 	add	r5,r5,r5
    e1c4:	003fbc06 	br	e0b8 <__alt_data_end+0xf000e0b8>
    e1c8:	84ff5926 	beq	r16,r19,df30 <__alt_data_end+0xf000df30>
    e1cc:	00820034 	movhi	r2,2048
    e1d0:	10831304 	addi	r2,r2,3148
    e1d4:	14000217 	ldw	r16,8(r2)
    e1d8:	00bfff04 	movi	r2,-4
    e1dc:	80c00117 	ldw	r3,4(r16)
    e1e0:	1886703a 	and	r3,r3,r2
    e1e4:	003f9106 	br	e02c <__alt_data_end+0xf000e02c>
    e1e8:	60800217 	ldw	r2,8(r12)
    e1ec:	213fffc4 	addi	r4,r4,-1
    e1f0:	1300651e 	bne	r2,r12,e388 <_malloc_r+0x7f4>
    e1f4:	208000cc 	andi	r2,r4,3
    e1f8:	633ffe04 	addi	r12,r12,-8
    e1fc:	103ffa1e 	bne	r2,zero,e1e8 <__alt_data_end+0xf000e1e8>
    e200:	98800117 	ldw	r2,4(r19)
    e204:	0146303a 	nor	r3,zero,r5
    e208:	1884703a 	and	r2,r3,r2
    e20c:	98800115 	stw	r2,4(r19)
    e210:	294b883a 	add	r5,r5,r5
    e214:	117f2836 	bltu	r2,r5,deb8 <__alt_data_end+0xf000deb8>
    e218:	283f2726 	beq	r5,zero,deb8 <__alt_data_end+0xf000deb8>
    e21c:	2886703a 	and	r3,r5,r2
    e220:	5809883a 	mov	r4,r11
    e224:	183ec31e 	bne	r3,zero,dd34 <__alt_data_end+0xf000dd34>
    e228:	294b883a 	add	r5,r5,r5
    e22c:	2886703a 	and	r3,r5,r2
    e230:	21000104 	addi	r4,r4,4
    e234:	183ffc26 	beq	r3,zero,e228 <__alt_data_end+0xf000e228>
    e238:	003ebe06 	br	dd34 <__alt_data_end+0xf000dd34>
    e23c:	00c05504 	movi	r3,340
    e240:	18801236 	bltu	r3,r2,e28c <_malloc_r+0x6f8>
    e244:	8804d3fa 	srli	r2,r17,15
    e248:	12001e04 	addi	r8,r2,120
    e24c:	11c01dc4 	addi	r7,r2,119
    e250:	4209883a 	add	r4,r8,r8
    e254:	003e6d06 	br	dc0c <__alt_data_end+0xf000dc0c>
    e258:	00c40004 	movi	r3,4096
    e25c:	003f4606 	br	df78 <__alt_data_end+0xf000df78>
    e260:	00800044 	movi	r2,1
    e264:	a0800115 	stw	r2,4(r20)
    e268:	003f7406 	br	e03c <__alt_data_end+0xf000e03c>
    e26c:	1805d0ba 	srai	r2,r3,2
    e270:	01c00044 	movi	r7,1
    e274:	30c00117 	ldw	r3,4(r6)
    e278:	388e983a 	sll	r7,r7,r2
    e27c:	2805883a 	mov	r2,r5
    e280:	38c6b03a 	or	r3,r7,r3
    e284:	30c00115 	stw	r3,4(r6)
    e288:	003f9b06 	br	e0f8 <__alt_data_end+0xf000e0f8>
    e28c:	00c15504 	movi	r3,1364
    e290:	18801a36 	bltu	r3,r2,e2fc <_malloc_r+0x768>
    e294:	8804d4ba 	srli	r2,r17,18
    e298:	12001f44 	addi	r8,r2,125
    e29c:	11c01f04 	addi	r7,r2,124
    e2a0:	4209883a 	add	r4,r8,r8
    e2a4:	003e5906 	br	dc0c <__alt_data_end+0xf000dc0c>
    e2a8:	ad400404 	addi	r21,r21,16
    e2ac:	003f1706 	br	df0c <__alt_data_end+0xf000df0c>
    e2b0:	00c01504 	movi	r3,84
    e2b4:	18802336 	bltu	r3,r2,e344 <_malloc_r+0x7b0>
    e2b8:	3804d33a 	srli	r2,r7,12
    e2bc:	11401bc4 	addi	r5,r2,111
    e2c0:	10c01b84 	addi	r3,r2,110
    e2c4:	294b883a 	add	r5,r5,r5
    e2c8:	003f7b06 	br	e0b8 <__alt_data_end+0xf000e0b8>
    e2cc:	9c000217 	ldw	r16,8(r19)
    e2d0:	00bfff04 	movi	r2,-4
    e2d4:	80c00117 	ldw	r3,4(r16)
    e2d8:	1886703a 	and	r3,r3,r2
    e2dc:	003f5306 	br	e02c <__alt_data_end+0xf000e02c>
    e2e0:	3083ffcc 	andi	r2,r6,4095
    e2e4:	103f181e 	bne	r2,zero,df48 <__alt_data_end+0xf000df48>
    e2e8:	99000217 	ldw	r4,8(r19)
    e2ec:	b545883a 	add	r2,r22,r21
    e2f0:	10800054 	ori	r2,r2,1
    e2f4:	20800115 	stw	r2,4(r4)
    e2f8:	003f3e06 	br	dff4 <__alt_data_end+0xf000dff4>
    e2fc:	01003f84 	movi	r4,254
    e300:	02001fc4 	movi	r8,127
    e304:	01c01f84 	movi	r7,126
    e308:	003e4006 	br	dc0c <__alt_data_end+0xf000dc0c>
    e30c:	00820034 	movhi	r2,2048
    e310:	10898304 	addi	r2,r2,9740
    e314:	15000015 	stw	r20,0(r2)
    e318:	003f1106 	br	df60 <__alt_data_end+0xf000df60>
    e31c:	00800044 	movi	r2,1
    e320:	002b883a 	mov	r21,zero
    e324:	003f1f06 	br	dfa4 <__alt_data_end+0xf000dfa4>
    e328:	81400204 	addi	r5,r16,8
    e32c:	9009883a 	mov	r4,r18
    e330:	000cfa80 	call	cfa8 <_free_r>
    e334:	00820234 	movhi	r2,2056
    e338:	10be3e04 	addi	r2,r2,-1800
    e33c:	10c00017 	ldw	r3,0(r2)
    e340:	003f2c06 	br	dff4 <__alt_data_end+0xf000dff4>
    e344:	00c05504 	movi	r3,340
    e348:	18800536 	bltu	r3,r2,e360 <_malloc_r+0x7cc>
    e34c:	3804d3fa 	srli	r2,r7,15
    e350:	11401e04 	addi	r5,r2,120
    e354:	10c01dc4 	addi	r3,r2,119
    e358:	294b883a 	add	r5,r5,r5
    e35c:	003f5606 	br	e0b8 <__alt_data_end+0xf000e0b8>
    e360:	00c15504 	movi	r3,1364
    e364:	18800536 	bltu	r3,r2,e37c <_malloc_r+0x7e8>
    e368:	3804d4ba 	srli	r2,r7,18
    e36c:	11401f44 	addi	r5,r2,125
    e370:	10c01f04 	addi	r3,r2,124
    e374:	294b883a 	add	r5,r5,r5
    e378:	003f4f06 	br	e0b8 <__alt_data_end+0xf000e0b8>
    e37c:	01403f84 	movi	r5,254
    e380:	00c01f84 	movi	r3,126
    e384:	003f4c06 	br	e0b8 <__alt_data_end+0xf000e0b8>
    e388:	98800117 	ldw	r2,4(r19)
    e38c:	003fa006 	br	e210 <__alt_data_end+0xf000e210>
    e390:	8808d0fa 	srli	r4,r17,3
    e394:	20800044 	addi	r2,r4,1
    e398:	1085883a 	add	r2,r2,r2
    e39c:	003e9006 	br	dde0 <__alt_data_end+0xf000dde0>

0000e3a0 <memchr>:
    e3a0:	208000cc 	andi	r2,r4,3
    e3a4:	280f883a 	mov	r7,r5
    e3a8:	10003426 	beq	r2,zero,e47c <memchr+0xdc>
    e3ac:	30bfffc4 	addi	r2,r6,-1
    e3b0:	30001a26 	beq	r6,zero,e41c <memchr+0x7c>
    e3b4:	20c00003 	ldbu	r3,0(r4)
    e3b8:	29803fcc 	andi	r6,r5,255
    e3bc:	30c0051e 	bne	r6,r3,e3d4 <memchr+0x34>
    e3c0:	00001806 	br	e424 <memchr+0x84>
    e3c4:	10001526 	beq	r2,zero,e41c <memchr+0x7c>
    e3c8:	20c00003 	ldbu	r3,0(r4)
    e3cc:	10bfffc4 	addi	r2,r2,-1
    e3d0:	30c01426 	beq	r6,r3,e424 <memchr+0x84>
    e3d4:	21000044 	addi	r4,r4,1
    e3d8:	20c000cc 	andi	r3,r4,3
    e3dc:	183ff91e 	bne	r3,zero,e3c4 <__alt_data_end+0xf000e3c4>
    e3e0:	020000c4 	movi	r8,3
    e3e4:	40801136 	bltu	r8,r2,e42c <memchr+0x8c>
    e3e8:	10000c26 	beq	r2,zero,e41c <memchr+0x7c>
    e3ec:	20c00003 	ldbu	r3,0(r4)
    e3f0:	29403fcc 	andi	r5,r5,255
    e3f4:	28c00b26 	beq	r5,r3,e424 <memchr+0x84>
    e3f8:	20c00044 	addi	r3,r4,1
    e3fc:	39803fcc 	andi	r6,r7,255
    e400:	2089883a 	add	r4,r4,r2
    e404:	00000306 	br	e414 <memchr+0x74>
    e408:	18c00044 	addi	r3,r3,1
    e40c:	197fffc3 	ldbu	r5,-1(r3)
    e410:	31400526 	beq	r6,r5,e428 <memchr+0x88>
    e414:	1805883a 	mov	r2,r3
    e418:	20fffb1e 	bne	r4,r3,e408 <__alt_data_end+0xf000e408>
    e41c:	0005883a 	mov	r2,zero
    e420:	f800283a 	ret
    e424:	2005883a 	mov	r2,r4
    e428:	f800283a 	ret
    e42c:	28c03fcc 	andi	r3,r5,255
    e430:	1812923a 	slli	r9,r3,8
    e434:	02ffbff4 	movhi	r11,65279
    e438:	02a02074 	movhi	r10,32897
    e43c:	48d2b03a 	or	r9,r9,r3
    e440:	4806943a 	slli	r3,r9,16
    e444:	5affbfc4 	addi	r11,r11,-257
    e448:	52a02004 	addi	r10,r10,-32640
    e44c:	48d2b03a 	or	r9,r9,r3
    e450:	20c00017 	ldw	r3,0(r4)
    e454:	48c6f03a 	xor	r3,r9,r3
    e458:	1acd883a 	add	r6,r3,r11
    e45c:	00c6303a 	nor	r3,zero,r3
    e460:	30c6703a 	and	r3,r6,r3
    e464:	1a86703a 	and	r3,r3,r10
    e468:	183fe01e 	bne	r3,zero,e3ec <__alt_data_end+0xf000e3ec>
    e46c:	10bfff04 	addi	r2,r2,-4
    e470:	21000104 	addi	r4,r4,4
    e474:	40bff636 	bltu	r8,r2,e450 <__alt_data_end+0xf000e450>
    e478:	003fdb06 	br	e3e8 <__alt_data_end+0xf000e3e8>
    e47c:	3005883a 	mov	r2,r6
    e480:	003fd706 	br	e3e0 <__alt_data_end+0xf000e3e0>

0000e484 <memmove>:
    e484:	2005883a 	mov	r2,r4
    e488:	29000b2e 	bgeu	r5,r4,e4b8 <memmove+0x34>
    e48c:	298f883a 	add	r7,r5,r6
    e490:	21c0092e 	bgeu	r4,r7,e4b8 <memmove+0x34>
    e494:	2187883a 	add	r3,r4,r6
    e498:	198bc83a 	sub	r5,r3,r6
    e49c:	30004826 	beq	r6,zero,e5c0 <memmove+0x13c>
    e4a0:	39ffffc4 	addi	r7,r7,-1
    e4a4:	39000003 	ldbu	r4,0(r7)
    e4a8:	18ffffc4 	addi	r3,r3,-1
    e4ac:	19000005 	stb	r4,0(r3)
    e4b0:	28fffb1e 	bne	r5,r3,e4a0 <__alt_data_end+0xf000e4a0>
    e4b4:	f800283a 	ret
    e4b8:	00c003c4 	movi	r3,15
    e4bc:	1980412e 	bgeu	r3,r6,e5c4 <memmove+0x140>
    e4c0:	2886b03a 	or	r3,r5,r2
    e4c4:	18c000cc 	andi	r3,r3,3
    e4c8:	1800401e 	bne	r3,zero,e5cc <memmove+0x148>
    e4cc:	33fffc04 	addi	r15,r6,-16
    e4d0:	781ed13a 	srli	r15,r15,4
    e4d4:	28c00104 	addi	r3,r5,4
    e4d8:	13400104 	addi	r13,r2,4
    e4dc:	781c913a 	slli	r14,r15,4
    e4e0:	2b000204 	addi	r12,r5,8
    e4e4:	12c00204 	addi	r11,r2,8
    e4e8:	73800504 	addi	r14,r14,20
    e4ec:	2a800304 	addi	r10,r5,12
    e4f0:	12400304 	addi	r9,r2,12
    e4f4:	2b9d883a 	add	r14,r5,r14
    e4f8:	2811883a 	mov	r8,r5
    e4fc:	100f883a 	mov	r7,r2
    e500:	41000017 	ldw	r4,0(r8)
    e504:	39c00404 	addi	r7,r7,16
    e508:	18c00404 	addi	r3,r3,16
    e50c:	393ffc15 	stw	r4,-16(r7)
    e510:	193ffc17 	ldw	r4,-16(r3)
    e514:	6b400404 	addi	r13,r13,16
    e518:	5ac00404 	addi	r11,r11,16
    e51c:	693ffc15 	stw	r4,-16(r13)
    e520:	61000017 	ldw	r4,0(r12)
    e524:	4a400404 	addi	r9,r9,16
    e528:	42000404 	addi	r8,r8,16
    e52c:	593ffc15 	stw	r4,-16(r11)
    e530:	51000017 	ldw	r4,0(r10)
    e534:	63000404 	addi	r12,r12,16
    e538:	52800404 	addi	r10,r10,16
    e53c:	493ffc15 	stw	r4,-16(r9)
    e540:	1bbfef1e 	bne	r3,r14,e500 <__alt_data_end+0xf000e500>
    e544:	79000044 	addi	r4,r15,1
    e548:	2008913a 	slli	r4,r4,4
    e54c:	328003cc 	andi	r10,r6,15
    e550:	02c000c4 	movi	r11,3
    e554:	1107883a 	add	r3,r2,r4
    e558:	290b883a 	add	r5,r5,r4
    e55c:	5a801e2e 	bgeu	r11,r10,e5d8 <memmove+0x154>
    e560:	1813883a 	mov	r9,r3
    e564:	2811883a 	mov	r8,r5
    e568:	500f883a 	mov	r7,r10
    e56c:	41000017 	ldw	r4,0(r8)
    e570:	4a400104 	addi	r9,r9,4
    e574:	39ffff04 	addi	r7,r7,-4
    e578:	493fff15 	stw	r4,-4(r9)
    e57c:	42000104 	addi	r8,r8,4
    e580:	59fffa36 	bltu	r11,r7,e56c <__alt_data_end+0xf000e56c>
    e584:	513fff04 	addi	r4,r10,-4
    e588:	2008d0ba 	srli	r4,r4,2
    e58c:	318000cc 	andi	r6,r6,3
    e590:	21000044 	addi	r4,r4,1
    e594:	2109883a 	add	r4,r4,r4
    e598:	2109883a 	add	r4,r4,r4
    e59c:	1907883a 	add	r3,r3,r4
    e5a0:	290b883a 	add	r5,r5,r4
    e5a4:	30000b26 	beq	r6,zero,e5d4 <memmove+0x150>
    e5a8:	198d883a 	add	r6,r3,r6
    e5ac:	29c00003 	ldbu	r7,0(r5)
    e5b0:	18c00044 	addi	r3,r3,1
    e5b4:	29400044 	addi	r5,r5,1
    e5b8:	19ffffc5 	stb	r7,-1(r3)
    e5bc:	19bffb1e 	bne	r3,r6,e5ac <__alt_data_end+0xf000e5ac>
    e5c0:	f800283a 	ret
    e5c4:	1007883a 	mov	r3,r2
    e5c8:	003ff606 	br	e5a4 <__alt_data_end+0xf000e5a4>
    e5cc:	1007883a 	mov	r3,r2
    e5d0:	003ff506 	br	e5a8 <__alt_data_end+0xf000e5a8>
    e5d4:	f800283a 	ret
    e5d8:	500d883a 	mov	r6,r10
    e5dc:	003ff106 	br	e5a4 <__alt_data_end+0xf000e5a4>

0000e5e0 <_Balloc>:
    e5e0:	20801317 	ldw	r2,76(r4)
    e5e4:	defffc04 	addi	sp,sp,-16
    e5e8:	dc400115 	stw	r17,4(sp)
    e5ec:	dc000015 	stw	r16,0(sp)
    e5f0:	dfc00315 	stw	ra,12(sp)
    e5f4:	dc800215 	stw	r18,8(sp)
    e5f8:	2023883a 	mov	r17,r4
    e5fc:	2821883a 	mov	r16,r5
    e600:	10000f26 	beq	r2,zero,e640 <_Balloc+0x60>
    e604:	8407883a 	add	r3,r16,r16
    e608:	18c7883a 	add	r3,r3,r3
    e60c:	10c7883a 	add	r3,r2,r3
    e610:	18800017 	ldw	r2,0(r3)
    e614:	10001126 	beq	r2,zero,e65c <_Balloc+0x7c>
    e618:	11000017 	ldw	r4,0(r2)
    e61c:	19000015 	stw	r4,0(r3)
    e620:	10000415 	stw	zero,16(r2)
    e624:	10000315 	stw	zero,12(r2)
    e628:	dfc00317 	ldw	ra,12(sp)
    e62c:	dc800217 	ldw	r18,8(sp)
    e630:	dc400117 	ldw	r17,4(sp)
    e634:	dc000017 	ldw	r16,0(sp)
    e638:	dec00404 	addi	sp,sp,16
    e63c:	f800283a 	ret
    e640:	01800844 	movi	r6,33
    e644:	01400104 	movi	r5,4
    e648:	00117dc0 	call	117dc <_calloc_r>
    e64c:	88801315 	stw	r2,76(r17)
    e650:	103fec1e 	bne	r2,zero,e604 <__alt_data_end+0xf000e604>
    e654:	0005883a 	mov	r2,zero
    e658:	003ff306 	br	e628 <__alt_data_end+0xf000e628>
    e65c:	01400044 	movi	r5,1
    e660:	2c24983a 	sll	r18,r5,r16
    e664:	8809883a 	mov	r4,r17
    e668:	91800144 	addi	r6,r18,5
    e66c:	318d883a 	add	r6,r6,r6
    e670:	318d883a 	add	r6,r6,r6
    e674:	00117dc0 	call	117dc <_calloc_r>
    e678:	103ff626 	beq	r2,zero,e654 <__alt_data_end+0xf000e654>
    e67c:	14000115 	stw	r16,4(r2)
    e680:	14800215 	stw	r18,8(r2)
    e684:	003fe606 	br	e620 <__alt_data_end+0xf000e620>

0000e688 <_Bfree>:
    e688:	28000826 	beq	r5,zero,e6ac <_Bfree+0x24>
    e68c:	28c00117 	ldw	r3,4(r5)
    e690:	20801317 	ldw	r2,76(r4)
    e694:	18c7883a 	add	r3,r3,r3
    e698:	18c7883a 	add	r3,r3,r3
    e69c:	10c5883a 	add	r2,r2,r3
    e6a0:	10c00017 	ldw	r3,0(r2)
    e6a4:	28c00015 	stw	r3,0(r5)
    e6a8:	11400015 	stw	r5,0(r2)
    e6ac:	f800283a 	ret

0000e6b0 <__multadd>:
    e6b0:	defffa04 	addi	sp,sp,-24
    e6b4:	dc800315 	stw	r18,12(sp)
    e6b8:	dc400215 	stw	r17,8(sp)
    e6bc:	dc000115 	stw	r16,4(sp)
    e6c0:	2823883a 	mov	r17,r5
    e6c4:	2c000417 	ldw	r16,16(r5)
    e6c8:	dfc00515 	stw	ra,20(sp)
    e6cc:	dcc00415 	stw	r19,16(sp)
    e6d0:	2025883a 	mov	r18,r4
    e6d4:	29400504 	addi	r5,r5,20
    e6d8:	0011883a 	mov	r8,zero
    e6dc:	28c00017 	ldw	r3,0(r5)
    e6e0:	29400104 	addi	r5,r5,4
    e6e4:	42000044 	addi	r8,r8,1
    e6e8:	18bfffcc 	andi	r2,r3,65535
    e6ec:	1185383a 	mul	r2,r2,r6
    e6f0:	1806d43a 	srli	r3,r3,16
    e6f4:	11cf883a 	add	r7,r2,r7
    e6f8:	3808d43a 	srli	r4,r7,16
    e6fc:	1987383a 	mul	r3,r3,r6
    e700:	38bfffcc 	andi	r2,r7,65535
    e704:	1907883a 	add	r3,r3,r4
    e708:	1808943a 	slli	r4,r3,16
    e70c:	180ed43a 	srli	r7,r3,16
    e710:	2085883a 	add	r2,r4,r2
    e714:	28bfff15 	stw	r2,-4(r5)
    e718:	443ff016 	blt	r8,r16,e6dc <__alt_data_end+0xf000e6dc>
    e71c:	38000926 	beq	r7,zero,e744 <__multadd+0x94>
    e720:	88800217 	ldw	r2,8(r17)
    e724:	80800f0e 	bge	r16,r2,e764 <__multadd+0xb4>
    e728:	80800144 	addi	r2,r16,5
    e72c:	1085883a 	add	r2,r2,r2
    e730:	1085883a 	add	r2,r2,r2
    e734:	8885883a 	add	r2,r17,r2
    e738:	11c00015 	stw	r7,0(r2)
    e73c:	84000044 	addi	r16,r16,1
    e740:	8c000415 	stw	r16,16(r17)
    e744:	8805883a 	mov	r2,r17
    e748:	dfc00517 	ldw	ra,20(sp)
    e74c:	dcc00417 	ldw	r19,16(sp)
    e750:	dc800317 	ldw	r18,12(sp)
    e754:	dc400217 	ldw	r17,8(sp)
    e758:	dc000117 	ldw	r16,4(sp)
    e75c:	dec00604 	addi	sp,sp,24
    e760:	f800283a 	ret
    e764:	89400117 	ldw	r5,4(r17)
    e768:	9009883a 	mov	r4,r18
    e76c:	d9c00015 	stw	r7,0(sp)
    e770:	29400044 	addi	r5,r5,1
    e774:	000e5e00 	call	e5e0 <_Balloc>
    e778:	89800417 	ldw	r6,16(r17)
    e77c:	89400304 	addi	r5,r17,12
    e780:	11000304 	addi	r4,r2,12
    e784:	31800084 	addi	r6,r6,2
    e788:	318d883a 	add	r6,r6,r6
    e78c:	318d883a 	add	r6,r6,r6
    e790:	1027883a 	mov	r19,r2
    e794:	00087280 	call	8728 <memcpy>
    e798:	d9c00017 	ldw	r7,0(sp)
    e79c:	88000a26 	beq	r17,zero,e7c8 <__multadd+0x118>
    e7a0:	88c00117 	ldw	r3,4(r17)
    e7a4:	90801317 	ldw	r2,76(r18)
    e7a8:	18c7883a 	add	r3,r3,r3
    e7ac:	18c7883a 	add	r3,r3,r3
    e7b0:	10c5883a 	add	r2,r2,r3
    e7b4:	10c00017 	ldw	r3,0(r2)
    e7b8:	88c00015 	stw	r3,0(r17)
    e7bc:	14400015 	stw	r17,0(r2)
    e7c0:	9823883a 	mov	r17,r19
    e7c4:	003fd806 	br	e728 <__alt_data_end+0xf000e728>
    e7c8:	9823883a 	mov	r17,r19
    e7cc:	003fd606 	br	e728 <__alt_data_end+0xf000e728>

0000e7d0 <__s2b>:
    e7d0:	defff904 	addi	sp,sp,-28
    e7d4:	dc400115 	stw	r17,4(sp)
    e7d8:	dc000015 	stw	r16,0(sp)
    e7dc:	2023883a 	mov	r17,r4
    e7e0:	2821883a 	mov	r16,r5
    e7e4:	39000204 	addi	r4,r7,8
    e7e8:	01400244 	movi	r5,9
    e7ec:	dcc00315 	stw	r19,12(sp)
    e7f0:	dc800215 	stw	r18,8(sp)
    e7f4:	dfc00615 	stw	ra,24(sp)
    e7f8:	dd400515 	stw	r21,20(sp)
    e7fc:	dd000415 	stw	r20,16(sp)
    e800:	3825883a 	mov	r18,r7
    e804:	3027883a 	mov	r19,r6
    e808:	00084f80 	call	84f8 <__divsi3>
    e80c:	00c00044 	movi	r3,1
    e810:	000b883a 	mov	r5,zero
    e814:	1880030e 	bge	r3,r2,e824 <__s2b+0x54>
    e818:	18c7883a 	add	r3,r3,r3
    e81c:	29400044 	addi	r5,r5,1
    e820:	18bffd16 	blt	r3,r2,e818 <__alt_data_end+0xf000e818>
    e824:	8809883a 	mov	r4,r17
    e828:	000e5e00 	call	e5e0 <_Balloc>
    e82c:	d8c00717 	ldw	r3,28(sp)
    e830:	10c00515 	stw	r3,20(r2)
    e834:	00c00044 	movi	r3,1
    e838:	10c00415 	stw	r3,16(r2)
    e83c:	00c00244 	movi	r3,9
    e840:	1cc0210e 	bge	r3,r19,e8c8 <__s2b+0xf8>
    e844:	80eb883a 	add	r21,r16,r3
    e848:	a829883a 	mov	r20,r21
    e84c:	84e1883a 	add	r16,r16,r19
    e850:	a1c00007 	ldb	r7,0(r20)
    e854:	01800284 	movi	r6,10
    e858:	a5000044 	addi	r20,r20,1
    e85c:	100b883a 	mov	r5,r2
    e860:	39fff404 	addi	r7,r7,-48
    e864:	8809883a 	mov	r4,r17
    e868:	000e6b00 	call	e6b0 <__multadd>
    e86c:	a43ff81e 	bne	r20,r16,e850 <__alt_data_end+0xf000e850>
    e870:	ace1883a 	add	r16,r21,r19
    e874:	843ffe04 	addi	r16,r16,-8
    e878:	9c800a0e 	bge	r19,r18,e8a4 <__s2b+0xd4>
    e87c:	94e5c83a 	sub	r18,r18,r19
    e880:	84a5883a 	add	r18,r16,r18
    e884:	81c00007 	ldb	r7,0(r16)
    e888:	01800284 	movi	r6,10
    e88c:	84000044 	addi	r16,r16,1
    e890:	100b883a 	mov	r5,r2
    e894:	39fff404 	addi	r7,r7,-48
    e898:	8809883a 	mov	r4,r17
    e89c:	000e6b00 	call	e6b0 <__multadd>
    e8a0:	84bff81e 	bne	r16,r18,e884 <__alt_data_end+0xf000e884>
    e8a4:	dfc00617 	ldw	ra,24(sp)
    e8a8:	dd400517 	ldw	r21,20(sp)
    e8ac:	dd000417 	ldw	r20,16(sp)
    e8b0:	dcc00317 	ldw	r19,12(sp)
    e8b4:	dc800217 	ldw	r18,8(sp)
    e8b8:	dc400117 	ldw	r17,4(sp)
    e8bc:	dc000017 	ldw	r16,0(sp)
    e8c0:	dec00704 	addi	sp,sp,28
    e8c4:	f800283a 	ret
    e8c8:	84000284 	addi	r16,r16,10
    e8cc:	1827883a 	mov	r19,r3
    e8d0:	003fe906 	br	e878 <__alt_data_end+0xf000e878>

0000e8d4 <__hi0bits>:
    e8d4:	20bfffec 	andhi	r2,r4,65535
    e8d8:	1000141e 	bne	r2,zero,e92c <__hi0bits+0x58>
    e8dc:	2008943a 	slli	r4,r4,16
    e8e0:	00800404 	movi	r2,16
    e8e4:	20ffc02c 	andhi	r3,r4,65280
    e8e8:	1800021e 	bne	r3,zero,e8f4 <__hi0bits+0x20>
    e8ec:	2008923a 	slli	r4,r4,8
    e8f0:	10800204 	addi	r2,r2,8
    e8f4:	20fc002c 	andhi	r3,r4,61440
    e8f8:	1800021e 	bne	r3,zero,e904 <__hi0bits+0x30>
    e8fc:	2008913a 	slli	r4,r4,4
    e900:	10800104 	addi	r2,r2,4
    e904:	20f0002c 	andhi	r3,r4,49152
    e908:	1800031e 	bne	r3,zero,e918 <__hi0bits+0x44>
    e90c:	2109883a 	add	r4,r4,r4
    e910:	10800084 	addi	r2,r2,2
    e914:	2109883a 	add	r4,r4,r4
    e918:	20000316 	blt	r4,zero,e928 <__hi0bits+0x54>
    e91c:	2110002c 	andhi	r4,r4,16384
    e920:	2000041e 	bne	r4,zero,e934 <__hi0bits+0x60>
    e924:	00800804 	movi	r2,32
    e928:	f800283a 	ret
    e92c:	0005883a 	mov	r2,zero
    e930:	003fec06 	br	e8e4 <__alt_data_end+0xf000e8e4>
    e934:	10800044 	addi	r2,r2,1
    e938:	f800283a 	ret

0000e93c <__lo0bits>:
    e93c:	20c00017 	ldw	r3,0(r4)
    e940:	188001cc 	andi	r2,r3,7
    e944:	10000826 	beq	r2,zero,e968 <__lo0bits+0x2c>
    e948:	1880004c 	andi	r2,r3,1
    e94c:	1000211e 	bne	r2,zero,e9d4 <__lo0bits+0x98>
    e950:	1880008c 	andi	r2,r3,2
    e954:	1000211e 	bne	r2,zero,e9dc <__lo0bits+0xa0>
    e958:	1806d0ba 	srli	r3,r3,2
    e95c:	00800084 	movi	r2,2
    e960:	20c00015 	stw	r3,0(r4)
    e964:	f800283a 	ret
    e968:	18bfffcc 	andi	r2,r3,65535
    e96c:	10001326 	beq	r2,zero,e9bc <__lo0bits+0x80>
    e970:	0005883a 	mov	r2,zero
    e974:	19403fcc 	andi	r5,r3,255
    e978:	2800021e 	bne	r5,zero,e984 <__lo0bits+0x48>
    e97c:	1806d23a 	srli	r3,r3,8
    e980:	10800204 	addi	r2,r2,8
    e984:	194003cc 	andi	r5,r3,15
    e988:	2800021e 	bne	r5,zero,e994 <__lo0bits+0x58>
    e98c:	1806d13a 	srli	r3,r3,4
    e990:	10800104 	addi	r2,r2,4
    e994:	194000cc 	andi	r5,r3,3
    e998:	2800021e 	bne	r5,zero,e9a4 <__lo0bits+0x68>
    e99c:	1806d0ba 	srli	r3,r3,2
    e9a0:	10800084 	addi	r2,r2,2
    e9a4:	1940004c 	andi	r5,r3,1
    e9a8:	2800081e 	bne	r5,zero,e9cc <__lo0bits+0x90>
    e9ac:	1806d07a 	srli	r3,r3,1
    e9b0:	1800051e 	bne	r3,zero,e9c8 <__lo0bits+0x8c>
    e9b4:	00800804 	movi	r2,32
    e9b8:	f800283a 	ret
    e9bc:	1806d43a 	srli	r3,r3,16
    e9c0:	00800404 	movi	r2,16
    e9c4:	003feb06 	br	e974 <__alt_data_end+0xf000e974>
    e9c8:	10800044 	addi	r2,r2,1
    e9cc:	20c00015 	stw	r3,0(r4)
    e9d0:	f800283a 	ret
    e9d4:	0005883a 	mov	r2,zero
    e9d8:	f800283a 	ret
    e9dc:	1806d07a 	srli	r3,r3,1
    e9e0:	00800044 	movi	r2,1
    e9e4:	20c00015 	stw	r3,0(r4)
    e9e8:	f800283a 	ret

0000e9ec <__i2b>:
    e9ec:	defffd04 	addi	sp,sp,-12
    e9f0:	dc000015 	stw	r16,0(sp)
    e9f4:	04000044 	movi	r16,1
    e9f8:	dc400115 	stw	r17,4(sp)
    e9fc:	2823883a 	mov	r17,r5
    ea00:	800b883a 	mov	r5,r16
    ea04:	dfc00215 	stw	ra,8(sp)
    ea08:	000e5e00 	call	e5e0 <_Balloc>
    ea0c:	14400515 	stw	r17,20(r2)
    ea10:	14000415 	stw	r16,16(r2)
    ea14:	dfc00217 	ldw	ra,8(sp)
    ea18:	dc400117 	ldw	r17,4(sp)
    ea1c:	dc000017 	ldw	r16,0(sp)
    ea20:	dec00304 	addi	sp,sp,12
    ea24:	f800283a 	ret

0000ea28 <__multiply>:
    ea28:	defffa04 	addi	sp,sp,-24
    ea2c:	dcc00315 	stw	r19,12(sp)
    ea30:	dc800215 	stw	r18,8(sp)
    ea34:	34c00417 	ldw	r19,16(r6)
    ea38:	2c800417 	ldw	r18,16(r5)
    ea3c:	dd000415 	stw	r20,16(sp)
    ea40:	dc400115 	stw	r17,4(sp)
    ea44:	dfc00515 	stw	ra,20(sp)
    ea48:	dc000015 	stw	r16,0(sp)
    ea4c:	2829883a 	mov	r20,r5
    ea50:	3023883a 	mov	r17,r6
    ea54:	94c0050e 	bge	r18,r19,ea6c <__multiply+0x44>
    ea58:	9007883a 	mov	r3,r18
    ea5c:	3029883a 	mov	r20,r6
    ea60:	9825883a 	mov	r18,r19
    ea64:	2823883a 	mov	r17,r5
    ea68:	1827883a 	mov	r19,r3
    ea6c:	a0800217 	ldw	r2,8(r20)
    ea70:	94e1883a 	add	r16,r18,r19
    ea74:	a1400117 	ldw	r5,4(r20)
    ea78:	1400010e 	bge	r2,r16,ea80 <__multiply+0x58>
    ea7c:	29400044 	addi	r5,r5,1
    ea80:	000e5e00 	call	e5e0 <_Balloc>
    ea84:	8415883a 	add	r10,r16,r16
    ea88:	12c00504 	addi	r11,r2,20
    ea8c:	5295883a 	add	r10,r10,r10
    ea90:	5a95883a 	add	r10,r11,r10
    ea94:	5807883a 	mov	r3,r11
    ea98:	5a80032e 	bgeu	r11,r10,eaa8 <__multiply+0x80>
    ea9c:	18000015 	stw	zero,0(r3)
    eaa0:	18c00104 	addi	r3,r3,4
    eaa4:	1abffd36 	bltu	r3,r10,ea9c <__alt_data_end+0xf000ea9c>
    eaa8:	9ce7883a 	add	r19,r19,r19
    eaac:	94a5883a 	add	r18,r18,r18
    eab0:	89800504 	addi	r6,r17,20
    eab4:	9ce7883a 	add	r19,r19,r19
    eab8:	a3400504 	addi	r13,r20,20
    eabc:	94a5883a 	add	r18,r18,r18
    eac0:	34d9883a 	add	r12,r6,r19
    eac4:	6c93883a 	add	r9,r13,r18
    eac8:	3300422e 	bgeu	r6,r12,ebd4 <__multiply+0x1ac>
    eacc:	37c00017 	ldw	ra,0(r6)
    ead0:	fbffffcc 	andi	r15,ra,65535
    ead4:	78001b26 	beq	r15,zero,eb44 <__multiply+0x11c>
    ead8:	5811883a 	mov	r8,r11
    eadc:	681d883a 	mov	r14,r13
    eae0:	000f883a 	mov	r7,zero
    eae4:	71000017 	ldw	r4,0(r14)
    eae8:	40c00017 	ldw	r3,0(r8)
    eaec:	73800104 	addi	r14,r14,4
    eaf0:	217fffcc 	andi	r5,r4,65535
    eaf4:	2bcb383a 	mul	r5,r5,r15
    eaf8:	2008d43a 	srli	r4,r4,16
    eafc:	1c7fffcc 	andi	r17,r3,65535
    eb00:	2c4b883a 	add	r5,r5,r17
    eb04:	29cb883a 	add	r5,r5,r7
    eb08:	23c9383a 	mul	r4,r4,r15
    eb0c:	1806d43a 	srli	r3,r3,16
    eb10:	280ed43a 	srli	r7,r5,16
    eb14:	297fffcc 	andi	r5,r5,65535
    eb18:	20c7883a 	add	r3,r4,r3
    eb1c:	19c7883a 	add	r3,r3,r7
    eb20:	1808943a 	slli	r4,r3,16
    eb24:	4023883a 	mov	r17,r8
    eb28:	180ed43a 	srli	r7,r3,16
    eb2c:	214ab03a 	or	r5,r4,r5
    eb30:	41400015 	stw	r5,0(r8)
    eb34:	42000104 	addi	r8,r8,4
    eb38:	727fea36 	bltu	r14,r9,eae4 <__alt_data_end+0xf000eae4>
    eb3c:	89c00115 	stw	r7,4(r17)
    eb40:	37c00017 	ldw	ra,0(r6)
    eb44:	f83ed43a 	srli	ra,ra,16
    eb48:	f8001f26 	beq	ra,zero,ebc8 <__multiply+0x1a0>
    eb4c:	58c00017 	ldw	r3,0(r11)
    eb50:	681d883a 	mov	r14,r13
    eb54:	581f883a 	mov	r15,r11
    eb58:	1811883a 	mov	r8,r3
    eb5c:	5825883a 	mov	r18,r11
    eb60:	000f883a 	mov	r7,zero
    eb64:	00000106 	br	eb6c <__multiply+0x144>
    eb68:	8825883a 	mov	r18,r17
    eb6c:	7140000b 	ldhu	r5,0(r14)
    eb70:	4010d43a 	srli	r8,r8,16
    eb74:	193fffcc 	andi	r4,r3,65535
    eb78:	2fcb383a 	mul	r5,r5,ra
    eb7c:	7bc00104 	addi	r15,r15,4
    eb80:	73800104 	addi	r14,r14,4
    eb84:	2a0b883a 	add	r5,r5,r8
    eb88:	29cb883a 	add	r5,r5,r7
    eb8c:	2806943a 	slli	r3,r5,16
    eb90:	94400104 	addi	r17,r18,4
    eb94:	280ad43a 	srli	r5,r5,16
    eb98:	1908b03a 	or	r4,r3,r4
    eb9c:	793fff15 	stw	r4,-4(r15)
    eba0:	70ffff17 	ldw	r3,-4(r14)
    eba4:	8a000017 	ldw	r8,0(r17)
    eba8:	1806d43a 	srli	r3,r3,16
    ebac:	413fffcc 	andi	r4,r8,65535
    ebb0:	1fc7383a 	mul	r3,r3,ra
    ebb4:	1907883a 	add	r3,r3,r4
    ebb8:	1947883a 	add	r3,r3,r5
    ebbc:	180ed43a 	srli	r7,r3,16
    ebc0:	727fe936 	bltu	r14,r9,eb68 <__alt_data_end+0xf000eb68>
    ebc4:	90c00115 	stw	r3,4(r18)
    ebc8:	31800104 	addi	r6,r6,4
    ebcc:	5ac00104 	addi	r11,r11,4
    ebd0:	333fbe36 	bltu	r6,r12,eacc <__alt_data_end+0xf000eacc>
    ebd4:	0400090e 	bge	zero,r16,ebfc <__multiply+0x1d4>
    ebd8:	50ffff17 	ldw	r3,-4(r10)
    ebdc:	52bfff04 	addi	r10,r10,-4
    ebe0:	18000326 	beq	r3,zero,ebf0 <__multiply+0x1c8>
    ebe4:	00000506 	br	ebfc <__multiply+0x1d4>
    ebe8:	50c00017 	ldw	r3,0(r10)
    ebec:	1800031e 	bne	r3,zero,ebfc <__multiply+0x1d4>
    ebf0:	843fffc4 	addi	r16,r16,-1
    ebf4:	52bfff04 	addi	r10,r10,-4
    ebf8:	803ffb1e 	bne	r16,zero,ebe8 <__alt_data_end+0xf000ebe8>
    ebfc:	14000415 	stw	r16,16(r2)
    ec00:	dfc00517 	ldw	ra,20(sp)
    ec04:	dd000417 	ldw	r20,16(sp)
    ec08:	dcc00317 	ldw	r19,12(sp)
    ec0c:	dc800217 	ldw	r18,8(sp)
    ec10:	dc400117 	ldw	r17,4(sp)
    ec14:	dc000017 	ldw	r16,0(sp)
    ec18:	dec00604 	addi	sp,sp,24
    ec1c:	f800283a 	ret

0000ec20 <__pow5mult>:
    ec20:	defffa04 	addi	sp,sp,-24
    ec24:	dcc00315 	stw	r19,12(sp)
    ec28:	dc000015 	stw	r16,0(sp)
    ec2c:	dfc00515 	stw	ra,20(sp)
    ec30:	dd000415 	stw	r20,16(sp)
    ec34:	dc800215 	stw	r18,8(sp)
    ec38:	dc400115 	stw	r17,4(sp)
    ec3c:	308000cc 	andi	r2,r6,3
    ec40:	3021883a 	mov	r16,r6
    ec44:	2027883a 	mov	r19,r4
    ec48:	10002f1e 	bne	r2,zero,ed08 <__pow5mult+0xe8>
    ec4c:	2825883a 	mov	r18,r5
    ec50:	8021d0ba 	srai	r16,r16,2
    ec54:	80001a26 	beq	r16,zero,ecc0 <__pow5mult+0xa0>
    ec58:	9c401217 	ldw	r17,72(r19)
    ec5c:	8800061e 	bne	r17,zero,ec78 <__pow5mult+0x58>
    ec60:	00003406 	br	ed34 <__pow5mult+0x114>
    ec64:	8021d07a 	srai	r16,r16,1
    ec68:	80001526 	beq	r16,zero,ecc0 <__pow5mult+0xa0>
    ec6c:	88800017 	ldw	r2,0(r17)
    ec70:	10001c26 	beq	r2,zero,ece4 <__pow5mult+0xc4>
    ec74:	1023883a 	mov	r17,r2
    ec78:	8080004c 	andi	r2,r16,1
    ec7c:	103ff926 	beq	r2,zero,ec64 <__alt_data_end+0xf000ec64>
    ec80:	880d883a 	mov	r6,r17
    ec84:	900b883a 	mov	r5,r18
    ec88:	9809883a 	mov	r4,r19
    ec8c:	000ea280 	call	ea28 <__multiply>
    ec90:	90001b26 	beq	r18,zero,ed00 <__pow5mult+0xe0>
    ec94:	91000117 	ldw	r4,4(r18)
    ec98:	98c01317 	ldw	r3,76(r19)
    ec9c:	8021d07a 	srai	r16,r16,1
    eca0:	2109883a 	add	r4,r4,r4
    eca4:	2109883a 	add	r4,r4,r4
    eca8:	1907883a 	add	r3,r3,r4
    ecac:	19000017 	ldw	r4,0(r3)
    ecb0:	91000015 	stw	r4,0(r18)
    ecb4:	1c800015 	stw	r18,0(r3)
    ecb8:	1025883a 	mov	r18,r2
    ecbc:	803feb1e 	bne	r16,zero,ec6c <__alt_data_end+0xf000ec6c>
    ecc0:	9005883a 	mov	r2,r18
    ecc4:	dfc00517 	ldw	ra,20(sp)
    ecc8:	dd000417 	ldw	r20,16(sp)
    eccc:	dcc00317 	ldw	r19,12(sp)
    ecd0:	dc800217 	ldw	r18,8(sp)
    ecd4:	dc400117 	ldw	r17,4(sp)
    ecd8:	dc000017 	ldw	r16,0(sp)
    ecdc:	dec00604 	addi	sp,sp,24
    ece0:	f800283a 	ret
    ece4:	880d883a 	mov	r6,r17
    ece8:	880b883a 	mov	r5,r17
    ecec:	9809883a 	mov	r4,r19
    ecf0:	000ea280 	call	ea28 <__multiply>
    ecf4:	88800015 	stw	r2,0(r17)
    ecf8:	10000015 	stw	zero,0(r2)
    ecfc:	003fdd06 	br	ec74 <__alt_data_end+0xf000ec74>
    ed00:	1025883a 	mov	r18,r2
    ed04:	003fd706 	br	ec64 <__alt_data_end+0xf000ec64>
    ed08:	10bfffc4 	addi	r2,r2,-1
    ed0c:	1085883a 	add	r2,r2,r2
    ed10:	00c20034 	movhi	r3,2048
    ed14:	18c0c104 	addi	r3,r3,772
    ed18:	1085883a 	add	r2,r2,r2
    ed1c:	1885883a 	add	r2,r3,r2
    ed20:	11800017 	ldw	r6,0(r2)
    ed24:	000f883a 	mov	r7,zero
    ed28:	000e6b00 	call	e6b0 <__multadd>
    ed2c:	1025883a 	mov	r18,r2
    ed30:	003fc706 	br	ec50 <__alt_data_end+0xf000ec50>
    ed34:	05000044 	movi	r20,1
    ed38:	a00b883a 	mov	r5,r20
    ed3c:	9809883a 	mov	r4,r19
    ed40:	000e5e00 	call	e5e0 <_Balloc>
    ed44:	1023883a 	mov	r17,r2
    ed48:	00809c44 	movi	r2,625
    ed4c:	88800515 	stw	r2,20(r17)
    ed50:	8d000415 	stw	r20,16(r17)
    ed54:	9c401215 	stw	r17,72(r19)
    ed58:	88000015 	stw	zero,0(r17)
    ed5c:	003fc606 	br	ec78 <__alt_data_end+0xf000ec78>

0000ed60 <__lshift>:
    ed60:	defff904 	addi	sp,sp,-28
    ed64:	dd400515 	stw	r21,20(sp)
    ed68:	dcc00315 	stw	r19,12(sp)
    ed6c:	302bd17a 	srai	r21,r6,5
    ed70:	2cc00417 	ldw	r19,16(r5)
    ed74:	28800217 	ldw	r2,8(r5)
    ed78:	dd000415 	stw	r20,16(sp)
    ed7c:	ace7883a 	add	r19,r21,r19
    ed80:	dc800215 	stw	r18,8(sp)
    ed84:	dc400115 	stw	r17,4(sp)
    ed88:	dc000015 	stw	r16,0(sp)
    ed8c:	dfc00615 	stw	ra,24(sp)
    ed90:	9c000044 	addi	r16,r19,1
    ed94:	2823883a 	mov	r17,r5
    ed98:	3029883a 	mov	r20,r6
    ed9c:	2025883a 	mov	r18,r4
    eda0:	29400117 	ldw	r5,4(r5)
    eda4:	1400030e 	bge	r2,r16,edb4 <__lshift+0x54>
    eda8:	1085883a 	add	r2,r2,r2
    edac:	29400044 	addi	r5,r5,1
    edb0:	143ffd16 	blt	r2,r16,eda8 <__alt_data_end+0xf000eda8>
    edb4:	9009883a 	mov	r4,r18
    edb8:	000e5e00 	call	e5e0 <_Balloc>
    edbc:	10c00504 	addi	r3,r2,20
    edc0:	0540070e 	bge	zero,r21,ede0 <__lshift+0x80>
    edc4:	ad6b883a 	add	r21,r21,r21
    edc8:	ad6b883a 	add	r21,r21,r21
    edcc:	1809883a 	mov	r4,r3
    edd0:	1d47883a 	add	r3,r3,r21
    edd4:	20000015 	stw	zero,0(r4)
    edd8:	21000104 	addi	r4,r4,4
    eddc:	193ffd1e 	bne	r3,r4,edd4 <__alt_data_end+0xf000edd4>
    ede0:	8a000417 	ldw	r8,16(r17)
    ede4:	89000504 	addi	r4,r17,20
    ede8:	a18007cc 	andi	r6,r20,31
    edec:	4211883a 	add	r8,r8,r8
    edf0:	4211883a 	add	r8,r8,r8
    edf4:	2211883a 	add	r8,r4,r8
    edf8:	30002326 	beq	r6,zero,ee88 <__lshift+0x128>
    edfc:	02400804 	movi	r9,32
    ee00:	4993c83a 	sub	r9,r9,r6
    ee04:	000b883a 	mov	r5,zero
    ee08:	21c00017 	ldw	r7,0(r4)
    ee0c:	1815883a 	mov	r10,r3
    ee10:	18c00104 	addi	r3,r3,4
    ee14:	398e983a 	sll	r7,r7,r6
    ee18:	21000104 	addi	r4,r4,4
    ee1c:	394ab03a 	or	r5,r7,r5
    ee20:	197fff15 	stw	r5,-4(r3)
    ee24:	217fff17 	ldw	r5,-4(r4)
    ee28:	2a4ad83a 	srl	r5,r5,r9
    ee2c:	223ff636 	bltu	r4,r8,ee08 <__alt_data_end+0xf000ee08>
    ee30:	51400115 	stw	r5,4(r10)
    ee34:	28001a1e 	bne	r5,zero,eea0 <__lshift+0x140>
    ee38:	843fffc4 	addi	r16,r16,-1
    ee3c:	14000415 	stw	r16,16(r2)
    ee40:	88000826 	beq	r17,zero,ee64 <__lshift+0x104>
    ee44:	89000117 	ldw	r4,4(r17)
    ee48:	90c01317 	ldw	r3,76(r18)
    ee4c:	2109883a 	add	r4,r4,r4
    ee50:	2109883a 	add	r4,r4,r4
    ee54:	1907883a 	add	r3,r3,r4
    ee58:	19000017 	ldw	r4,0(r3)
    ee5c:	89000015 	stw	r4,0(r17)
    ee60:	1c400015 	stw	r17,0(r3)
    ee64:	dfc00617 	ldw	ra,24(sp)
    ee68:	dd400517 	ldw	r21,20(sp)
    ee6c:	dd000417 	ldw	r20,16(sp)
    ee70:	dcc00317 	ldw	r19,12(sp)
    ee74:	dc800217 	ldw	r18,8(sp)
    ee78:	dc400117 	ldw	r17,4(sp)
    ee7c:	dc000017 	ldw	r16,0(sp)
    ee80:	dec00704 	addi	sp,sp,28
    ee84:	f800283a 	ret
    ee88:	21400017 	ldw	r5,0(r4)
    ee8c:	18c00104 	addi	r3,r3,4
    ee90:	21000104 	addi	r4,r4,4
    ee94:	197fff15 	stw	r5,-4(r3)
    ee98:	223ffb36 	bltu	r4,r8,ee88 <__alt_data_end+0xf000ee88>
    ee9c:	003fe606 	br	ee38 <__alt_data_end+0xf000ee38>
    eea0:	9c000084 	addi	r16,r19,2
    eea4:	003fe406 	br	ee38 <__alt_data_end+0xf000ee38>

0000eea8 <__mcmp>:
    eea8:	20800417 	ldw	r2,16(r4)
    eeac:	28c00417 	ldw	r3,16(r5)
    eeb0:	10c5c83a 	sub	r2,r2,r3
    eeb4:	1000111e 	bne	r2,zero,eefc <__mcmp+0x54>
    eeb8:	18c7883a 	add	r3,r3,r3
    eebc:	18c7883a 	add	r3,r3,r3
    eec0:	21000504 	addi	r4,r4,20
    eec4:	29400504 	addi	r5,r5,20
    eec8:	20c5883a 	add	r2,r4,r3
    eecc:	28cb883a 	add	r5,r5,r3
    eed0:	00000106 	br	eed8 <__mcmp+0x30>
    eed4:	20800a2e 	bgeu	r4,r2,ef00 <__mcmp+0x58>
    eed8:	10bfff04 	addi	r2,r2,-4
    eedc:	297fff04 	addi	r5,r5,-4
    eee0:	11800017 	ldw	r6,0(r2)
    eee4:	28c00017 	ldw	r3,0(r5)
    eee8:	30fffa26 	beq	r6,r3,eed4 <__alt_data_end+0xf000eed4>
    eeec:	30c00236 	bltu	r6,r3,eef8 <__mcmp+0x50>
    eef0:	00800044 	movi	r2,1
    eef4:	f800283a 	ret
    eef8:	00bfffc4 	movi	r2,-1
    eefc:	f800283a 	ret
    ef00:	0005883a 	mov	r2,zero
    ef04:	f800283a 	ret

0000ef08 <__mdiff>:
    ef08:	28c00417 	ldw	r3,16(r5)
    ef0c:	30800417 	ldw	r2,16(r6)
    ef10:	defffa04 	addi	sp,sp,-24
    ef14:	dcc00315 	stw	r19,12(sp)
    ef18:	dc800215 	stw	r18,8(sp)
    ef1c:	dfc00515 	stw	ra,20(sp)
    ef20:	dd000415 	stw	r20,16(sp)
    ef24:	dc400115 	stw	r17,4(sp)
    ef28:	dc000015 	stw	r16,0(sp)
    ef2c:	1887c83a 	sub	r3,r3,r2
    ef30:	2825883a 	mov	r18,r5
    ef34:	3027883a 	mov	r19,r6
    ef38:	1800141e 	bne	r3,zero,ef8c <__mdiff+0x84>
    ef3c:	1085883a 	add	r2,r2,r2
    ef40:	1085883a 	add	r2,r2,r2
    ef44:	2a000504 	addi	r8,r5,20
    ef48:	34000504 	addi	r16,r6,20
    ef4c:	4087883a 	add	r3,r8,r2
    ef50:	8085883a 	add	r2,r16,r2
    ef54:	00000106 	br	ef5c <__mdiff+0x54>
    ef58:	40c0592e 	bgeu	r8,r3,f0c0 <__mdiff+0x1b8>
    ef5c:	18ffff04 	addi	r3,r3,-4
    ef60:	10bfff04 	addi	r2,r2,-4
    ef64:	19c00017 	ldw	r7,0(r3)
    ef68:	11400017 	ldw	r5,0(r2)
    ef6c:	397ffa26 	beq	r7,r5,ef58 <__alt_data_end+0xf000ef58>
    ef70:	3940592e 	bgeu	r7,r5,f0d8 <__mdiff+0x1d0>
    ef74:	9005883a 	mov	r2,r18
    ef78:	4023883a 	mov	r17,r8
    ef7c:	9825883a 	mov	r18,r19
    ef80:	05000044 	movi	r20,1
    ef84:	1027883a 	mov	r19,r2
    ef88:	00000406 	br	ef9c <__mdiff+0x94>
    ef8c:	18005616 	blt	r3,zero,f0e8 <__mdiff+0x1e0>
    ef90:	34400504 	addi	r17,r6,20
    ef94:	2c000504 	addi	r16,r5,20
    ef98:	0029883a 	mov	r20,zero
    ef9c:	91400117 	ldw	r5,4(r18)
    efa0:	000e5e00 	call	e5e0 <_Balloc>
    efa4:	92400417 	ldw	r9,16(r18)
    efa8:	9b000417 	ldw	r12,16(r19)
    efac:	12c00504 	addi	r11,r2,20
    efb0:	4a51883a 	add	r8,r9,r9
    efb4:	6319883a 	add	r12,r12,r12
    efb8:	4211883a 	add	r8,r8,r8
    efbc:	6319883a 	add	r12,r12,r12
    efc0:	15000315 	stw	r20,12(r2)
    efc4:	8211883a 	add	r8,r16,r8
    efc8:	8b19883a 	add	r12,r17,r12
    efcc:	0007883a 	mov	r3,zero
    efd0:	81400017 	ldw	r5,0(r16)
    efd4:	89c00017 	ldw	r7,0(r17)
    efd8:	59800104 	addi	r6,r11,4
    efdc:	293fffcc 	andi	r4,r5,65535
    efe0:	20c7883a 	add	r3,r4,r3
    efe4:	393fffcc 	andi	r4,r7,65535
    efe8:	1909c83a 	sub	r4,r3,r4
    efec:	280ad43a 	srli	r5,r5,16
    eff0:	380ed43a 	srli	r7,r7,16
    eff4:	2007d43a 	srai	r3,r4,16
    eff8:	213fffcc 	andi	r4,r4,65535
    effc:	29cbc83a 	sub	r5,r5,r7
    f000:	28c7883a 	add	r3,r5,r3
    f004:	180a943a 	slli	r5,r3,16
    f008:	8c400104 	addi	r17,r17,4
    f00c:	84000104 	addi	r16,r16,4
    f010:	2908b03a 	or	r4,r5,r4
    f014:	59000015 	stw	r4,0(r11)
    f018:	1807d43a 	srai	r3,r3,16
    f01c:	3015883a 	mov	r10,r6
    f020:	3017883a 	mov	r11,r6
    f024:	8b3fea36 	bltu	r17,r12,efd0 <__alt_data_end+0xf000efd0>
    f028:	8200162e 	bgeu	r16,r8,f084 <__mdiff+0x17c>
    f02c:	8017883a 	mov	r11,r16
    f030:	59400017 	ldw	r5,0(r11)
    f034:	31800104 	addi	r6,r6,4
    f038:	5ac00104 	addi	r11,r11,4
    f03c:	293fffcc 	andi	r4,r5,65535
    f040:	20c7883a 	add	r3,r4,r3
    f044:	280ed43a 	srli	r7,r5,16
    f048:	180bd43a 	srai	r5,r3,16
    f04c:	193fffcc 	andi	r4,r3,65535
    f050:	3947883a 	add	r3,r7,r5
    f054:	180a943a 	slli	r5,r3,16
    f058:	1807d43a 	srai	r3,r3,16
    f05c:	2908b03a 	or	r4,r5,r4
    f060:	313fff15 	stw	r4,-4(r6)
    f064:	5a3ff236 	bltu	r11,r8,f030 <__alt_data_end+0xf000f030>
    f068:	0406303a 	nor	r3,zero,r16
    f06c:	1a07883a 	add	r3,r3,r8
    f070:	1806d0ba 	srli	r3,r3,2
    f074:	18c00044 	addi	r3,r3,1
    f078:	18c7883a 	add	r3,r3,r3
    f07c:	18c7883a 	add	r3,r3,r3
    f080:	50d5883a 	add	r10,r10,r3
    f084:	50ffff04 	addi	r3,r10,-4
    f088:	2000041e 	bne	r4,zero,f09c <__mdiff+0x194>
    f08c:	18ffff04 	addi	r3,r3,-4
    f090:	19000017 	ldw	r4,0(r3)
    f094:	4a7fffc4 	addi	r9,r9,-1
    f098:	203ffc26 	beq	r4,zero,f08c <__alt_data_end+0xf000f08c>
    f09c:	12400415 	stw	r9,16(r2)
    f0a0:	dfc00517 	ldw	ra,20(sp)
    f0a4:	dd000417 	ldw	r20,16(sp)
    f0a8:	dcc00317 	ldw	r19,12(sp)
    f0ac:	dc800217 	ldw	r18,8(sp)
    f0b0:	dc400117 	ldw	r17,4(sp)
    f0b4:	dc000017 	ldw	r16,0(sp)
    f0b8:	dec00604 	addi	sp,sp,24
    f0bc:	f800283a 	ret
    f0c0:	000b883a 	mov	r5,zero
    f0c4:	000e5e00 	call	e5e0 <_Balloc>
    f0c8:	00c00044 	movi	r3,1
    f0cc:	10c00415 	stw	r3,16(r2)
    f0d0:	10000515 	stw	zero,20(r2)
    f0d4:	003ff206 	br	f0a0 <__alt_data_end+0xf000f0a0>
    f0d8:	8023883a 	mov	r17,r16
    f0dc:	0029883a 	mov	r20,zero
    f0e0:	4021883a 	mov	r16,r8
    f0e4:	003fad06 	br	ef9c <__alt_data_end+0xf000ef9c>
    f0e8:	9005883a 	mov	r2,r18
    f0ec:	94400504 	addi	r17,r18,20
    f0f0:	9c000504 	addi	r16,r19,20
    f0f4:	9825883a 	mov	r18,r19
    f0f8:	05000044 	movi	r20,1
    f0fc:	1027883a 	mov	r19,r2
    f100:	003fa606 	br	ef9c <__alt_data_end+0xf000ef9c>

0000f104 <__ulp>:
    f104:	295ffc2c 	andhi	r5,r5,32752
    f108:	00bf3034 	movhi	r2,64704
    f10c:	2887883a 	add	r3,r5,r2
    f110:	00c0020e 	bge	zero,r3,f11c <__ulp+0x18>
    f114:	0005883a 	mov	r2,zero
    f118:	f800283a 	ret
    f11c:	00c7c83a 	sub	r3,zero,r3
    f120:	1807d53a 	srai	r3,r3,20
    f124:	008004c4 	movi	r2,19
    f128:	10c00b0e 	bge	r2,r3,f158 <__ulp+0x54>
    f12c:	18bffb04 	addi	r2,r3,-20
    f130:	01000784 	movi	r4,30
    f134:	0007883a 	mov	r3,zero
    f138:	20800516 	blt	r4,r2,f150 <__ulp+0x4c>
    f13c:	010007c4 	movi	r4,31
    f140:	2089c83a 	sub	r4,r4,r2
    f144:	00800044 	movi	r2,1
    f148:	1104983a 	sll	r2,r2,r4
    f14c:	f800283a 	ret
    f150:	00800044 	movi	r2,1
    f154:	f800283a 	ret
    f158:	01400234 	movhi	r5,8
    f15c:	28c7d83a 	sra	r3,r5,r3
    f160:	0005883a 	mov	r2,zero
    f164:	f800283a 	ret

0000f168 <__b2d>:
    f168:	defffa04 	addi	sp,sp,-24
    f16c:	dc000015 	stw	r16,0(sp)
    f170:	24000417 	ldw	r16,16(r4)
    f174:	dc400115 	stw	r17,4(sp)
    f178:	24400504 	addi	r17,r4,20
    f17c:	8421883a 	add	r16,r16,r16
    f180:	8421883a 	add	r16,r16,r16
    f184:	8c21883a 	add	r16,r17,r16
    f188:	dc800215 	stw	r18,8(sp)
    f18c:	84bfff17 	ldw	r18,-4(r16)
    f190:	dd000415 	stw	r20,16(sp)
    f194:	dcc00315 	stw	r19,12(sp)
    f198:	9009883a 	mov	r4,r18
    f19c:	2829883a 	mov	r20,r5
    f1a0:	dfc00515 	stw	ra,20(sp)
    f1a4:	000e8d40 	call	e8d4 <__hi0bits>
    f1a8:	00c00804 	movi	r3,32
    f1ac:	1889c83a 	sub	r4,r3,r2
    f1b0:	a1000015 	stw	r4,0(r20)
    f1b4:	01000284 	movi	r4,10
    f1b8:	84ffff04 	addi	r19,r16,-4
    f1bc:	20801216 	blt	r4,r2,f208 <__b2d+0xa0>
    f1c0:	018002c4 	movi	r6,11
    f1c4:	308dc83a 	sub	r6,r6,r2
    f1c8:	9186d83a 	srl	r3,r18,r6
    f1cc:	18cffc34 	orhi	r3,r3,16368
    f1d0:	8cc0212e 	bgeu	r17,r19,f258 <__b2d+0xf0>
    f1d4:	813ffe17 	ldw	r4,-8(r16)
    f1d8:	218cd83a 	srl	r6,r4,r6
    f1dc:	10800544 	addi	r2,r2,21
    f1e0:	9084983a 	sll	r2,r18,r2
    f1e4:	1184b03a 	or	r2,r2,r6
    f1e8:	dfc00517 	ldw	ra,20(sp)
    f1ec:	dd000417 	ldw	r20,16(sp)
    f1f0:	dcc00317 	ldw	r19,12(sp)
    f1f4:	dc800217 	ldw	r18,8(sp)
    f1f8:	dc400117 	ldw	r17,4(sp)
    f1fc:	dc000017 	ldw	r16,0(sp)
    f200:	dec00604 	addi	sp,sp,24
    f204:	f800283a 	ret
    f208:	8cc00f2e 	bgeu	r17,r19,f248 <__b2d+0xe0>
    f20c:	117ffd44 	addi	r5,r2,-11
    f210:	80bffe17 	ldw	r2,-8(r16)
    f214:	28000e26 	beq	r5,zero,f250 <__b2d+0xe8>
    f218:	1949c83a 	sub	r4,r3,r5
    f21c:	9164983a 	sll	r18,r18,r5
    f220:	1106d83a 	srl	r3,r2,r4
    f224:	81bffe04 	addi	r6,r16,-8
    f228:	948ffc34 	orhi	r18,r18,16368
    f22c:	90c6b03a 	or	r3,r18,r3
    f230:	89800e2e 	bgeu	r17,r6,f26c <__b2d+0x104>
    f234:	81bffd17 	ldw	r6,-12(r16)
    f238:	1144983a 	sll	r2,r2,r5
    f23c:	310ad83a 	srl	r5,r6,r4
    f240:	2884b03a 	or	r2,r5,r2
    f244:	003fe806 	br	f1e8 <__alt_data_end+0xf000f1e8>
    f248:	10bffd44 	addi	r2,r2,-11
    f24c:	1000041e 	bne	r2,zero,f260 <__b2d+0xf8>
    f250:	90cffc34 	orhi	r3,r18,16368
    f254:	003fe406 	br	f1e8 <__alt_data_end+0xf000f1e8>
    f258:	000d883a 	mov	r6,zero
    f25c:	003fdf06 	br	f1dc <__alt_data_end+0xf000f1dc>
    f260:	90a4983a 	sll	r18,r18,r2
    f264:	0005883a 	mov	r2,zero
    f268:	003ff906 	br	f250 <__alt_data_end+0xf000f250>
    f26c:	1144983a 	sll	r2,r2,r5
    f270:	003fdd06 	br	f1e8 <__alt_data_end+0xf000f1e8>

0000f274 <__d2b>:
    f274:	defff804 	addi	sp,sp,-32
    f278:	dc000215 	stw	r16,8(sp)
    f27c:	3021883a 	mov	r16,r6
    f280:	dc400315 	stw	r17,12(sp)
    f284:	8022907a 	slli	r17,r16,1
    f288:	dd000615 	stw	r20,24(sp)
    f28c:	2829883a 	mov	r20,r5
    f290:	01400044 	movi	r5,1
    f294:	dcc00515 	stw	r19,20(sp)
    f298:	dc800415 	stw	r18,16(sp)
    f29c:	dfc00715 	stw	ra,28(sp)
    f2a0:	3825883a 	mov	r18,r7
    f2a4:	8822d57a 	srli	r17,r17,21
    f2a8:	000e5e00 	call	e5e0 <_Balloc>
    f2ac:	1027883a 	mov	r19,r2
    f2b0:	00800434 	movhi	r2,16
    f2b4:	10bfffc4 	addi	r2,r2,-1
    f2b8:	808c703a 	and	r6,r16,r2
    f2bc:	88000126 	beq	r17,zero,f2c4 <__d2b+0x50>
    f2c0:	31800434 	orhi	r6,r6,16
    f2c4:	d9800015 	stw	r6,0(sp)
    f2c8:	a0002426 	beq	r20,zero,f35c <__d2b+0xe8>
    f2cc:	d9000104 	addi	r4,sp,4
    f2d0:	dd000115 	stw	r20,4(sp)
    f2d4:	000e93c0 	call	e93c <__lo0bits>
    f2d8:	d8c00017 	ldw	r3,0(sp)
    f2dc:	10002f1e 	bne	r2,zero,f39c <__d2b+0x128>
    f2e0:	d9000117 	ldw	r4,4(sp)
    f2e4:	99000515 	stw	r4,20(r19)
    f2e8:	1821003a 	cmpeq	r16,r3,zero
    f2ec:	01000084 	movi	r4,2
    f2f0:	2421c83a 	sub	r16,r4,r16
    f2f4:	98c00615 	stw	r3,24(r19)
    f2f8:	9c000415 	stw	r16,16(r19)
    f2fc:	88001f1e 	bne	r17,zero,f37c <__d2b+0x108>
    f300:	10bef384 	addi	r2,r2,-1074
    f304:	90800015 	stw	r2,0(r18)
    f308:	00900034 	movhi	r2,16384
    f30c:	10bfffc4 	addi	r2,r2,-1
    f310:	8085883a 	add	r2,r16,r2
    f314:	1085883a 	add	r2,r2,r2
    f318:	1085883a 	add	r2,r2,r2
    f31c:	9885883a 	add	r2,r19,r2
    f320:	11000517 	ldw	r4,20(r2)
    f324:	8020917a 	slli	r16,r16,5
    f328:	000e8d40 	call	e8d4 <__hi0bits>
    f32c:	d8c00817 	ldw	r3,32(sp)
    f330:	8085c83a 	sub	r2,r16,r2
    f334:	18800015 	stw	r2,0(r3)
    f338:	9805883a 	mov	r2,r19
    f33c:	dfc00717 	ldw	ra,28(sp)
    f340:	dd000617 	ldw	r20,24(sp)
    f344:	dcc00517 	ldw	r19,20(sp)
    f348:	dc800417 	ldw	r18,16(sp)
    f34c:	dc400317 	ldw	r17,12(sp)
    f350:	dc000217 	ldw	r16,8(sp)
    f354:	dec00804 	addi	sp,sp,32
    f358:	f800283a 	ret
    f35c:	d809883a 	mov	r4,sp
    f360:	000e93c0 	call	e93c <__lo0bits>
    f364:	d8c00017 	ldw	r3,0(sp)
    f368:	04000044 	movi	r16,1
    f36c:	9c000415 	stw	r16,16(r19)
    f370:	98c00515 	stw	r3,20(r19)
    f374:	10800804 	addi	r2,r2,32
    f378:	883fe126 	beq	r17,zero,f300 <__alt_data_end+0xf000f300>
    f37c:	00c00d44 	movi	r3,53
    f380:	8c7ef344 	addi	r17,r17,-1075
    f384:	88a3883a 	add	r17,r17,r2
    f388:	1885c83a 	sub	r2,r3,r2
    f38c:	d8c00817 	ldw	r3,32(sp)
    f390:	94400015 	stw	r17,0(r18)
    f394:	18800015 	stw	r2,0(r3)
    f398:	003fe706 	br	f338 <__alt_data_end+0xf000f338>
    f39c:	01000804 	movi	r4,32
    f3a0:	2089c83a 	sub	r4,r4,r2
    f3a4:	1908983a 	sll	r4,r3,r4
    f3a8:	d9400117 	ldw	r5,4(sp)
    f3ac:	1886d83a 	srl	r3,r3,r2
    f3b0:	2148b03a 	or	r4,r4,r5
    f3b4:	99000515 	stw	r4,20(r19)
    f3b8:	d8c00015 	stw	r3,0(sp)
    f3bc:	003fca06 	br	f2e8 <__alt_data_end+0xf000f2e8>

0000f3c0 <__ratio>:
    f3c0:	defff904 	addi	sp,sp,-28
    f3c4:	dc400315 	stw	r17,12(sp)
    f3c8:	2823883a 	mov	r17,r5
    f3cc:	d9400104 	addi	r5,sp,4
    f3d0:	dfc00615 	stw	ra,24(sp)
    f3d4:	dcc00515 	stw	r19,20(sp)
    f3d8:	dc800415 	stw	r18,16(sp)
    f3dc:	2027883a 	mov	r19,r4
    f3e0:	dc000215 	stw	r16,8(sp)
    f3e4:	000f1680 	call	f168 <__b2d>
    f3e8:	d80b883a 	mov	r5,sp
    f3ec:	8809883a 	mov	r4,r17
    f3f0:	1025883a 	mov	r18,r2
    f3f4:	1821883a 	mov	r16,r3
    f3f8:	000f1680 	call	f168 <__b2d>
    f3fc:	8a000417 	ldw	r8,16(r17)
    f400:	99000417 	ldw	r4,16(r19)
    f404:	d9400117 	ldw	r5,4(sp)
    f408:	2209c83a 	sub	r4,r4,r8
    f40c:	2010917a 	slli	r8,r4,5
    f410:	d9000017 	ldw	r4,0(sp)
    f414:	2909c83a 	sub	r4,r5,r4
    f418:	4109883a 	add	r4,r8,r4
    f41c:	01000e0e 	bge	zero,r4,f458 <__ratio+0x98>
    f420:	2008953a 	slli	r4,r4,20
    f424:	2421883a 	add	r16,r4,r16
    f428:	100d883a 	mov	r6,r2
    f42c:	180f883a 	mov	r7,r3
    f430:	9009883a 	mov	r4,r18
    f434:	800b883a 	mov	r5,r16
    f438:	0006f600 	call	6f60 <__divdf3>
    f43c:	dfc00617 	ldw	ra,24(sp)
    f440:	dcc00517 	ldw	r19,20(sp)
    f444:	dc800417 	ldw	r18,16(sp)
    f448:	dc400317 	ldw	r17,12(sp)
    f44c:	dc000217 	ldw	r16,8(sp)
    f450:	dec00704 	addi	sp,sp,28
    f454:	f800283a 	ret
    f458:	2008953a 	slli	r4,r4,20
    f45c:	1907c83a 	sub	r3,r3,r4
    f460:	003ff106 	br	f428 <__alt_data_end+0xf000f428>

0000f464 <_mprec_log10>:
    f464:	defffe04 	addi	sp,sp,-8
    f468:	dc000015 	stw	r16,0(sp)
    f46c:	dfc00115 	stw	ra,4(sp)
    f470:	008005c4 	movi	r2,23
    f474:	2021883a 	mov	r16,r4
    f478:	11000d0e 	bge	r2,r4,f4b0 <_mprec_log10+0x4c>
    f47c:	0005883a 	mov	r2,zero
    f480:	00cffc34 	movhi	r3,16368
    f484:	843fffc4 	addi	r16,r16,-1
    f488:	000d883a 	mov	r6,zero
    f48c:	01d00934 	movhi	r7,16420
    f490:	1009883a 	mov	r4,r2
    f494:	180b883a 	mov	r5,r3
    f498:	00133540 	call	13354 <__muldf3>
    f49c:	803ff91e 	bne	r16,zero,f484 <__alt_data_end+0xf000f484>
    f4a0:	dfc00117 	ldw	ra,4(sp)
    f4a4:	dc000017 	ldw	r16,0(sp)
    f4a8:	dec00204 	addi	sp,sp,8
    f4ac:	f800283a 	ret
    f4b0:	202090fa 	slli	r16,r4,3
    f4b4:	00820034 	movhi	r2,2048
    f4b8:	1080d804 	addi	r2,r2,864
    f4bc:	1421883a 	add	r16,r2,r16
    f4c0:	80800017 	ldw	r2,0(r16)
    f4c4:	80c00117 	ldw	r3,4(r16)
    f4c8:	dfc00117 	ldw	ra,4(sp)
    f4cc:	dc000017 	ldw	r16,0(sp)
    f4d0:	dec00204 	addi	sp,sp,8
    f4d4:	f800283a 	ret

0000f4d8 <__copybits>:
    f4d8:	297fffc4 	addi	r5,r5,-1
    f4dc:	280fd17a 	srai	r7,r5,5
    f4e0:	30c00417 	ldw	r3,16(r6)
    f4e4:	30800504 	addi	r2,r6,20
    f4e8:	39c00044 	addi	r7,r7,1
    f4ec:	18c7883a 	add	r3,r3,r3
    f4f0:	39cf883a 	add	r7,r7,r7
    f4f4:	18c7883a 	add	r3,r3,r3
    f4f8:	39cf883a 	add	r7,r7,r7
    f4fc:	10c7883a 	add	r3,r2,r3
    f500:	21cf883a 	add	r7,r4,r7
    f504:	10c00d2e 	bgeu	r2,r3,f53c <__copybits+0x64>
    f508:	200b883a 	mov	r5,r4
    f50c:	12000017 	ldw	r8,0(r2)
    f510:	29400104 	addi	r5,r5,4
    f514:	10800104 	addi	r2,r2,4
    f518:	2a3fff15 	stw	r8,-4(r5)
    f51c:	10fffb36 	bltu	r2,r3,f50c <__alt_data_end+0xf000f50c>
    f520:	1985c83a 	sub	r2,r3,r6
    f524:	10bffac4 	addi	r2,r2,-21
    f528:	1004d0ba 	srli	r2,r2,2
    f52c:	10800044 	addi	r2,r2,1
    f530:	1085883a 	add	r2,r2,r2
    f534:	1085883a 	add	r2,r2,r2
    f538:	2089883a 	add	r4,r4,r2
    f53c:	21c0032e 	bgeu	r4,r7,f54c <__copybits+0x74>
    f540:	20000015 	stw	zero,0(r4)
    f544:	21000104 	addi	r4,r4,4
    f548:	21fffd36 	bltu	r4,r7,f540 <__alt_data_end+0xf000f540>
    f54c:	f800283a 	ret

0000f550 <__any_on>:
    f550:	20c00417 	ldw	r3,16(r4)
    f554:	2805d17a 	srai	r2,r5,5
    f558:	21000504 	addi	r4,r4,20
    f55c:	18800d0e 	bge	r3,r2,f594 <__any_on+0x44>
    f560:	18c7883a 	add	r3,r3,r3
    f564:	18c7883a 	add	r3,r3,r3
    f568:	20c7883a 	add	r3,r4,r3
    f56c:	20c0192e 	bgeu	r4,r3,f5d4 <__any_on+0x84>
    f570:	18bfff17 	ldw	r2,-4(r3)
    f574:	18ffff04 	addi	r3,r3,-4
    f578:	1000041e 	bne	r2,zero,f58c <__any_on+0x3c>
    f57c:	20c0142e 	bgeu	r4,r3,f5d0 <__any_on+0x80>
    f580:	18ffff04 	addi	r3,r3,-4
    f584:	19400017 	ldw	r5,0(r3)
    f588:	283ffc26 	beq	r5,zero,f57c <__alt_data_end+0xf000f57c>
    f58c:	00800044 	movi	r2,1
    f590:	f800283a 	ret
    f594:	10c00a0e 	bge	r2,r3,f5c0 <__any_on+0x70>
    f598:	1085883a 	add	r2,r2,r2
    f59c:	1085883a 	add	r2,r2,r2
    f5a0:	294007cc 	andi	r5,r5,31
    f5a4:	2087883a 	add	r3,r4,r2
    f5a8:	283ff026 	beq	r5,zero,f56c <__alt_data_end+0xf000f56c>
    f5ac:	19800017 	ldw	r6,0(r3)
    f5b0:	3144d83a 	srl	r2,r6,r5
    f5b4:	114a983a 	sll	r5,r2,r5
    f5b8:	317ff41e 	bne	r6,r5,f58c <__alt_data_end+0xf000f58c>
    f5bc:	003feb06 	br	f56c <__alt_data_end+0xf000f56c>
    f5c0:	1085883a 	add	r2,r2,r2
    f5c4:	1085883a 	add	r2,r2,r2
    f5c8:	2087883a 	add	r3,r4,r2
    f5cc:	003fe706 	br	f56c <__alt_data_end+0xf000f56c>
    f5d0:	f800283a 	ret
    f5d4:	0005883a 	mov	r2,zero
    f5d8:	f800283a 	ret

0000f5dc <_putc_r>:
    f5dc:	defffc04 	addi	sp,sp,-16
    f5e0:	dc000215 	stw	r16,8(sp)
    f5e4:	dfc00315 	stw	ra,12(sp)
    f5e8:	2021883a 	mov	r16,r4
    f5ec:	20000226 	beq	r4,zero,f5f8 <_putc_r+0x1c>
    f5f0:	20800e17 	ldw	r2,56(r4)
    f5f4:	10001b26 	beq	r2,zero,f664 <_putc_r+0x88>
    f5f8:	30800217 	ldw	r2,8(r6)
    f5fc:	10bfffc4 	addi	r2,r2,-1
    f600:	30800215 	stw	r2,8(r6)
    f604:	10000a16 	blt	r2,zero,f630 <_putc_r+0x54>
    f608:	30800017 	ldw	r2,0(r6)
    f60c:	11400005 	stb	r5,0(r2)
    f610:	30800017 	ldw	r2,0(r6)
    f614:	10c00044 	addi	r3,r2,1
    f618:	30c00015 	stw	r3,0(r6)
    f61c:	10800003 	ldbu	r2,0(r2)
    f620:	dfc00317 	ldw	ra,12(sp)
    f624:	dc000217 	ldw	r16,8(sp)
    f628:	dec00404 	addi	sp,sp,16
    f62c:	f800283a 	ret
    f630:	30c00617 	ldw	r3,24(r6)
    f634:	10c00616 	blt	r2,r3,f650 <_putc_r+0x74>
    f638:	30800017 	ldw	r2,0(r6)
    f63c:	00c00284 	movi	r3,10
    f640:	11400005 	stb	r5,0(r2)
    f644:	30800017 	ldw	r2,0(r6)
    f648:	11400003 	ldbu	r5,0(r2)
    f64c:	28fff11e 	bne	r5,r3,f614 <__alt_data_end+0xf000f614>
    f650:	8009883a 	mov	r4,r16
    f654:	dfc00317 	ldw	ra,12(sp)
    f658:	dc000217 	ldw	r16,8(sp)
    f65c:	dec00404 	addi	sp,sp,16
    f660:	00115d01 	jmpi	115d0 <__swbuf_r>
    f664:	d9400015 	stw	r5,0(sp)
    f668:	d9800115 	stw	r6,4(sp)
    f66c:	000ce340 	call	ce34 <__sinit>
    f670:	d9800117 	ldw	r6,4(sp)
    f674:	d9400017 	ldw	r5,0(sp)
    f678:	003fdf06 	br	f5f8 <__alt_data_end+0xf000f5f8>

0000f67c <putc>:
    f67c:	00820034 	movhi	r2,2048
    f680:	defffc04 	addi	sp,sp,-16
    f684:	10898104 	addi	r2,r2,9732
    f688:	dc000115 	stw	r16,4(sp)
    f68c:	14000017 	ldw	r16,0(r2)
    f690:	dc400215 	stw	r17,8(sp)
    f694:	dfc00315 	stw	ra,12(sp)
    f698:	2023883a 	mov	r17,r4
    f69c:	80000226 	beq	r16,zero,f6a8 <putc+0x2c>
    f6a0:	80800e17 	ldw	r2,56(r16)
    f6a4:	10001a26 	beq	r2,zero,f710 <putc+0x94>
    f6a8:	28800217 	ldw	r2,8(r5)
    f6ac:	10bfffc4 	addi	r2,r2,-1
    f6b0:	28800215 	stw	r2,8(r5)
    f6b4:	10000b16 	blt	r2,zero,f6e4 <putc+0x68>
    f6b8:	28800017 	ldw	r2,0(r5)
    f6bc:	14400005 	stb	r17,0(r2)
    f6c0:	28800017 	ldw	r2,0(r5)
    f6c4:	10c00044 	addi	r3,r2,1
    f6c8:	28c00015 	stw	r3,0(r5)
    f6cc:	10800003 	ldbu	r2,0(r2)
    f6d0:	dfc00317 	ldw	ra,12(sp)
    f6d4:	dc400217 	ldw	r17,8(sp)
    f6d8:	dc000117 	ldw	r16,4(sp)
    f6dc:	dec00404 	addi	sp,sp,16
    f6e0:	f800283a 	ret
    f6e4:	28c00617 	ldw	r3,24(r5)
    f6e8:	10c00e16 	blt	r2,r3,f724 <putc+0xa8>
    f6ec:	28800017 	ldw	r2,0(r5)
    f6f0:	01000284 	movi	r4,10
    f6f4:	14400005 	stb	r17,0(r2)
    f6f8:	28800017 	ldw	r2,0(r5)
    f6fc:	10c00003 	ldbu	r3,0(r2)
    f700:	193ff01e 	bne	r3,r4,f6c4 <__alt_data_end+0xf000f6c4>
    f704:	280d883a 	mov	r6,r5
    f708:	180b883a 	mov	r5,r3
    f70c:	00000706 	br	f72c <putc+0xb0>
    f710:	8009883a 	mov	r4,r16
    f714:	d9400015 	stw	r5,0(sp)
    f718:	000ce340 	call	ce34 <__sinit>
    f71c:	d9400017 	ldw	r5,0(sp)
    f720:	003fe106 	br	f6a8 <__alt_data_end+0xf000f6a8>
    f724:	280d883a 	mov	r6,r5
    f728:	880b883a 	mov	r5,r17
    f72c:	8009883a 	mov	r4,r16
    f730:	dfc00317 	ldw	ra,12(sp)
    f734:	dc400217 	ldw	r17,8(sp)
    f738:	dc000117 	ldw	r16,4(sp)
    f73c:	dec00404 	addi	sp,sp,16
    f740:	00115d01 	jmpi	115d0 <__swbuf_r>

0000f744 <_realloc_r>:
    f744:	defff604 	addi	sp,sp,-40
    f748:	dc800215 	stw	r18,8(sp)
    f74c:	dfc00915 	stw	ra,36(sp)
    f750:	df000815 	stw	fp,32(sp)
    f754:	ddc00715 	stw	r23,28(sp)
    f758:	dd800615 	stw	r22,24(sp)
    f75c:	dd400515 	stw	r21,20(sp)
    f760:	dd000415 	stw	r20,16(sp)
    f764:	dcc00315 	stw	r19,12(sp)
    f768:	dc400115 	stw	r17,4(sp)
    f76c:	dc000015 	stw	r16,0(sp)
    f770:	3025883a 	mov	r18,r6
    f774:	2800b726 	beq	r5,zero,fa54 <_realloc_r+0x310>
    f778:	282b883a 	mov	r21,r5
    f77c:	2029883a 	mov	r20,r4
    f780:	00140240 	call	14024 <__malloc_lock>
    f784:	a8bfff17 	ldw	r2,-4(r21)
    f788:	043fff04 	movi	r16,-4
    f78c:	90c002c4 	addi	r3,r18,11
    f790:	01000584 	movi	r4,22
    f794:	acfffe04 	addi	r19,r21,-8
    f798:	1420703a 	and	r16,r2,r16
    f79c:	20c0332e 	bgeu	r4,r3,f86c <_realloc_r+0x128>
    f7a0:	047ffe04 	movi	r17,-8
    f7a4:	1c62703a 	and	r17,r3,r17
    f7a8:	8807883a 	mov	r3,r17
    f7ac:	88005816 	blt	r17,zero,f910 <_realloc_r+0x1cc>
    f7b0:	8c805736 	bltu	r17,r18,f910 <_realloc_r+0x1cc>
    f7b4:	80c0300e 	bge	r16,r3,f878 <_realloc_r+0x134>
    f7b8:	07020034 	movhi	fp,2048
    f7bc:	e7031304 	addi	fp,fp,3148
    f7c0:	e1c00217 	ldw	r7,8(fp)
    f7c4:	9c09883a 	add	r4,r19,r16
    f7c8:	22000117 	ldw	r8,4(r4)
    f7cc:	21c06326 	beq	r4,r7,f95c <_realloc_r+0x218>
    f7d0:	017fff84 	movi	r5,-2
    f7d4:	414a703a 	and	r5,r8,r5
    f7d8:	214b883a 	add	r5,r4,r5
    f7dc:	29800117 	ldw	r6,4(r5)
    f7e0:	3180004c 	andi	r6,r6,1
    f7e4:	30003f26 	beq	r6,zero,f8e4 <_realloc_r+0x1a0>
    f7e8:	1080004c 	andi	r2,r2,1
    f7ec:	10008326 	beq	r2,zero,f9fc <_realloc_r+0x2b8>
    f7f0:	900b883a 	mov	r5,r18
    f7f4:	a009883a 	mov	r4,r20
    f7f8:	000db940 	call	db94 <_malloc_r>
    f7fc:	1025883a 	mov	r18,r2
    f800:	10011e26 	beq	r2,zero,fc7c <_realloc_r+0x538>
    f804:	a93fff17 	ldw	r4,-4(r21)
    f808:	10fffe04 	addi	r3,r2,-8
    f80c:	00bfff84 	movi	r2,-2
    f810:	2084703a 	and	r2,r4,r2
    f814:	9885883a 	add	r2,r19,r2
    f818:	1880ee26 	beq	r3,r2,fbd4 <_realloc_r+0x490>
    f81c:	81bfff04 	addi	r6,r16,-4
    f820:	00800904 	movi	r2,36
    f824:	1180b836 	bltu	r2,r6,fb08 <_realloc_r+0x3c4>
    f828:	00c004c4 	movi	r3,19
    f82c:	19809636 	bltu	r3,r6,fa88 <_realloc_r+0x344>
    f830:	9005883a 	mov	r2,r18
    f834:	a807883a 	mov	r3,r21
    f838:	19000017 	ldw	r4,0(r3)
    f83c:	11000015 	stw	r4,0(r2)
    f840:	19000117 	ldw	r4,4(r3)
    f844:	11000115 	stw	r4,4(r2)
    f848:	18c00217 	ldw	r3,8(r3)
    f84c:	10c00215 	stw	r3,8(r2)
    f850:	a80b883a 	mov	r5,r21
    f854:	a009883a 	mov	r4,r20
    f858:	000cfa80 	call	cfa8 <_free_r>
    f85c:	a009883a 	mov	r4,r20
    f860:	00140480 	call	14048 <__malloc_unlock>
    f864:	9005883a 	mov	r2,r18
    f868:	00001206 	br	f8b4 <_realloc_r+0x170>
    f86c:	00c00404 	movi	r3,16
    f870:	1823883a 	mov	r17,r3
    f874:	003fce06 	br	f7b0 <__alt_data_end+0xf000f7b0>
    f878:	a825883a 	mov	r18,r21
    f87c:	8445c83a 	sub	r2,r16,r17
    f880:	00c003c4 	movi	r3,15
    f884:	18802636 	bltu	r3,r2,f920 <_realloc_r+0x1dc>
    f888:	99800117 	ldw	r6,4(r19)
    f88c:	9c07883a 	add	r3,r19,r16
    f890:	3180004c 	andi	r6,r6,1
    f894:	3420b03a 	or	r16,r6,r16
    f898:	9c000115 	stw	r16,4(r19)
    f89c:	18800117 	ldw	r2,4(r3)
    f8a0:	10800054 	ori	r2,r2,1
    f8a4:	18800115 	stw	r2,4(r3)
    f8a8:	a009883a 	mov	r4,r20
    f8ac:	00140480 	call	14048 <__malloc_unlock>
    f8b0:	9005883a 	mov	r2,r18
    f8b4:	dfc00917 	ldw	ra,36(sp)
    f8b8:	df000817 	ldw	fp,32(sp)
    f8bc:	ddc00717 	ldw	r23,28(sp)
    f8c0:	dd800617 	ldw	r22,24(sp)
    f8c4:	dd400517 	ldw	r21,20(sp)
    f8c8:	dd000417 	ldw	r20,16(sp)
    f8cc:	dcc00317 	ldw	r19,12(sp)
    f8d0:	dc800217 	ldw	r18,8(sp)
    f8d4:	dc400117 	ldw	r17,4(sp)
    f8d8:	dc000017 	ldw	r16,0(sp)
    f8dc:	dec00a04 	addi	sp,sp,40
    f8e0:	f800283a 	ret
    f8e4:	017fff04 	movi	r5,-4
    f8e8:	414a703a 	and	r5,r8,r5
    f8ec:	814d883a 	add	r6,r16,r5
    f8f0:	30c01f16 	blt	r6,r3,f970 <_realloc_r+0x22c>
    f8f4:	20800317 	ldw	r2,12(r4)
    f8f8:	20c00217 	ldw	r3,8(r4)
    f8fc:	a825883a 	mov	r18,r21
    f900:	3021883a 	mov	r16,r6
    f904:	18800315 	stw	r2,12(r3)
    f908:	10c00215 	stw	r3,8(r2)
    f90c:	003fdb06 	br	f87c <__alt_data_end+0xf000f87c>
    f910:	00800304 	movi	r2,12
    f914:	a0800015 	stw	r2,0(r20)
    f918:	0005883a 	mov	r2,zero
    f91c:	003fe506 	br	f8b4 <__alt_data_end+0xf000f8b4>
    f920:	98c00117 	ldw	r3,4(r19)
    f924:	9c4b883a 	add	r5,r19,r17
    f928:	11000054 	ori	r4,r2,1
    f92c:	18c0004c 	andi	r3,r3,1
    f930:	1c62b03a 	or	r17,r3,r17
    f934:	9c400115 	stw	r17,4(r19)
    f938:	29000115 	stw	r4,4(r5)
    f93c:	2885883a 	add	r2,r5,r2
    f940:	10c00117 	ldw	r3,4(r2)
    f944:	29400204 	addi	r5,r5,8
    f948:	a009883a 	mov	r4,r20
    f94c:	18c00054 	ori	r3,r3,1
    f950:	10c00115 	stw	r3,4(r2)
    f954:	000cfa80 	call	cfa8 <_free_r>
    f958:	003fd306 	br	f8a8 <__alt_data_end+0xf000f8a8>
    f95c:	017fff04 	movi	r5,-4
    f960:	414a703a 	and	r5,r8,r5
    f964:	89800404 	addi	r6,r17,16
    f968:	8151883a 	add	r8,r16,r5
    f96c:	4180590e 	bge	r8,r6,fad4 <_realloc_r+0x390>
    f970:	1080004c 	andi	r2,r2,1
    f974:	103f9e1e 	bne	r2,zero,f7f0 <__alt_data_end+0xf000f7f0>
    f978:	adbffe17 	ldw	r22,-8(r21)
    f97c:	00bfff04 	movi	r2,-4
    f980:	9dadc83a 	sub	r22,r19,r22
    f984:	b1800117 	ldw	r6,4(r22)
    f988:	3084703a 	and	r2,r6,r2
    f98c:	20002026 	beq	r4,zero,fa10 <_realloc_r+0x2cc>
    f990:	80af883a 	add	r23,r16,r2
    f994:	b96f883a 	add	r23,r23,r5
    f998:	21c05f26 	beq	r4,r7,fb18 <_realloc_r+0x3d4>
    f99c:	b8c01c16 	blt	r23,r3,fa10 <_realloc_r+0x2cc>
    f9a0:	20800317 	ldw	r2,12(r4)
    f9a4:	20c00217 	ldw	r3,8(r4)
    f9a8:	81bfff04 	addi	r6,r16,-4
    f9ac:	01000904 	movi	r4,36
    f9b0:	18800315 	stw	r2,12(r3)
    f9b4:	10c00215 	stw	r3,8(r2)
    f9b8:	b0c00217 	ldw	r3,8(r22)
    f9bc:	b0800317 	ldw	r2,12(r22)
    f9c0:	b4800204 	addi	r18,r22,8
    f9c4:	18800315 	stw	r2,12(r3)
    f9c8:	10c00215 	stw	r3,8(r2)
    f9cc:	21801b36 	bltu	r4,r6,fa3c <_realloc_r+0x2f8>
    f9d0:	008004c4 	movi	r2,19
    f9d4:	1180352e 	bgeu	r2,r6,faac <_realloc_r+0x368>
    f9d8:	a8800017 	ldw	r2,0(r21)
    f9dc:	b0800215 	stw	r2,8(r22)
    f9e0:	a8800117 	ldw	r2,4(r21)
    f9e4:	b0800315 	stw	r2,12(r22)
    f9e8:	008006c4 	movi	r2,27
    f9ec:	11807f36 	bltu	r2,r6,fbec <_realloc_r+0x4a8>
    f9f0:	b0800404 	addi	r2,r22,16
    f9f4:	ad400204 	addi	r21,r21,8
    f9f8:	00002d06 	br	fab0 <_realloc_r+0x36c>
    f9fc:	adbffe17 	ldw	r22,-8(r21)
    fa00:	00bfff04 	movi	r2,-4
    fa04:	9dadc83a 	sub	r22,r19,r22
    fa08:	b1000117 	ldw	r4,4(r22)
    fa0c:	2084703a 	and	r2,r4,r2
    fa10:	b03f7726 	beq	r22,zero,f7f0 <__alt_data_end+0xf000f7f0>
    fa14:	80af883a 	add	r23,r16,r2
    fa18:	b8ff7516 	blt	r23,r3,f7f0 <__alt_data_end+0xf000f7f0>
    fa1c:	b0800317 	ldw	r2,12(r22)
    fa20:	b0c00217 	ldw	r3,8(r22)
    fa24:	81bfff04 	addi	r6,r16,-4
    fa28:	01000904 	movi	r4,36
    fa2c:	18800315 	stw	r2,12(r3)
    fa30:	10c00215 	stw	r3,8(r2)
    fa34:	b4800204 	addi	r18,r22,8
    fa38:	21bfe52e 	bgeu	r4,r6,f9d0 <__alt_data_end+0xf000f9d0>
    fa3c:	a80b883a 	mov	r5,r21
    fa40:	9009883a 	mov	r4,r18
    fa44:	000e4840 	call	e484 <memmove>
    fa48:	b821883a 	mov	r16,r23
    fa4c:	b027883a 	mov	r19,r22
    fa50:	003f8a06 	br	f87c <__alt_data_end+0xf000f87c>
    fa54:	300b883a 	mov	r5,r6
    fa58:	dfc00917 	ldw	ra,36(sp)
    fa5c:	df000817 	ldw	fp,32(sp)
    fa60:	ddc00717 	ldw	r23,28(sp)
    fa64:	dd800617 	ldw	r22,24(sp)
    fa68:	dd400517 	ldw	r21,20(sp)
    fa6c:	dd000417 	ldw	r20,16(sp)
    fa70:	dcc00317 	ldw	r19,12(sp)
    fa74:	dc800217 	ldw	r18,8(sp)
    fa78:	dc400117 	ldw	r17,4(sp)
    fa7c:	dc000017 	ldw	r16,0(sp)
    fa80:	dec00a04 	addi	sp,sp,40
    fa84:	000db941 	jmpi	db94 <_malloc_r>
    fa88:	a8c00017 	ldw	r3,0(r21)
    fa8c:	90c00015 	stw	r3,0(r18)
    fa90:	a8c00117 	ldw	r3,4(r21)
    fa94:	90c00115 	stw	r3,4(r18)
    fa98:	00c006c4 	movi	r3,27
    fa9c:	19804536 	bltu	r3,r6,fbb4 <_realloc_r+0x470>
    faa0:	90800204 	addi	r2,r18,8
    faa4:	a8c00204 	addi	r3,r21,8
    faa8:	003f6306 	br	f838 <__alt_data_end+0xf000f838>
    faac:	9005883a 	mov	r2,r18
    fab0:	a8c00017 	ldw	r3,0(r21)
    fab4:	b821883a 	mov	r16,r23
    fab8:	b027883a 	mov	r19,r22
    fabc:	10c00015 	stw	r3,0(r2)
    fac0:	a8c00117 	ldw	r3,4(r21)
    fac4:	10c00115 	stw	r3,4(r2)
    fac8:	a8c00217 	ldw	r3,8(r21)
    facc:	10c00215 	stw	r3,8(r2)
    fad0:	003f6a06 	br	f87c <__alt_data_end+0xf000f87c>
    fad4:	9c67883a 	add	r19,r19,r17
    fad8:	4445c83a 	sub	r2,r8,r17
    fadc:	e4c00215 	stw	r19,8(fp)
    fae0:	10800054 	ori	r2,r2,1
    fae4:	98800115 	stw	r2,4(r19)
    fae8:	a8bfff17 	ldw	r2,-4(r21)
    faec:	a009883a 	mov	r4,r20
    faf0:	1080004c 	andi	r2,r2,1
    faf4:	1462b03a 	or	r17,r2,r17
    faf8:	ac7fff15 	stw	r17,-4(r21)
    fafc:	00140480 	call	14048 <__malloc_unlock>
    fb00:	a805883a 	mov	r2,r21
    fb04:	003f6b06 	br	f8b4 <__alt_data_end+0xf000f8b4>
    fb08:	a80b883a 	mov	r5,r21
    fb0c:	9009883a 	mov	r4,r18
    fb10:	000e4840 	call	e484 <memmove>
    fb14:	003f4e06 	br	f850 <__alt_data_end+0xf000f850>
    fb18:	89000404 	addi	r4,r17,16
    fb1c:	b93fbc16 	blt	r23,r4,fa10 <__alt_data_end+0xf000fa10>
    fb20:	b0800317 	ldw	r2,12(r22)
    fb24:	b0c00217 	ldw	r3,8(r22)
    fb28:	81bfff04 	addi	r6,r16,-4
    fb2c:	01000904 	movi	r4,36
    fb30:	18800315 	stw	r2,12(r3)
    fb34:	10c00215 	stw	r3,8(r2)
    fb38:	b4800204 	addi	r18,r22,8
    fb3c:	21804336 	bltu	r4,r6,fc4c <_realloc_r+0x508>
    fb40:	008004c4 	movi	r2,19
    fb44:	11803f2e 	bgeu	r2,r6,fc44 <_realloc_r+0x500>
    fb48:	a8800017 	ldw	r2,0(r21)
    fb4c:	b0800215 	stw	r2,8(r22)
    fb50:	a8800117 	ldw	r2,4(r21)
    fb54:	b0800315 	stw	r2,12(r22)
    fb58:	008006c4 	movi	r2,27
    fb5c:	11803f36 	bltu	r2,r6,fc5c <_realloc_r+0x518>
    fb60:	b0800404 	addi	r2,r22,16
    fb64:	ad400204 	addi	r21,r21,8
    fb68:	a8c00017 	ldw	r3,0(r21)
    fb6c:	10c00015 	stw	r3,0(r2)
    fb70:	a8c00117 	ldw	r3,4(r21)
    fb74:	10c00115 	stw	r3,4(r2)
    fb78:	a8c00217 	ldw	r3,8(r21)
    fb7c:	10c00215 	stw	r3,8(r2)
    fb80:	b447883a 	add	r3,r22,r17
    fb84:	bc45c83a 	sub	r2,r23,r17
    fb88:	e0c00215 	stw	r3,8(fp)
    fb8c:	10800054 	ori	r2,r2,1
    fb90:	18800115 	stw	r2,4(r3)
    fb94:	b0800117 	ldw	r2,4(r22)
    fb98:	a009883a 	mov	r4,r20
    fb9c:	1080004c 	andi	r2,r2,1
    fba0:	1462b03a 	or	r17,r2,r17
    fba4:	b4400115 	stw	r17,4(r22)
    fba8:	00140480 	call	14048 <__malloc_unlock>
    fbac:	9005883a 	mov	r2,r18
    fbb0:	003f4006 	br	f8b4 <__alt_data_end+0xf000f8b4>
    fbb4:	a8c00217 	ldw	r3,8(r21)
    fbb8:	90c00215 	stw	r3,8(r18)
    fbbc:	a8c00317 	ldw	r3,12(r21)
    fbc0:	90c00315 	stw	r3,12(r18)
    fbc4:	30801126 	beq	r6,r2,fc0c <_realloc_r+0x4c8>
    fbc8:	90800404 	addi	r2,r18,16
    fbcc:	a8c00404 	addi	r3,r21,16
    fbd0:	003f1906 	br	f838 <__alt_data_end+0xf000f838>
    fbd4:	90ffff17 	ldw	r3,-4(r18)
    fbd8:	00bfff04 	movi	r2,-4
    fbdc:	a825883a 	mov	r18,r21
    fbe0:	1884703a 	and	r2,r3,r2
    fbe4:	80a1883a 	add	r16,r16,r2
    fbe8:	003f2406 	br	f87c <__alt_data_end+0xf000f87c>
    fbec:	a8800217 	ldw	r2,8(r21)
    fbf0:	b0800415 	stw	r2,16(r22)
    fbf4:	a8800317 	ldw	r2,12(r21)
    fbf8:	b0800515 	stw	r2,20(r22)
    fbfc:	31000a26 	beq	r6,r4,fc28 <_realloc_r+0x4e4>
    fc00:	b0800604 	addi	r2,r22,24
    fc04:	ad400404 	addi	r21,r21,16
    fc08:	003fa906 	br	fab0 <__alt_data_end+0xf000fab0>
    fc0c:	a9000417 	ldw	r4,16(r21)
    fc10:	90800604 	addi	r2,r18,24
    fc14:	a8c00604 	addi	r3,r21,24
    fc18:	91000415 	stw	r4,16(r18)
    fc1c:	a9000517 	ldw	r4,20(r21)
    fc20:	91000515 	stw	r4,20(r18)
    fc24:	003f0406 	br	f838 <__alt_data_end+0xf000f838>
    fc28:	a8c00417 	ldw	r3,16(r21)
    fc2c:	ad400604 	addi	r21,r21,24
    fc30:	b0800804 	addi	r2,r22,32
    fc34:	b0c00615 	stw	r3,24(r22)
    fc38:	a8ffff17 	ldw	r3,-4(r21)
    fc3c:	b0c00715 	stw	r3,28(r22)
    fc40:	003f9b06 	br	fab0 <__alt_data_end+0xf000fab0>
    fc44:	9005883a 	mov	r2,r18
    fc48:	003fc706 	br	fb68 <__alt_data_end+0xf000fb68>
    fc4c:	a80b883a 	mov	r5,r21
    fc50:	9009883a 	mov	r4,r18
    fc54:	000e4840 	call	e484 <memmove>
    fc58:	003fc906 	br	fb80 <__alt_data_end+0xf000fb80>
    fc5c:	a8800217 	ldw	r2,8(r21)
    fc60:	b0800415 	stw	r2,16(r22)
    fc64:	a8800317 	ldw	r2,12(r21)
    fc68:	b0800515 	stw	r2,20(r22)
    fc6c:	31000726 	beq	r6,r4,fc8c <_realloc_r+0x548>
    fc70:	b0800604 	addi	r2,r22,24
    fc74:	ad400404 	addi	r21,r21,16
    fc78:	003fbb06 	br	fb68 <__alt_data_end+0xf000fb68>
    fc7c:	a009883a 	mov	r4,r20
    fc80:	00140480 	call	14048 <__malloc_unlock>
    fc84:	0005883a 	mov	r2,zero
    fc88:	003f0a06 	br	f8b4 <__alt_data_end+0xf000f8b4>
    fc8c:	a8c00417 	ldw	r3,16(r21)
    fc90:	ad400604 	addi	r21,r21,24
    fc94:	b0800804 	addi	r2,r22,32
    fc98:	b0c00615 	stw	r3,24(r22)
    fc9c:	a8ffff17 	ldw	r3,-4(r21)
    fca0:	b0c00715 	stw	r3,28(r22)
    fca4:	003fb006 	br	fb68 <__alt_data_end+0xf000fb68>

0000fca8 <__fpclassifyd>:
    fca8:	00a00034 	movhi	r2,32768
    fcac:	10bfffc4 	addi	r2,r2,-1
    fcb0:	2884703a 	and	r2,r5,r2
    fcb4:	10000726 	beq	r2,zero,fcd4 <__fpclassifyd+0x2c>
    fcb8:	00fffc34 	movhi	r3,65520
    fcbc:	019ff834 	movhi	r6,32736
    fcc0:	28c7883a 	add	r3,r5,r3
    fcc4:	31bfffc4 	addi	r6,r6,-1
    fcc8:	30c00536 	bltu	r6,r3,fce0 <__fpclassifyd+0x38>
    fccc:	00800104 	movi	r2,4
    fcd0:	f800283a 	ret
    fcd4:	2000021e 	bne	r4,zero,fce0 <__fpclassifyd+0x38>
    fcd8:	00800084 	movi	r2,2
    fcdc:	f800283a 	ret
    fce0:	00dffc34 	movhi	r3,32752
    fce4:	019ff834 	movhi	r6,32736
    fce8:	28cb883a 	add	r5,r5,r3
    fcec:	31bfffc4 	addi	r6,r6,-1
    fcf0:	317ff62e 	bgeu	r6,r5,fccc <__alt_data_end+0xf000fccc>
    fcf4:	01400434 	movhi	r5,16
    fcf8:	297fffc4 	addi	r5,r5,-1
    fcfc:	28800236 	bltu	r5,r2,fd08 <__fpclassifyd+0x60>
    fd00:	008000c4 	movi	r2,3
    fd04:	f800283a 	ret
    fd08:	10c00226 	beq	r2,r3,fd14 <__fpclassifyd+0x6c>
    fd0c:	0005883a 	mov	r2,zero
    fd10:	f800283a 	ret
    fd14:	2005003a 	cmpeq	r2,r4,zero
    fd18:	f800283a 	ret

0000fd1c <_sbrk_r>:
    fd1c:	defffd04 	addi	sp,sp,-12
    fd20:	dc000015 	stw	r16,0(sp)
    fd24:	04020034 	movhi	r16,2048
    fd28:	dc400115 	stw	r17,4(sp)
    fd2c:	8409c404 	addi	r16,r16,10000
    fd30:	2023883a 	mov	r17,r4
    fd34:	2809883a 	mov	r4,r5
    fd38:	dfc00215 	stw	ra,8(sp)
    fd3c:	80000015 	stw	zero,0(r16)
    fd40:	00142080 	call	14208 <sbrk>
    fd44:	00ffffc4 	movi	r3,-1
    fd48:	10c00526 	beq	r2,r3,fd60 <_sbrk_r+0x44>
    fd4c:	dfc00217 	ldw	ra,8(sp)
    fd50:	dc400117 	ldw	r17,4(sp)
    fd54:	dc000017 	ldw	r16,0(sp)
    fd58:	dec00304 	addi	sp,sp,12
    fd5c:	f800283a 	ret
    fd60:	80c00017 	ldw	r3,0(r16)
    fd64:	183ff926 	beq	r3,zero,fd4c <__alt_data_end+0xf000fd4c>
    fd68:	88c00015 	stw	r3,0(r17)
    fd6c:	003ff706 	br	fd4c <__alt_data_end+0xf000fd4c>

0000fd70 <__sread>:
    fd70:	defffe04 	addi	sp,sp,-8
    fd74:	dc000015 	stw	r16,0(sp)
    fd78:	2821883a 	mov	r16,r5
    fd7c:	2940038f 	ldh	r5,14(r5)
    fd80:	dfc00115 	stw	ra,4(sp)
    fd84:	0011cbc0 	call	11cbc <_read_r>
    fd88:	10000716 	blt	r2,zero,fda8 <__sread+0x38>
    fd8c:	80c01417 	ldw	r3,80(r16)
    fd90:	1887883a 	add	r3,r3,r2
    fd94:	80c01415 	stw	r3,80(r16)
    fd98:	dfc00117 	ldw	ra,4(sp)
    fd9c:	dc000017 	ldw	r16,0(sp)
    fda0:	dec00204 	addi	sp,sp,8
    fda4:	f800283a 	ret
    fda8:	80c0030b 	ldhu	r3,12(r16)
    fdac:	18fbffcc 	andi	r3,r3,61439
    fdb0:	80c0030d 	sth	r3,12(r16)
    fdb4:	dfc00117 	ldw	ra,4(sp)
    fdb8:	dc000017 	ldw	r16,0(sp)
    fdbc:	dec00204 	addi	sp,sp,8
    fdc0:	f800283a 	ret

0000fdc4 <__seofread>:
    fdc4:	0005883a 	mov	r2,zero
    fdc8:	f800283a 	ret

0000fdcc <__swrite>:
    fdcc:	2880030b 	ldhu	r2,12(r5)
    fdd0:	defffb04 	addi	sp,sp,-20
    fdd4:	dcc00315 	stw	r19,12(sp)
    fdd8:	dc800215 	stw	r18,8(sp)
    fddc:	dc400115 	stw	r17,4(sp)
    fde0:	dc000015 	stw	r16,0(sp)
    fde4:	dfc00415 	stw	ra,16(sp)
    fde8:	10c0400c 	andi	r3,r2,256
    fdec:	2821883a 	mov	r16,r5
    fdf0:	2023883a 	mov	r17,r4
    fdf4:	3025883a 	mov	r18,r6
    fdf8:	3827883a 	mov	r19,r7
    fdfc:	18000526 	beq	r3,zero,fe14 <__swrite+0x48>
    fe00:	2940038f 	ldh	r5,14(r5)
    fe04:	01c00084 	movi	r7,2
    fe08:	000d883a 	mov	r6,zero
    fe0c:	0011c5c0 	call	11c5c <_lseek_r>
    fe10:	8080030b 	ldhu	r2,12(r16)
    fe14:	8140038f 	ldh	r5,14(r16)
    fe18:	10bbffcc 	andi	r2,r2,61439
    fe1c:	980f883a 	mov	r7,r19
    fe20:	900d883a 	mov	r6,r18
    fe24:	8809883a 	mov	r4,r17
    fe28:	8080030d 	sth	r2,12(r16)
    fe2c:	dfc00417 	ldw	ra,16(sp)
    fe30:	dcc00317 	ldw	r19,12(sp)
    fe34:	dc800217 	ldw	r18,8(sp)
    fe38:	dc400117 	ldw	r17,4(sp)
    fe3c:	dc000017 	ldw	r16,0(sp)
    fe40:	dec00504 	addi	sp,sp,20
    fe44:	00117281 	jmpi	11728 <_write_r>

0000fe48 <__sseek>:
    fe48:	defffe04 	addi	sp,sp,-8
    fe4c:	dc000015 	stw	r16,0(sp)
    fe50:	2821883a 	mov	r16,r5
    fe54:	2940038f 	ldh	r5,14(r5)
    fe58:	dfc00115 	stw	ra,4(sp)
    fe5c:	0011c5c0 	call	11c5c <_lseek_r>
    fe60:	00ffffc4 	movi	r3,-1
    fe64:	10c00826 	beq	r2,r3,fe88 <__sseek+0x40>
    fe68:	80c0030b 	ldhu	r3,12(r16)
    fe6c:	80801415 	stw	r2,80(r16)
    fe70:	18c40014 	ori	r3,r3,4096
    fe74:	80c0030d 	sth	r3,12(r16)
    fe78:	dfc00117 	ldw	ra,4(sp)
    fe7c:	dc000017 	ldw	r16,0(sp)
    fe80:	dec00204 	addi	sp,sp,8
    fe84:	f800283a 	ret
    fe88:	80c0030b 	ldhu	r3,12(r16)
    fe8c:	18fbffcc 	andi	r3,r3,61439
    fe90:	80c0030d 	sth	r3,12(r16)
    fe94:	dfc00117 	ldw	ra,4(sp)
    fe98:	dc000017 	ldw	r16,0(sp)
    fe9c:	dec00204 	addi	sp,sp,8
    fea0:	f800283a 	ret

0000fea4 <__sclose>:
    fea4:	2940038f 	ldh	r5,14(r5)
    fea8:	00117881 	jmpi	11788 <_close_r>

0000feac <strcmp>:
    feac:	2144b03a 	or	r2,r4,r5
    feb0:	108000cc 	andi	r2,r2,3
    feb4:	1000171e 	bne	r2,zero,ff14 <strcmp+0x68>
    feb8:	20800017 	ldw	r2,0(r4)
    febc:	28c00017 	ldw	r3,0(r5)
    fec0:	10c0141e 	bne	r2,r3,ff14 <strcmp+0x68>
    fec4:	027fbff4 	movhi	r9,65279
    fec8:	4a7fbfc4 	addi	r9,r9,-257
    fecc:	0086303a 	nor	r3,zero,r2
    fed0:	02202074 	movhi	r8,32897
    fed4:	1245883a 	add	r2,r2,r9
    fed8:	42202004 	addi	r8,r8,-32640
    fedc:	10c4703a 	and	r2,r2,r3
    fee0:	1204703a 	and	r2,r2,r8
    fee4:	10000226 	beq	r2,zero,fef0 <strcmp+0x44>
    fee8:	00002306 	br	ff78 <strcmp+0xcc>
    feec:	1000221e 	bne	r2,zero,ff78 <strcmp+0xcc>
    fef0:	21000104 	addi	r4,r4,4
    fef4:	20c00017 	ldw	r3,0(r4)
    fef8:	29400104 	addi	r5,r5,4
    fefc:	29800017 	ldw	r6,0(r5)
    ff00:	1a4f883a 	add	r7,r3,r9
    ff04:	00c4303a 	nor	r2,zero,r3
    ff08:	3884703a 	and	r2,r7,r2
    ff0c:	1204703a 	and	r2,r2,r8
    ff10:	19bff626 	beq	r3,r6,feec <__alt_data_end+0xf000feec>
    ff14:	20800003 	ldbu	r2,0(r4)
    ff18:	10c03fcc 	andi	r3,r2,255
    ff1c:	18c0201c 	xori	r3,r3,128
    ff20:	18ffe004 	addi	r3,r3,-128
    ff24:	18000c26 	beq	r3,zero,ff58 <strcmp+0xac>
    ff28:	29800007 	ldb	r6,0(r5)
    ff2c:	19800326 	beq	r3,r6,ff3c <strcmp+0x90>
    ff30:	00001306 	br	ff80 <strcmp+0xd4>
    ff34:	29800007 	ldb	r6,0(r5)
    ff38:	11800b1e 	bne	r2,r6,ff68 <strcmp+0xbc>
    ff3c:	21000044 	addi	r4,r4,1
    ff40:	20c00003 	ldbu	r3,0(r4)
    ff44:	29400044 	addi	r5,r5,1
    ff48:	18803fcc 	andi	r2,r3,255
    ff4c:	1080201c 	xori	r2,r2,128
    ff50:	10bfe004 	addi	r2,r2,-128
    ff54:	103ff71e 	bne	r2,zero,ff34 <__alt_data_end+0xf000ff34>
    ff58:	0007883a 	mov	r3,zero
    ff5c:	28800003 	ldbu	r2,0(r5)
    ff60:	1885c83a 	sub	r2,r3,r2
    ff64:	f800283a 	ret
    ff68:	28800003 	ldbu	r2,0(r5)
    ff6c:	18c03fcc 	andi	r3,r3,255
    ff70:	1885c83a 	sub	r2,r3,r2
    ff74:	f800283a 	ret
    ff78:	0005883a 	mov	r2,zero
    ff7c:	f800283a 	ret
    ff80:	10c03fcc 	andi	r3,r2,255
    ff84:	003ff506 	br	ff5c <__alt_data_end+0xf000ff5c>

0000ff88 <__sprint_r.part.0>:
    ff88:	28801917 	ldw	r2,100(r5)
    ff8c:	defff604 	addi	sp,sp,-40
    ff90:	dd400515 	stw	r21,20(sp)
    ff94:	dfc00915 	stw	ra,36(sp)
    ff98:	df000815 	stw	fp,32(sp)
    ff9c:	ddc00715 	stw	r23,28(sp)
    ffa0:	dd800615 	stw	r22,24(sp)
    ffa4:	dd000415 	stw	r20,16(sp)
    ffa8:	dcc00315 	stw	r19,12(sp)
    ffac:	dc800215 	stw	r18,8(sp)
    ffb0:	dc400115 	stw	r17,4(sp)
    ffb4:	dc000015 	stw	r16,0(sp)
    ffb8:	1088000c 	andi	r2,r2,8192
    ffbc:	302b883a 	mov	r21,r6
    ffc0:	10002e26 	beq	r2,zero,1007c <__sprint_r.part.0+0xf4>
    ffc4:	30800217 	ldw	r2,8(r6)
    ffc8:	35800017 	ldw	r22,0(r6)
    ffcc:	10002926 	beq	r2,zero,10074 <__sprint_r.part.0+0xec>
    ffd0:	2827883a 	mov	r19,r5
    ffd4:	2029883a 	mov	r20,r4
    ffd8:	b5c00104 	addi	r23,r22,4
    ffdc:	04bfffc4 	movi	r18,-1
    ffe0:	bc400017 	ldw	r17,0(r23)
    ffe4:	b4000017 	ldw	r16,0(r22)
    ffe8:	0039883a 	mov	fp,zero
    ffec:	8822d0ba 	srli	r17,r17,2
    fff0:	8800031e 	bne	r17,zero,10000 <__sprint_r.part.0+0x78>
    fff4:	00001806 	br	10058 <__sprint_r.part.0+0xd0>
    fff8:	84000104 	addi	r16,r16,4
    fffc:	8f001526 	beq	r17,fp,10054 <__sprint_r.part.0+0xcc>
   10000:	81400017 	ldw	r5,0(r16)
   10004:	980d883a 	mov	r6,r19
   10008:	a009883a 	mov	r4,r20
   1000c:	0011b080 	call	11b08 <_fputwc_r>
   10010:	e7000044 	addi	fp,fp,1
   10014:	14bff81e 	bne	r2,r18,fff8 <__alt_data_end+0xf000fff8>
   10018:	9005883a 	mov	r2,r18
   1001c:	a8000215 	stw	zero,8(r21)
   10020:	a8000115 	stw	zero,4(r21)
   10024:	dfc00917 	ldw	ra,36(sp)
   10028:	df000817 	ldw	fp,32(sp)
   1002c:	ddc00717 	ldw	r23,28(sp)
   10030:	dd800617 	ldw	r22,24(sp)
   10034:	dd400517 	ldw	r21,20(sp)
   10038:	dd000417 	ldw	r20,16(sp)
   1003c:	dcc00317 	ldw	r19,12(sp)
   10040:	dc800217 	ldw	r18,8(sp)
   10044:	dc400117 	ldw	r17,4(sp)
   10048:	dc000017 	ldw	r16,0(sp)
   1004c:	dec00a04 	addi	sp,sp,40
   10050:	f800283a 	ret
   10054:	a8800217 	ldw	r2,8(r21)
   10058:	8c63883a 	add	r17,r17,r17
   1005c:	8c63883a 	add	r17,r17,r17
   10060:	1445c83a 	sub	r2,r2,r17
   10064:	a8800215 	stw	r2,8(r21)
   10068:	b5800204 	addi	r22,r22,8
   1006c:	bdc00204 	addi	r23,r23,8
   10070:	103fdb1e 	bne	r2,zero,ffe0 <__alt_data_end+0xf000ffe0>
   10074:	0005883a 	mov	r2,zero
   10078:	003fe806 	br	1001c <__alt_data_end+0xf001001c>
   1007c:	000d2b80 	call	d2b8 <__sfvwrite_r>
   10080:	003fe606 	br	1001c <__alt_data_end+0xf001001c>

00010084 <__sprint_r>:
   10084:	30c00217 	ldw	r3,8(r6)
   10088:	18000126 	beq	r3,zero,10090 <__sprint_r+0xc>
   1008c:	000ff881 	jmpi	ff88 <__sprint_r.part.0>
   10090:	30000115 	stw	zero,4(r6)
   10094:	0005883a 	mov	r2,zero
   10098:	f800283a 	ret

0001009c <___vfiprintf_internal_r>:
   1009c:	deffc904 	addi	sp,sp,-220
   100a0:	df003515 	stw	fp,212(sp)
   100a4:	dd003115 	stw	r20,196(sp)
   100a8:	dfc03615 	stw	ra,216(sp)
   100ac:	ddc03415 	stw	r23,208(sp)
   100b0:	dd803315 	stw	r22,204(sp)
   100b4:	dd403215 	stw	r21,200(sp)
   100b8:	dcc03015 	stw	r19,192(sp)
   100bc:	dc802f15 	stw	r18,188(sp)
   100c0:	dc402e15 	stw	r17,184(sp)
   100c4:	dc002d15 	stw	r16,180(sp)
   100c8:	d9002015 	stw	r4,128(sp)
   100cc:	d9c02215 	stw	r7,136(sp)
   100d0:	2829883a 	mov	r20,r5
   100d4:	3039883a 	mov	fp,r6
   100d8:	20000226 	beq	r4,zero,100e4 <___vfiprintf_internal_r+0x48>
   100dc:	20800e17 	ldw	r2,56(r4)
   100e0:	1000cf26 	beq	r2,zero,10420 <___vfiprintf_internal_r+0x384>
   100e4:	a080030b 	ldhu	r2,12(r20)
   100e8:	10c8000c 	andi	r3,r2,8192
   100ec:	1800061e 	bne	r3,zero,10108 <___vfiprintf_internal_r+0x6c>
   100f0:	a1001917 	ldw	r4,100(r20)
   100f4:	00f7ffc4 	movi	r3,-8193
   100f8:	10880014 	ori	r2,r2,8192
   100fc:	20c6703a 	and	r3,r4,r3
   10100:	a080030d 	sth	r2,12(r20)
   10104:	a0c01915 	stw	r3,100(r20)
   10108:	10c0020c 	andi	r3,r2,8
   1010c:	1800a926 	beq	r3,zero,103b4 <___vfiprintf_internal_r+0x318>
   10110:	a0c00417 	ldw	r3,16(r20)
   10114:	1800a726 	beq	r3,zero,103b4 <___vfiprintf_internal_r+0x318>
   10118:	1080068c 	andi	r2,r2,26
   1011c:	00c00284 	movi	r3,10
   10120:	10c0ac26 	beq	r2,r3,103d4 <___vfiprintf_internal_r+0x338>
   10124:	da801a04 	addi	r10,sp,104
   10128:	da801e15 	stw	r10,120(sp)
   1012c:	d8801e17 	ldw	r2,120(sp)
   10130:	da8019c4 	addi	r10,sp,103
   10134:	05820034 	movhi	r22,2048
   10138:	05c20034 	movhi	r23,2048
   1013c:	da801f15 	stw	r10,124(sp)
   10140:	1295c83a 	sub	r10,r2,r10
   10144:	b5810e04 	addi	r22,r22,1080
   10148:	bdc10a04 	addi	r23,r23,1064
   1014c:	dec01a15 	stw	sp,104(sp)
   10150:	d8001c15 	stw	zero,112(sp)
   10154:	d8001b15 	stw	zero,108(sp)
   10158:	d8002615 	stw	zero,152(sp)
   1015c:	d8002315 	stw	zero,140(sp)
   10160:	da802715 	stw	r10,156(sp)
   10164:	d811883a 	mov	r8,sp
   10168:	dd002115 	stw	r20,132(sp)
   1016c:	e021883a 	mov	r16,fp
   10170:	80800007 	ldb	r2,0(r16)
   10174:	1003ea26 	beq	r2,zero,11120 <___vfiprintf_internal_r+0x1084>
   10178:	00c00944 	movi	r3,37
   1017c:	8025883a 	mov	r18,r16
   10180:	10c0021e 	bne	r2,r3,1018c <___vfiprintf_internal_r+0xf0>
   10184:	00001606 	br	101e0 <___vfiprintf_internal_r+0x144>
   10188:	10c00326 	beq	r2,r3,10198 <___vfiprintf_internal_r+0xfc>
   1018c:	94800044 	addi	r18,r18,1
   10190:	90800007 	ldb	r2,0(r18)
   10194:	103ffc1e 	bne	r2,zero,10188 <__alt_data_end+0xf0010188>
   10198:	9423c83a 	sub	r17,r18,r16
   1019c:	88001026 	beq	r17,zero,101e0 <___vfiprintf_internal_r+0x144>
   101a0:	d8c01c17 	ldw	r3,112(sp)
   101a4:	d8801b17 	ldw	r2,108(sp)
   101a8:	44000015 	stw	r16,0(r8)
   101ac:	88c7883a 	add	r3,r17,r3
   101b0:	10800044 	addi	r2,r2,1
   101b4:	44400115 	stw	r17,4(r8)
   101b8:	d8c01c15 	stw	r3,112(sp)
   101bc:	d8801b15 	stw	r2,108(sp)
   101c0:	010001c4 	movi	r4,7
   101c4:	2080760e 	bge	r4,r2,103a0 <___vfiprintf_internal_r+0x304>
   101c8:	1803821e 	bne	r3,zero,10fd4 <___vfiprintf_internal_r+0xf38>
   101cc:	da802317 	ldw	r10,140(sp)
   101d0:	d8001b15 	stw	zero,108(sp)
   101d4:	d811883a 	mov	r8,sp
   101d8:	5455883a 	add	r10,r10,r17
   101dc:	da802315 	stw	r10,140(sp)
   101e0:	90800007 	ldb	r2,0(r18)
   101e4:	10044626 	beq	r2,zero,11300 <___vfiprintf_internal_r+0x1264>
   101e8:	90c00047 	ldb	r3,1(r18)
   101ec:	94000044 	addi	r16,r18,1
   101f0:	d8001d85 	stb	zero,118(sp)
   101f4:	0009883a 	mov	r4,zero
   101f8:	000f883a 	mov	r7,zero
   101fc:	027fffc4 	movi	r9,-1
   10200:	0023883a 	mov	r17,zero
   10204:	0029883a 	mov	r20,zero
   10208:	01401604 	movi	r5,88
   1020c:	01800244 	movi	r6,9
   10210:	03400a84 	movi	r13,42
   10214:	03001b04 	movi	r12,108
   10218:	84000044 	addi	r16,r16,1
   1021c:	18bff804 	addi	r2,r3,-32
   10220:	28827336 	bltu	r5,r2,10bf0 <___vfiprintf_internal_r+0xb54>
   10224:	100490ba 	slli	r2,r2,2
   10228:	02800074 	movhi	r10,1
   1022c:	52808f04 	addi	r10,r10,572
   10230:	1285883a 	add	r2,r2,r10
   10234:	10800017 	ldw	r2,0(r2)
   10238:	1000683a 	jmp	r2
   1023c:	00010924 	muli	zero,zero,1060
   10240:	00010bf0 	cmpltui	zero,zero,1071
   10244:	00010bf0 	cmpltui	zero,zero,1071
   10248:	00010944 	movi	zero,1061
   1024c:	00010bf0 	cmpltui	zero,zero,1071
   10250:	00010bf0 	cmpltui	zero,zero,1071
   10254:	00010bf0 	cmpltui	zero,zero,1071
   10258:	00010bf0 	cmpltui	zero,zero,1071
   1025c:	00010bf0 	cmpltui	zero,zero,1071
   10260:	00010bf0 	cmpltui	zero,zero,1071
   10264:	00010b2c 	andhi	zero,zero,1068
   10268:	00010b48 	cmpgei	zero,zero,1069
   1026c:	00010bf0 	cmpltui	zero,zero,1071
   10270:	00010430 	cmpltui	zero,zero,1040
   10274:	00010b58 	cmpnei	zero,zero,1069
   10278:	00010bf0 	cmpltui	zero,zero,1071
   1027c:	00010950 	cmplti	zero,zero,1061
   10280:	0001095c 	xori	zero,zero,1061
   10284:	0001095c 	xori	zero,zero,1061
   10288:	0001095c 	xori	zero,zero,1061
   1028c:	0001095c 	xori	zero,zero,1061
   10290:	0001095c 	xori	zero,zero,1061
   10294:	0001095c 	xori	zero,zero,1061
   10298:	0001095c 	xori	zero,zero,1061
   1029c:	0001095c 	xori	zero,zero,1061
   102a0:	0001095c 	xori	zero,zero,1061
   102a4:	00010bf0 	cmpltui	zero,zero,1071
   102a8:	00010bf0 	cmpltui	zero,zero,1071
   102ac:	00010bf0 	cmpltui	zero,zero,1071
   102b0:	00010bf0 	cmpltui	zero,zero,1071
   102b4:	00010bf0 	cmpltui	zero,zero,1071
   102b8:	00010bf0 	cmpltui	zero,zero,1071
   102bc:	00010bf0 	cmpltui	zero,zero,1071
   102c0:	00010bf0 	cmpltui	zero,zero,1071
   102c4:	00010bf0 	cmpltui	zero,zero,1071
   102c8:	00010bf0 	cmpltui	zero,zero,1071
   102cc:	00010988 	cmpgei	zero,zero,1062
   102d0:	00010bf0 	cmpltui	zero,zero,1071
   102d4:	00010bf0 	cmpltui	zero,zero,1071
   102d8:	00010bf0 	cmpltui	zero,zero,1071
   102dc:	00010bf0 	cmpltui	zero,zero,1071
   102e0:	00010bf0 	cmpltui	zero,zero,1071
   102e4:	00010bf0 	cmpltui	zero,zero,1071
   102e8:	00010bf0 	cmpltui	zero,zero,1071
   102ec:	00010bf0 	cmpltui	zero,zero,1071
   102f0:	00010bf0 	cmpltui	zero,zero,1071
   102f4:	00010bf0 	cmpltui	zero,zero,1071
   102f8:	000109c0 	call	109c <pvPortMalloc+0xcc>
   102fc:	00010bf0 	cmpltui	zero,zero,1071
   10300:	00010bf0 	cmpltui	zero,zero,1071
   10304:	00010bf0 	cmpltui	zero,zero,1071
   10308:	00010bf0 	cmpltui	zero,zero,1071
   1030c:	00010bf0 	cmpltui	zero,zero,1071
   10310:	00010a18 	cmpnei	zero,zero,1064
   10314:	00010bf0 	cmpltui	zero,zero,1071
   10318:	00010bf0 	cmpltui	zero,zero,1071
   1031c:	00010a88 	cmpgei	zero,zero,1066
   10320:	00010bf0 	cmpltui	zero,zero,1071
   10324:	00010bf0 	cmpltui	zero,zero,1071
   10328:	00010bf0 	cmpltui	zero,zero,1071
   1032c:	00010bf0 	cmpltui	zero,zero,1071
   10330:	00010bf0 	cmpltui	zero,zero,1071
   10334:	00010bf0 	cmpltui	zero,zero,1071
   10338:	00010bf0 	cmpltui	zero,zero,1071
   1033c:	00010bf0 	cmpltui	zero,zero,1071
   10340:	00010bf0 	cmpltui	zero,zero,1071
   10344:	00010bf0 	cmpltui	zero,zero,1071
   10348:	00010834 	movhi	zero,1056
   1034c:	00010860 	cmpeqi	zero,zero,1057
   10350:	00010bf0 	cmpltui	zero,zero,1071
   10354:	00010bf0 	cmpltui	zero,zero,1071
   10358:	00010bf0 	cmpltui	zero,zero,1071
   1035c:	00010b98 	cmpnei	zero,zero,1070
   10360:	00010860 	cmpeqi	zero,zero,1057
   10364:	00010bf0 	cmpltui	zero,zero,1071
   10368:	00010bf0 	cmpltui	zero,zero,1071
   1036c:	000106f4 	movhi	zero,1051
   10370:	00010bf0 	cmpltui	zero,zero,1071
   10374:	00010704 	movi	zero,1052
   10378:	00010740 	call	1074 <pvPortMalloc+0xa4>
   1037c:	0001043c 	xorhi	zero,zero,1040
   10380:	000106e8 	cmpgeui	zero,zero,1051
   10384:	00010bf0 	cmpltui	zero,zero,1071
   10388:	00010ac4 	movi	zero,1067
   1038c:	00010bf0 	cmpltui	zero,zero,1071
   10390:	00010b1c 	xori	zero,zero,1068
   10394:	00010bf0 	cmpltui	zero,zero,1071
   10398:	00010bf0 	cmpltui	zero,zero,1071
   1039c:	000107e0 	cmpeqi	zero,zero,1055
   103a0:	42000204 	addi	r8,r8,8
   103a4:	da802317 	ldw	r10,140(sp)
   103a8:	5455883a 	add	r10,r10,r17
   103ac:	da802315 	stw	r10,140(sp)
   103b0:	003f8b06 	br	101e0 <__alt_data_end+0xf00101e0>
   103b4:	d9002017 	ldw	r4,128(sp)
   103b8:	a00b883a 	mov	r5,r20
   103bc:	000ae600 	call	ae60 <__swsetup_r>
   103c0:	1003b11e 	bne	r2,zero,11288 <___vfiprintf_internal_r+0x11ec>
   103c4:	a080030b 	ldhu	r2,12(r20)
   103c8:	00c00284 	movi	r3,10
   103cc:	1080068c 	andi	r2,r2,26
   103d0:	10ff541e 	bne	r2,r3,10124 <__alt_data_end+0xf0010124>
   103d4:	a080038f 	ldh	r2,14(r20)
   103d8:	103f5216 	blt	r2,zero,10124 <__alt_data_end+0xf0010124>
   103dc:	d9c02217 	ldw	r7,136(sp)
   103e0:	d9002017 	ldw	r4,128(sp)
   103e4:	e00d883a 	mov	r6,fp
   103e8:	a00b883a 	mov	r5,r20
   103ec:	00115140 	call	11514 <__sbprintf>
   103f0:	dfc03617 	ldw	ra,216(sp)
   103f4:	df003517 	ldw	fp,212(sp)
   103f8:	ddc03417 	ldw	r23,208(sp)
   103fc:	dd803317 	ldw	r22,204(sp)
   10400:	dd403217 	ldw	r21,200(sp)
   10404:	dd003117 	ldw	r20,196(sp)
   10408:	dcc03017 	ldw	r19,192(sp)
   1040c:	dc802f17 	ldw	r18,188(sp)
   10410:	dc402e17 	ldw	r17,184(sp)
   10414:	dc002d17 	ldw	r16,180(sp)
   10418:	dec03704 	addi	sp,sp,220
   1041c:	f800283a 	ret
   10420:	000ce340 	call	ce34 <__sinit>
   10424:	003f2f06 	br	100e4 <__alt_data_end+0xf00100e4>
   10428:	0463c83a 	sub	r17,zero,r17
   1042c:	d8802215 	stw	r2,136(sp)
   10430:	a5000114 	ori	r20,r20,4
   10434:	80c00007 	ldb	r3,0(r16)
   10438:	003f7706 	br	10218 <__alt_data_end+0xf0010218>
   1043c:	00800c04 	movi	r2,48
   10440:	da802217 	ldw	r10,136(sp)
   10444:	d8801d05 	stb	r2,116(sp)
   10448:	00801e04 	movi	r2,120
   1044c:	d8801d45 	stb	r2,117(sp)
   10450:	d8001d85 	stb	zero,118(sp)
   10454:	50c00104 	addi	r3,r10,4
   10458:	54800017 	ldw	r18,0(r10)
   1045c:	0027883a 	mov	r19,zero
   10460:	a0800094 	ori	r2,r20,2
   10464:	48030b16 	blt	r9,zero,11094 <___vfiprintf_internal_r+0xff8>
   10468:	00bfdfc4 	movi	r2,-129
   1046c:	a096703a 	and	r11,r20,r2
   10470:	d8c02215 	stw	r3,136(sp)
   10474:	5d000094 	ori	r20,r11,2
   10478:	90032b1e 	bne	r18,zero,11128 <___vfiprintf_internal_r+0x108c>
   1047c:	00820034 	movhi	r2,2048
   10480:	1080a904 	addi	r2,r2,676
   10484:	d8802615 	stw	r2,152(sp)
   10488:	0039883a 	mov	fp,zero
   1048c:	48017b1e 	bne	r9,zero,10a7c <___vfiprintf_internal_r+0x9e0>
   10490:	0013883a 	mov	r9,zero
   10494:	0027883a 	mov	r19,zero
   10498:	dd401a04 	addi	r21,sp,104
   1049c:	4825883a 	mov	r18,r9
   104a0:	4cc0010e 	bge	r9,r19,104a8 <___vfiprintf_internal_r+0x40c>
   104a4:	9825883a 	mov	r18,r19
   104a8:	e7003fcc 	andi	fp,fp,255
   104ac:	e700201c 	xori	fp,fp,128
   104b0:	e73fe004 	addi	fp,fp,-128
   104b4:	e0000126 	beq	fp,zero,104bc <___vfiprintf_internal_r+0x420>
   104b8:	94800044 	addi	r18,r18,1
   104bc:	a380008c 	andi	r14,r20,2
   104c0:	70000126 	beq	r14,zero,104c8 <___vfiprintf_internal_r+0x42c>
   104c4:	94800084 	addi	r18,r18,2
   104c8:	a700210c 	andi	fp,r20,132
   104cc:	e001df1e 	bne	fp,zero,10c4c <___vfiprintf_internal_r+0xbb0>
   104d0:	8c87c83a 	sub	r3,r17,r18
   104d4:	00c1dd0e 	bge	zero,r3,10c4c <___vfiprintf_internal_r+0xbb0>
   104d8:	01c00404 	movi	r7,16
   104dc:	d8801c17 	ldw	r2,112(sp)
   104e0:	38c3ad0e 	bge	r7,r3,11398 <___vfiprintf_internal_r+0x12fc>
   104e4:	02820034 	movhi	r10,2048
   104e8:	52810e04 	addi	r10,r10,1080
   104ec:	dc002915 	stw	r16,164(sp)
   104f0:	d9801b17 	ldw	r6,108(sp)
   104f4:	da802415 	stw	r10,144(sp)
   104f8:	03c001c4 	movi	r15,7
   104fc:	da402515 	stw	r9,148(sp)
   10500:	db802815 	stw	r14,160(sp)
   10504:	1821883a 	mov	r16,r3
   10508:	00000506 	br	10520 <___vfiprintf_internal_r+0x484>
   1050c:	31400084 	addi	r5,r6,2
   10510:	42000204 	addi	r8,r8,8
   10514:	200d883a 	mov	r6,r4
   10518:	843ffc04 	addi	r16,r16,-16
   1051c:	3c000d0e 	bge	r7,r16,10554 <___vfiprintf_internal_r+0x4b8>
   10520:	10800404 	addi	r2,r2,16
   10524:	31000044 	addi	r4,r6,1
   10528:	45800015 	stw	r22,0(r8)
   1052c:	41c00115 	stw	r7,4(r8)
   10530:	d8801c15 	stw	r2,112(sp)
   10534:	d9001b15 	stw	r4,108(sp)
   10538:	793ff40e 	bge	r15,r4,1050c <__alt_data_end+0xf001050c>
   1053c:	1001b51e 	bne	r2,zero,10c14 <___vfiprintf_internal_r+0xb78>
   10540:	843ffc04 	addi	r16,r16,-16
   10544:	000d883a 	mov	r6,zero
   10548:	01400044 	movi	r5,1
   1054c:	d811883a 	mov	r8,sp
   10550:	3c3ff316 	blt	r7,r16,10520 <__alt_data_end+0xf0010520>
   10554:	8007883a 	mov	r3,r16
   10558:	da402517 	ldw	r9,148(sp)
   1055c:	db802817 	ldw	r14,160(sp)
   10560:	dc002917 	ldw	r16,164(sp)
   10564:	da802417 	ldw	r10,144(sp)
   10568:	1885883a 	add	r2,r3,r2
   1056c:	40c00115 	stw	r3,4(r8)
   10570:	42800015 	stw	r10,0(r8)
   10574:	d8801c15 	stw	r2,112(sp)
   10578:	d9401b15 	stw	r5,108(sp)
   1057c:	00c001c4 	movi	r3,7
   10580:	19426016 	blt	r3,r5,10f04 <___vfiprintf_internal_r+0xe68>
   10584:	d8c01d87 	ldb	r3,118(sp)
   10588:	42000204 	addi	r8,r8,8
   1058c:	29000044 	addi	r4,r5,1
   10590:	1801b31e 	bne	r3,zero,10c60 <___vfiprintf_internal_r+0xbc4>
   10594:	7001c026 	beq	r14,zero,10c98 <___vfiprintf_internal_r+0xbfc>
   10598:	d8c01d04 	addi	r3,sp,116
   1059c:	10800084 	addi	r2,r2,2
   105a0:	40c00015 	stw	r3,0(r8)
   105a4:	00c00084 	movi	r3,2
   105a8:	40c00115 	stw	r3,4(r8)
   105ac:	d8801c15 	stw	r2,112(sp)
   105b0:	d9001b15 	stw	r4,108(sp)
   105b4:	00c001c4 	movi	r3,7
   105b8:	1902650e 	bge	r3,r4,10f50 <___vfiprintf_internal_r+0xeb4>
   105bc:	10029a1e 	bne	r2,zero,11028 <___vfiprintf_internal_r+0xf8c>
   105c0:	00c02004 	movi	r3,128
   105c4:	01000044 	movi	r4,1
   105c8:	000b883a 	mov	r5,zero
   105cc:	d811883a 	mov	r8,sp
   105d0:	e0c1b31e 	bne	fp,r3,10ca0 <___vfiprintf_internal_r+0xc04>
   105d4:	8cb9c83a 	sub	fp,r17,r18
   105d8:	0701b10e 	bge	zero,fp,10ca0 <___vfiprintf_internal_r+0xc04>
   105dc:	01c00404 	movi	r7,16
   105e0:	3f03890e 	bge	r7,fp,11408 <___vfiprintf_internal_r+0x136c>
   105e4:	00c20034 	movhi	r3,2048
   105e8:	18c10a04 	addi	r3,r3,1064
   105ec:	d8c02415 	stw	r3,144(sp)
   105f0:	8007883a 	mov	r3,r16
   105f4:	034001c4 	movi	r13,7
   105f8:	e021883a 	mov	r16,fp
   105fc:	da402515 	stw	r9,148(sp)
   10600:	1839883a 	mov	fp,r3
   10604:	00000506 	br	1061c <___vfiprintf_internal_r+0x580>
   10608:	29800084 	addi	r6,r5,2
   1060c:	42000204 	addi	r8,r8,8
   10610:	180b883a 	mov	r5,r3
   10614:	843ffc04 	addi	r16,r16,-16
   10618:	3c000d0e 	bge	r7,r16,10650 <___vfiprintf_internal_r+0x5b4>
   1061c:	10800404 	addi	r2,r2,16
   10620:	28c00044 	addi	r3,r5,1
   10624:	45c00015 	stw	r23,0(r8)
   10628:	41c00115 	stw	r7,4(r8)
   1062c:	d8801c15 	stw	r2,112(sp)
   10630:	d8c01b15 	stw	r3,108(sp)
   10634:	68fff40e 	bge	r13,r3,10608 <__alt_data_end+0xf0010608>
   10638:	1002241e 	bne	r2,zero,10ecc <___vfiprintf_internal_r+0xe30>
   1063c:	843ffc04 	addi	r16,r16,-16
   10640:	01800044 	movi	r6,1
   10644:	000b883a 	mov	r5,zero
   10648:	d811883a 	mov	r8,sp
   1064c:	3c3ff316 	blt	r7,r16,1061c <__alt_data_end+0xf001061c>
   10650:	da402517 	ldw	r9,148(sp)
   10654:	e007883a 	mov	r3,fp
   10658:	8039883a 	mov	fp,r16
   1065c:	1821883a 	mov	r16,r3
   10660:	d8c02417 	ldw	r3,144(sp)
   10664:	1705883a 	add	r2,r2,fp
   10668:	47000115 	stw	fp,4(r8)
   1066c:	40c00015 	stw	r3,0(r8)
   10670:	d8801c15 	stw	r2,112(sp)
   10674:	d9801b15 	stw	r6,108(sp)
   10678:	00c001c4 	movi	r3,7
   1067c:	19827616 	blt	r3,r6,11058 <___vfiprintf_internal_r+0xfbc>
   10680:	4cf9c83a 	sub	fp,r9,r19
   10684:	42000204 	addi	r8,r8,8
   10688:	31000044 	addi	r4,r6,1
   1068c:	300b883a 	mov	r5,r6
   10690:	07018516 	blt	zero,fp,10ca8 <___vfiprintf_internal_r+0xc0c>
   10694:	9885883a 	add	r2,r19,r2
   10698:	45400015 	stw	r21,0(r8)
   1069c:	44c00115 	stw	r19,4(r8)
   106a0:	d8801c15 	stw	r2,112(sp)
   106a4:	d9001b15 	stw	r4,108(sp)
   106a8:	00c001c4 	movi	r3,7
   106ac:	1901dd0e 	bge	r3,r4,10e24 <___vfiprintf_internal_r+0xd88>
   106b0:	1002401e 	bne	r2,zero,10fb4 <___vfiprintf_internal_r+0xf18>
   106b4:	d8001b15 	stw	zero,108(sp)
   106b8:	a2c0010c 	andi	r11,r20,4
   106bc:	58000226 	beq	r11,zero,106c8 <___vfiprintf_internal_r+0x62c>
   106c0:	8ca7c83a 	sub	r19,r17,r18
   106c4:	04c2f216 	blt	zero,r19,11290 <___vfiprintf_internal_r+0x11f4>
   106c8:	8c80010e 	bge	r17,r18,106d0 <___vfiprintf_internal_r+0x634>
   106cc:	9023883a 	mov	r17,r18
   106d0:	da802317 	ldw	r10,140(sp)
   106d4:	5455883a 	add	r10,r10,r17
   106d8:	da802315 	stw	r10,140(sp)
   106dc:	d8001b15 	stw	zero,108(sp)
   106e0:	d811883a 	mov	r8,sp
   106e4:	003ea206 	br	10170 <__alt_data_end+0xf0010170>
   106e8:	a5000814 	ori	r20,r20,32
   106ec:	80c00007 	ldb	r3,0(r16)
   106f0:	003ec906 	br	10218 <__alt_data_end+0xf0010218>
   106f4:	80c00007 	ldb	r3,0(r16)
   106f8:	1b030926 	beq	r3,r12,11320 <___vfiprintf_internal_r+0x1284>
   106fc:	a5000414 	ori	r20,r20,16
   10700:	003ec506 	br	10218 <__alt_data_end+0xf0010218>
   10704:	21003fcc 	andi	r4,r4,255
   10708:	20035e1e 	bne	r4,zero,11484 <___vfiprintf_internal_r+0x13e8>
   1070c:	a080080c 	andi	r2,r20,32
   10710:	1002a526 	beq	r2,zero,111a8 <___vfiprintf_internal_r+0x110c>
   10714:	da802217 	ldw	r10,136(sp)
   10718:	50800017 	ldw	r2,0(r10)
   1071c:	da802317 	ldw	r10,140(sp)
   10720:	5007d7fa 	srai	r3,r10,31
   10724:	da802217 	ldw	r10,136(sp)
   10728:	10c00115 	stw	r3,4(r2)
   1072c:	52800104 	addi	r10,r10,4
   10730:	da802215 	stw	r10,136(sp)
   10734:	da802317 	ldw	r10,140(sp)
   10738:	12800015 	stw	r10,0(r2)
   1073c:	003e8c06 	br	10170 <__alt_data_end+0xf0010170>
   10740:	21003fcc 	andi	r4,r4,255
   10744:	2003511e 	bne	r4,zero,1148c <___vfiprintf_internal_r+0x13f0>
   10748:	a080080c 	andi	r2,r20,32
   1074c:	1000a126 	beq	r2,zero,109d4 <___vfiprintf_internal_r+0x938>
   10750:	da802217 	ldw	r10,136(sp)
   10754:	d8001d85 	stb	zero,118(sp)
   10758:	50800204 	addi	r2,r10,8
   1075c:	54800017 	ldw	r18,0(r10)
   10760:	54c00117 	ldw	r19,4(r10)
   10764:	4802b416 	blt	r9,zero,11238 <___vfiprintf_internal_r+0x119c>
   10768:	013fdfc4 	movi	r4,-129
   1076c:	94c6b03a 	or	r3,r18,r19
   10770:	d8802215 	stw	r2,136(sp)
   10774:	a128703a 	and	r20,r20,r4
   10778:	1800a226 	beq	r3,zero,10a04 <___vfiprintf_internal_r+0x968>
   1077c:	0039883a 	mov	fp,zero
   10780:	dd401a04 	addi	r21,sp,104
   10784:	9006d0fa 	srli	r3,r18,3
   10788:	9808977a 	slli	r4,r19,29
   1078c:	9826d0fa 	srli	r19,r19,3
   10790:	948001cc 	andi	r18,r18,7
   10794:	90800c04 	addi	r2,r18,48
   10798:	ad7fffc4 	addi	r21,r21,-1
   1079c:	20e4b03a 	or	r18,r4,r3
   107a0:	a8800005 	stb	r2,0(r21)
   107a4:	94c6b03a 	or	r3,r18,r19
   107a8:	183ff61e 	bne	r3,zero,10784 <__alt_data_end+0xf0010784>
   107ac:	a0c0004c 	andi	r3,r20,1
   107b0:	18005926 	beq	r3,zero,10918 <___vfiprintf_internal_r+0x87c>
   107b4:	10803fcc 	andi	r2,r2,255
   107b8:	1080201c 	xori	r2,r2,128
   107bc:	10bfe004 	addi	r2,r2,-128
   107c0:	00c00c04 	movi	r3,48
   107c4:	10c05426 	beq	r2,r3,10918 <___vfiprintf_internal_r+0x87c>
   107c8:	da801e17 	ldw	r10,120(sp)
   107cc:	a8bfffc4 	addi	r2,r21,-1
   107d0:	a8ffffc5 	stb	r3,-1(r21)
   107d4:	50a7c83a 	sub	r19,r10,r2
   107d8:	102b883a 	mov	r21,r2
   107dc:	003f2f06 	br	1049c <__alt_data_end+0xf001049c>
   107e0:	21003fcc 	andi	r4,r4,255
   107e4:	2003421e 	bne	r4,zero,114f0 <___vfiprintf_internal_r+0x1454>
   107e8:	00820034 	movhi	r2,2048
   107ec:	1080a904 	addi	r2,r2,676
   107f0:	d8802615 	stw	r2,152(sp)
   107f4:	a080080c 	andi	r2,r20,32
   107f8:	1000aa26 	beq	r2,zero,10aa4 <___vfiprintf_internal_r+0xa08>
   107fc:	da802217 	ldw	r10,136(sp)
   10800:	54800017 	ldw	r18,0(r10)
   10804:	54c00117 	ldw	r19,4(r10)
   10808:	52800204 	addi	r10,r10,8
   1080c:	da802215 	stw	r10,136(sp)
   10810:	a080004c 	andi	r2,r20,1
   10814:	1001d226 	beq	r2,zero,10f60 <___vfiprintf_internal_r+0xec4>
   10818:	94c4b03a 	or	r2,r18,r19
   1081c:	1002351e 	bne	r2,zero,110f4 <___vfiprintf_internal_r+0x1058>
   10820:	d8001d85 	stb	zero,118(sp)
   10824:	48022216 	blt	r9,zero,110b0 <___vfiprintf_internal_r+0x1014>
   10828:	00bfdfc4 	movi	r2,-129
   1082c:	a0a8703a 	and	r20,r20,r2
   10830:	003f1506 	br	10488 <__alt_data_end+0xf0010488>
   10834:	da802217 	ldw	r10,136(sp)
   10838:	04800044 	movi	r18,1
   1083c:	d8001d85 	stb	zero,118(sp)
   10840:	50800017 	ldw	r2,0(r10)
   10844:	52800104 	addi	r10,r10,4
   10848:	da802215 	stw	r10,136(sp)
   1084c:	d8801005 	stb	r2,64(sp)
   10850:	9027883a 	mov	r19,r18
   10854:	dd401004 	addi	r21,sp,64
   10858:	0013883a 	mov	r9,zero
   1085c:	003f1706 	br	104bc <__alt_data_end+0xf00104bc>
   10860:	21003fcc 	andi	r4,r4,255
   10864:	2003201e 	bne	r4,zero,114e8 <___vfiprintf_internal_r+0x144c>
   10868:	a080080c 	andi	r2,r20,32
   1086c:	10004b26 	beq	r2,zero,1099c <___vfiprintf_internal_r+0x900>
   10870:	da802217 	ldw	r10,136(sp)
   10874:	50800117 	ldw	r2,4(r10)
   10878:	54800017 	ldw	r18,0(r10)
   1087c:	52800204 	addi	r10,r10,8
   10880:	da802215 	stw	r10,136(sp)
   10884:	1027883a 	mov	r19,r2
   10888:	10022c16 	blt	r2,zero,1113c <___vfiprintf_internal_r+0x10a0>
   1088c:	df001d83 	ldbu	fp,118(sp)
   10890:	48007216 	blt	r9,zero,10a5c <___vfiprintf_internal_r+0x9c0>
   10894:	00ffdfc4 	movi	r3,-129
   10898:	94c4b03a 	or	r2,r18,r19
   1089c:	a0e8703a 	and	r20,r20,r3
   108a0:	1000cc26 	beq	r2,zero,10bd4 <___vfiprintf_internal_r+0xb38>
   108a4:	98021026 	beq	r19,zero,110e8 <___vfiprintf_internal_r+0x104c>
   108a8:	dc402415 	stw	r17,144(sp)
   108ac:	dc002515 	stw	r16,148(sp)
   108b0:	9823883a 	mov	r17,r19
   108b4:	9021883a 	mov	r16,r18
   108b8:	dd401a04 	addi	r21,sp,104
   108bc:	4825883a 	mov	r18,r9
   108c0:	4027883a 	mov	r19,r8
   108c4:	8009883a 	mov	r4,r16
   108c8:	880b883a 	mov	r5,r17
   108cc:	01800284 	movi	r6,10
   108d0:	000f883a 	mov	r7,zero
   108d4:	001247c0 	call	1247c <__umoddi3>
   108d8:	10800c04 	addi	r2,r2,48
   108dc:	ad7fffc4 	addi	r21,r21,-1
   108e0:	8009883a 	mov	r4,r16
   108e4:	880b883a 	mov	r5,r17
   108e8:	a8800005 	stb	r2,0(r21)
   108ec:	01800284 	movi	r6,10
   108f0:	000f883a 	mov	r7,zero
   108f4:	0011f040 	call	11f04 <__udivdi3>
   108f8:	1021883a 	mov	r16,r2
   108fc:	10c4b03a 	or	r2,r2,r3
   10900:	1823883a 	mov	r17,r3
   10904:	103fef1e 	bne	r2,zero,108c4 <__alt_data_end+0xf00108c4>
   10908:	dc402417 	ldw	r17,144(sp)
   1090c:	dc002517 	ldw	r16,148(sp)
   10910:	9013883a 	mov	r9,r18
   10914:	9811883a 	mov	r8,r19
   10918:	da801e17 	ldw	r10,120(sp)
   1091c:	5567c83a 	sub	r19,r10,r21
   10920:	003ede06 	br	1049c <__alt_data_end+0xf001049c>
   10924:	38803fcc 	andi	r2,r7,255
   10928:	1080201c 	xori	r2,r2,128
   1092c:	10bfe004 	addi	r2,r2,-128
   10930:	1002371e 	bne	r2,zero,11210 <___vfiprintf_internal_r+0x1174>
   10934:	01000044 	movi	r4,1
   10938:	01c00804 	movi	r7,32
   1093c:	80c00007 	ldb	r3,0(r16)
   10940:	003e3506 	br	10218 <__alt_data_end+0xf0010218>
   10944:	a5000054 	ori	r20,r20,1
   10948:	80c00007 	ldb	r3,0(r16)
   1094c:	003e3206 	br	10218 <__alt_data_end+0xf0010218>
   10950:	a5002014 	ori	r20,r20,128
   10954:	80c00007 	ldb	r3,0(r16)
   10958:	003e2f06 	br	10218 <__alt_data_end+0xf0010218>
   1095c:	8015883a 	mov	r10,r16
   10960:	0023883a 	mov	r17,zero
   10964:	18bff404 	addi	r2,r3,-48
   10968:	50c00007 	ldb	r3,0(r10)
   1096c:	8c4002a4 	muli	r17,r17,10
   10970:	84000044 	addi	r16,r16,1
   10974:	8015883a 	mov	r10,r16
   10978:	1463883a 	add	r17,r2,r17
   1097c:	18bff404 	addi	r2,r3,-48
   10980:	30bff92e 	bgeu	r6,r2,10968 <__alt_data_end+0xf0010968>
   10984:	003e2506 	br	1021c <__alt_data_end+0xf001021c>
   10988:	21003fcc 	andi	r4,r4,255
   1098c:	2002d41e 	bne	r4,zero,114e0 <___vfiprintf_internal_r+0x1444>
   10990:	a5000414 	ori	r20,r20,16
   10994:	a080080c 	andi	r2,r20,32
   10998:	103fb51e 	bne	r2,zero,10870 <__alt_data_end+0xf0010870>
   1099c:	a080040c 	andi	r2,r20,16
   109a0:	1001f826 	beq	r2,zero,11184 <___vfiprintf_internal_r+0x10e8>
   109a4:	da802217 	ldw	r10,136(sp)
   109a8:	54800017 	ldw	r18,0(r10)
   109ac:	52800104 	addi	r10,r10,4
   109b0:	da802215 	stw	r10,136(sp)
   109b4:	9027d7fa 	srai	r19,r18,31
   109b8:	9805883a 	mov	r2,r19
   109bc:	003fb206 	br	10888 <__alt_data_end+0xf0010888>
   109c0:	21003fcc 	andi	r4,r4,255
   109c4:	2002c41e 	bne	r4,zero,114d8 <___vfiprintf_internal_r+0x143c>
   109c8:	a5000414 	ori	r20,r20,16
   109cc:	a080080c 	andi	r2,r20,32
   109d0:	103f5f1e 	bne	r2,zero,10750 <__alt_data_end+0xf0010750>
   109d4:	a080040c 	andi	r2,r20,16
   109d8:	10020f26 	beq	r2,zero,11218 <___vfiprintf_internal_r+0x117c>
   109dc:	da802217 	ldw	r10,136(sp)
   109e0:	d8001d85 	stb	zero,118(sp)
   109e4:	0027883a 	mov	r19,zero
   109e8:	50800104 	addi	r2,r10,4
   109ec:	54800017 	ldw	r18,0(r10)
   109f0:	48021116 	blt	r9,zero,11238 <___vfiprintf_internal_r+0x119c>
   109f4:	00ffdfc4 	movi	r3,-129
   109f8:	d8802215 	stw	r2,136(sp)
   109fc:	a0e8703a 	and	r20,r20,r3
   10a00:	903f5e1e 	bne	r18,zero,1077c <__alt_data_end+0xf001077c>
   10a04:	0039883a 	mov	fp,zero
   10a08:	4802a626 	beq	r9,zero,114a4 <___vfiprintf_internal_r+0x1408>
   10a0c:	0025883a 	mov	r18,zero
   10a10:	0027883a 	mov	r19,zero
   10a14:	003f5a06 	br	10780 <__alt_data_end+0xf0010780>
   10a18:	21003fcc 	andi	r4,r4,255
   10a1c:	20029f1e 	bne	r4,zero,1149c <___vfiprintf_internal_r+0x1400>
   10a20:	a5000414 	ori	r20,r20,16
   10a24:	a080080c 	andi	r2,r20,32
   10a28:	10005e1e 	bne	r2,zero,10ba4 <___vfiprintf_internal_r+0xb08>
   10a2c:	a080040c 	andi	r2,r20,16
   10a30:	1001a21e 	bne	r2,zero,110bc <___vfiprintf_internal_r+0x1020>
   10a34:	a080100c 	andi	r2,r20,64
   10a38:	d8001d85 	stb	zero,118(sp)
   10a3c:	da802217 	ldw	r10,136(sp)
   10a40:	1002231e 	bne	r2,zero,112d0 <___vfiprintf_internal_r+0x1234>
   10a44:	50800104 	addi	r2,r10,4
   10a48:	54800017 	ldw	r18,0(r10)
   10a4c:	0027883a 	mov	r19,zero
   10a50:	4801a00e 	bge	r9,zero,110d4 <___vfiprintf_internal_r+0x1038>
   10a54:	d8802215 	stw	r2,136(sp)
   10a58:	0039883a 	mov	fp,zero
   10a5c:	94c4b03a 	or	r2,r18,r19
   10a60:	103f901e 	bne	r2,zero,108a4 <__alt_data_end+0xf00108a4>
   10a64:	00800044 	movi	r2,1
   10a68:	10803fcc 	andi	r2,r2,255
   10a6c:	00c00044 	movi	r3,1
   10a70:	10c05926 	beq	r2,r3,10bd8 <___vfiprintf_internal_r+0xb3c>
   10a74:	00c00084 	movi	r3,2
   10a78:	10ffe41e 	bne	r2,r3,10a0c <__alt_data_end+0xf0010a0c>
   10a7c:	0025883a 	mov	r18,zero
   10a80:	0027883a 	mov	r19,zero
   10a84:	00013d06 	br	10f7c <___vfiprintf_internal_r+0xee0>
   10a88:	21003fcc 	andi	r4,r4,255
   10a8c:	2002811e 	bne	r4,zero,11494 <___vfiprintf_internal_r+0x13f8>
   10a90:	00820034 	movhi	r2,2048
   10a94:	1080a404 	addi	r2,r2,656
   10a98:	d8802615 	stw	r2,152(sp)
   10a9c:	a080080c 	andi	r2,r20,32
   10aa0:	103f561e 	bne	r2,zero,107fc <__alt_data_end+0xf00107fc>
   10aa4:	a080040c 	andi	r2,r20,16
   10aa8:	1001d126 	beq	r2,zero,111f0 <___vfiprintf_internal_r+0x1154>
   10aac:	da802217 	ldw	r10,136(sp)
   10ab0:	0027883a 	mov	r19,zero
   10ab4:	54800017 	ldw	r18,0(r10)
   10ab8:	52800104 	addi	r10,r10,4
   10abc:	da802215 	stw	r10,136(sp)
   10ac0:	003f5306 	br	10810 <__alt_data_end+0xf0010810>
   10ac4:	da802217 	ldw	r10,136(sp)
   10ac8:	d8001d85 	stb	zero,118(sp)
   10acc:	55400017 	ldw	r21,0(r10)
   10ad0:	50c00104 	addi	r3,r10,4
   10ad4:	a8024226 	beq	r21,zero,113e0 <___vfiprintf_internal_r+0x1344>
   10ad8:	48021816 	blt	r9,zero,1133c <___vfiprintf_internal_r+0x12a0>
   10adc:	480d883a 	mov	r6,r9
   10ae0:	000b883a 	mov	r5,zero
   10ae4:	a809883a 	mov	r4,r21
   10ae8:	d8c02a15 	stw	r3,168(sp)
   10aec:	da002b15 	stw	r8,172(sp)
   10af0:	da402c15 	stw	r9,176(sp)
   10af4:	000e3a00 	call	e3a0 <memchr>
   10af8:	d8c02a17 	ldw	r3,168(sp)
   10afc:	da002b17 	ldw	r8,172(sp)
   10b00:	da402c17 	ldw	r9,176(sp)
   10b04:	10024826 	beq	r2,zero,11428 <___vfiprintf_internal_r+0x138c>
   10b08:	1567c83a 	sub	r19,r2,r21
   10b0c:	df001d83 	ldbu	fp,118(sp)
   10b10:	d8c02215 	stw	r3,136(sp)
   10b14:	0013883a 	mov	r9,zero
   10b18:	003e6006 	br	1049c <__alt_data_end+0xf001049c>
   10b1c:	21003fcc 	andi	r4,r4,255
   10b20:	203fc026 	beq	r4,zero,10a24 <__alt_data_end+0xf0010a24>
   10b24:	d9c01d85 	stb	r7,118(sp)
   10b28:	003fbe06 	br	10a24 <__alt_data_end+0xf0010a24>
   10b2c:	da802217 	ldw	r10,136(sp)
   10b30:	54400017 	ldw	r17,0(r10)
   10b34:	50800104 	addi	r2,r10,4
   10b38:	883e3b16 	blt	r17,zero,10428 <__alt_data_end+0xf0010428>
   10b3c:	d8802215 	stw	r2,136(sp)
   10b40:	80c00007 	ldb	r3,0(r16)
   10b44:	003db406 	br	10218 <__alt_data_end+0xf0010218>
   10b48:	01000044 	movi	r4,1
   10b4c:	01c00ac4 	movi	r7,43
   10b50:	80c00007 	ldb	r3,0(r16)
   10b54:	003db006 	br	10218 <__alt_data_end+0xf0010218>
   10b58:	80c00007 	ldb	r3,0(r16)
   10b5c:	82800044 	addi	r10,r16,1
   10b60:	1b423c26 	beq	r3,r13,11454 <___vfiprintf_internal_r+0x13b8>
   10b64:	18bff404 	addi	r2,r3,-48
   10b68:	0013883a 	mov	r9,zero
   10b6c:	30822b36 	bltu	r6,r2,1141c <___vfiprintf_internal_r+0x1380>
   10b70:	50c00007 	ldb	r3,0(r10)
   10b74:	4a4002a4 	muli	r9,r9,10
   10b78:	54000044 	addi	r16,r10,1
   10b7c:	8015883a 	mov	r10,r16
   10b80:	4893883a 	add	r9,r9,r2
   10b84:	18bff404 	addi	r2,r3,-48
   10b88:	30bff92e 	bgeu	r6,r2,10b70 <__alt_data_end+0xf0010b70>
   10b8c:	483da30e 	bge	r9,zero,1021c <__alt_data_end+0xf001021c>
   10b90:	027fffc4 	movi	r9,-1
   10b94:	003da106 	br	1021c <__alt_data_end+0xf001021c>
   10b98:	a5001014 	ori	r20,r20,64
   10b9c:	80c00007 	ldb	r3,0(r16)
   10ba0:	003d9d06 	br	10218 <__alt_data_end+0xf0010218>
   10ba4:	da802217 	ldw	r10,136(sp)
   10ba8:	d8001d85 	stb	zero,118(sp)
   10bac:	50c00204 	addi	r3,r10,8
   10bb0:	54800017 	ldw	r18,0(r10)
   10bb4:	54c00117 	ldw	r19,4(r10)
   10bb8:	4801ca16 	blt	r9,zero,112e4 <___vfiprintf_internal_r+0x1248>
   10bbc:	013fdfc4 	movi	r4,-129
   10bc0:	94c4b03a 	or	r2,r18,r19
   10bc4:	d8c02215 	stw	r3,136(sp)
   10bc8:	a128703a 	and	r20,r20,r4
   10bcc:	0039883a 	mov	fp,zero
   10bd0:	103f341e 	bne	r2,zero,108a4 <__alt_data_end+0xf00108a4>
   10bd4:	483e2e26 	beq	r9,zero,10490 <__alt_data_end+0xf0010490>
   10bd8:	0025883a 	mov	r18,zero
   10bdc:	94800c04 	addi	r18,r18,48
   10be0:	dc8019c5 	stb	r18,103(sp)
   10be4:	dcc02717 	ldw	r19,156(sp)
   10be8:	dd4019c4 	addi	r21,sp,103
   10bec:	003e2b06 	br	1049c <__alt_data_end+0xf001049c>
   10bf0:	21003fcc 	andi	r4,r4,255
   10bf4:	2002361e 	bne	r4,zero,114d0 <___vfiprintf_internal_r+0x1434>
   10bf8:	1801c126 	beq	r3,zero,11300 <___vfiprintf_internal_r+0x1264>
   10bfc:	04800044 	movi	r18,1
   10c00:	d8c01005 	stb	r3,64(sp)
   10c04:	d8001d85 	stb	zero,118(sp)
   10c08:	9027883a 	mov	r19,r18
   10c0c:	dd401004 	addi	r21,sp,64
   10c10:	003f1106 	br	10858 <__alt_data_end+0xf0010858>
   10c14:	d9402117 	ldw	r5,132(sp)
   10c18:	d9002017 	ldw	r4,128(sp)
   10c1c:	d9801a04 	addi	r6,sp,104
   10c20:	d9c02b15 	stw	r7,172(sp)
   10c24:	dbc02a15 	stw	r15,168(sp)
   10c28:	000ff880 	call	ff88 <__sprint_r.part.0>
   10c2c:	d9c02b17 	ldw	r7,172(sp)
   10c30:	dbc02a17 	ldw	r15,168(sp)
   10c34:	10006d1e 	bne	r2,zero,10dec <___vfiprintf_internal_r+0xd50>
   10c38:	d9801b17 	ldw	r6,108(sp)
   10c3c:	d8801c17 	ldw	r2,112(sp)
   10c40:	d811883a 	mov	r8,sp
   10c44:	31400044 	addi	r5,r6,1
   10c48:	003e3306 	br	10518 <__alt_data_end+0xf0010518>
   10c4c:	d9401b17 	ldw	r5,108(sp)
   10c50:	d8801c17 	ldw	r2,112(sp)
   10c54:	29000044 	addi	r4,r5,1
   10c58:	d8c01d87 	ldb	r3,118(sp)
   10c5c:	183e4d26 	beq	r3,zero,10594 <__alt_data_end+0xf0010594>
   10c60:	00c00044 	movi	r3,1
   10c64:	d9401d84 	addi	r5,sp,118
   10c68:	10c5883a 	add	r2,r2,r3
   10c6c:	41400015 	stw	r5,0(r8)
   10c70:	40c00115 	stw	r3,4(r8)
   10c74:	d8801c15 	stw	r2,112(sp)
   10c78:	d9001b15 	stw	r4,108(sp)
   10c7c:	014001c4 	movi	r5,7
   10c80:	2900a90e 	bge	r5,r4,10f28 <___vfiprintf_internal_r+0xe8c>
   10c84:	1000da1e 	bne	r2,zero,10ff0 <___vfiprintf_internal_r+0xf54>
   10c88:	7000ab1e 	bne	r14,zero,10f38 <___vfiprintf_internal_r+0xe9c>
   10c8c:	000b883a 	mov	r5,zero
   10c90:	1809883a 	mov	r4,r3
   10c94:	d811883a 	mov	r8,sp
   10c98:	00c02004 	movi	r3,128
   10c9c:	e0fe4d26 	beq	fp,r3,105d4 <__alt_data_end+0xf00105d4>
   10ca0:	4cf9c83a 	sub	fp,r9,r19
   10ca4:	073e7b0e 	bge	zero,fp,10694 <__alt_data_end+0xf0010694>
   10ca8:	01c00404 	movi	r7,16
   10cac:	3f01900e 	bge	r7,fp,112f0 <___vfiprintf_internal_r+0x1254>
   10cb0:	00c20034 	movhi	r3,2048
   10cb4:	18c10a04 	addi	r3,r3,1064
   10cb8:	d8c02415 	stw	r3,144(sp)
   10cbc:	034001c4 	movi	r13,7
   10cc0:	00000506 	br	10cd8 <___vfiprintf_internal_r+0xc3c>
   10cc4:	29000084 	addi	r4,r5,2
   10cc8:	42000204 	addi	r8,r8,8
   10ccc:	180b883a 	mov	r5,r3
   10cd0:	e73ffc04 	addi	fp,fp,-16
   10cd4:	3f000d0e 	bge	r7,fp,10d0c <___vfiprintf_internal_r+0xc70>
   10cd8:	10800404 	addi	r2,r2,16
   10cdc:	28c00044 	addi	r3,r5,1
   10ce0:	45c00015 	stw	r23,0(r8)
   10ce4:	41c00115 	stw	r7,4(r8)
   10ce8:	d8801c15 	stw	r2,112(sp)
   10cec:	d8c01b15 	stw	r3,108(sp)
   10cf0:	68fff40e 	bge	r13,r3,10cc4 <__alt_data_end+0xf0010cc4>
   10cf4:	1000101e 	bne	r2,zero,10d38 <___vfiprintf_internal_r+0xc9c>
   10cf8:	e73ffc04 	addi	fp,fp,-16
   10cfc:	01000044 	movi	r4,1
   10d00:	000b883a 	mov	r5,zero
   10d04:	d811883a 	mov	r8,sp
   10d08:	3f3ff316 	blt	r7,fp,10cd8 <__alt_data_end+0xf0010cd8>
   10d0c:	da802417 	ldw	r10,144(sp)
   10d10:	1705883a 	add	r2,r2,fp
   10d14:	47000115 	stw	fp,4(r8)
   10d18:	42800015 	stw	r10,0(r8)
   10d1c:	d8801c15 	stw	r2,112(sp)
   10d20:	d9001b15 	stw	r4,108(sp)
   10d24:	00c001c4 	movi	r3,7
   10d28:	19003616 	blt	r3,r4,10e04 <___vfiprintf_internal_r+0xd68>
   10d2c:	42000204 	addi	r8,r8,8
   10d30:	21000044 	addi	r4,r4,1
   10d34:	003e5706 	br	10694 <__alt_data_end+0xf0010694>
   10d38:	d9402117 	ldw	r5,132(sp)
   10d3c:	d9002017 	ldw	r4,128(sp)
   10d40:	d9801a04 	addi	r6,sp,104
   10d44:	d9c02b15 	stw	r7,172(sp)
   10d48:	db402a15 	stw	r13,168(sp)
   10d4c:	000ff880 	call	ff88 <__sprint_r.part.0>
   10d50:	d9c02b17 	ldw	r7,172(sp)
   10d54:	db402a17 	ldw	r13,168(sp)
   10d58:	1000241e 	bne	r2,zero,10dec <___vfiprintf_internal_r+0xd50>
   10d5c:	d9401b17 	ldw	r5,108(sp)
   10d60:	d8801c17 	ldw	r2,112(sp)
   10d64:	d811883a 	mov	r8,sp
   10d68:	29000044 	addi	r4,r5,1
   10d6c:	003fd806 	br	10cd0 <__alt_data_end+0xf0010cd0>
   10d70:	d9401b17 	ldw	r5,108(sp)
   10d74:	00c20034 	movhi	r3,2048
   10d78:	18c10e04 	addi	r3,r3,1080
   10d7c:	d8c02415 	stw	r3,144(sp)
   10d80:	29400044 	addi	r5,r5,1
   10d84:	d8c02417 	ldw	r3,144(sp)
   10d88:	14c5883a 	add	r2,r2,r19
   10d8c:	44c00115 	stw	r19,4(r8)
   10d90:	40c00015 	stw	r3,0(r8)
   10d94:	d8801c15 	stw	r2,112(sp)
   10d98:	d9401b15 	stw	r5,108(sp)
   10d9c:	00c001c4 	movi	r3,7
   10da0:	1940070e 	bge	r3,r5,10dc0 <___vfiprintf_internal_r+0xd24>
   10da4:	103e4826 	beq	r2,zero,106c8 <__alt_data_end+0xf00106c8>
   10da8:	d9402117 	ldw	r5,132(sp)
   10dac:	d9002017 	ldw	r4,128(sp)
   10db0:	d9801a04 	addi	r6,sp,104
   10db4:	000ff880 	call	ff88 <__sprint_r.part.0>
   10db8:	10000c1e 	bne	r2,zero,10dec <___vfiprintf_internal_r+0xd50>
   10dbc:	d8801c17 	ldw	r2,112(sp)
   10dc0:	8c80010e 	bge	r17,r18,10dc8 <___vfiprintf_internal_r+0xd2c>
   10dc4:	9023883a 	mov	r17,r18
   10dc8:	da802317 	ldw	r10,140(sp)
   10dcc:	5455883a 	add	r10,r10,r17
   10dd0:	da802315 	stw	r10,140(sp)
   10dd4:	103e4126 	beq	r2,zero,106dc <__alt_data_end+0xf00106dc>
   10dd8:	d9402117 	ldw	r5,132(sp)
   10ddc:	d9002017 	ldw	r4,128(sp)
   10de0:	d9801a04 	addi	r6,sp,104
   10de4:	000ff880 	call	ff88 <__sprint_r.part.0>
   10de8:	103e3c26 	beq	r2,zero,106dc <__alt_data_end+0xf00106dc>
   10dec:	dd002117 	ldw	r20,132(sp)
   10df0:	a080030b 	ldhu	r2,12(r20)
   10df4:	1080100c 	andi	r2,r2,64
   10df8:	1001231e 	bne	r2,zero,11288 <___vfiprintf_internal_r+0x11ec>
   10dfc:	d8802317 	ldw	r2,140(sp)
   10e00:	003d7b06 	br	103f0 <__alt_data_end+0xf00103f0>
   10e04:	1000991e 	bne	r2,zero,1106c <___vfiprintf_internal_r+0xfd0>
   10e08:	00c00044 	movi	r3,1
   10e0c:	9805883a 	mov	r2,r19
   10e10:	dd400015 	stw	r21,0(sp)
   10e14:	dcc00115 	stw	r19,4(sp)
   10e18:	dcc01c15 	stw	r19,112(sp)
   10e1c:	d8c01b15 	stw	r3,108(sp)
   10e20:	d811883a 	mov	r8,sp
   10e24:	42000204 	addi	r8,r8,8
   10e28:	a2c0010c 	andi	r11,r20,4
   10e2c:	583fe426 	beq	r11,zero,10dc0 <__alt_data_end+0xf0010dc0>
   10e30:	8ca7c83a 	sub	r19,r17,r18
   10e34:	04ffe20e 	bge	zero,r19,10dc0 <__alt_data_end+0xf0010dc0>
   10e38:	01c00404 	movi	r7,16
   10e3c:	3cffcc0e 	bge	r7,r19,10d70 <__alt_data_end+0xf0010d70>
   10e40:	02820034 	movhi	r10,2048
   10e44:	52810e04 	addi	r10,r10,1080
   10e48:	d9001b17 	ldw	r4,108(sp)
   10e4c:	da802415 	stw	r10,144(sp)
   10e50:	382b883a 	mov	r21,r7
   10e54:	050001c4 	movi	r20,7
   10e58:	df002017 	ldw	fp,128(sp)
   10e5c:	00000506 	br	10e74 <___vfiprintf_internal_r+0xdd8>
   10e60:	21400084 	addi	r5,r4,2
   10e64:	42000204 	addi	r8,r8,8
   10e68:	1809883a 	mov	r4,r3
   10e6c:	9cfffc04 	addi	r19,r19,-16
   10e70:	acffc40e 	bge	r21,r19,10d84 <__alt_data_end+0xf0010d84>
   10e74:	10800404 	addi	r2,r2,16
   10e78:	20c00044 	addi	r3,r4,1
   10e7c:	45800015 	stw	r22,0(r8)
   10e80:	45400115 	stw	r21,4(r8)
   10e84:	d8801c15 	stw	r2,112(sp)
   10e88:	d8c01b15 	stw	r3,108(sp)
   10e8c:	a0fff40e 	bge	r20,r3,10e60 <__alt_data_end+0xf0010e60>
   10e90:	1000041e 	bne	r2,zero,10ea4 <___vfiprintf_internal_r+0xe08>
   10e94:	01400044 	movi	r5,1
   10e98:	0009883a 	mov	r4,zero
   10e9c:	d811883a 	mov	r8,sp
   10ea0:	003ff206 	br	10e6c <__alt_data_end+0xf0010e6c>
   10ea4:	d9402117 	ldw	r5,132(sp)
   10ea8:	d9801a04 	addi	r6,sp,104
   10eac:	e009883a 	mov	r4,fp
   10eb0:	000ff880 	call	ff88 <__sprint_r.part.0>
   10eb4:	103fcd1e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   10eb8:	d9001b17 	ldw	r4,108(sp)
   10ebc:	d8801c17 	ldw	r2,112(sp)
   10ec0:	d811883a 	mov	r8,sp
   10ec4:	21400044 	addi	r5,r4,1
   10ec8:	003fe806 	br	10e6c <__alt_data_end+0xf0010e6c>
   10ecc:	d9402117 	ldw	r5,132(sp)
   10ed0:	d9002017 	ldw	r4,128(sp)
   10ed4:	d9801a04 	addi	r6,sp,104
   10ed8:	d9c02b15 	stw	r7,172(sp)
   10edc:	db402a15 	stw	r13,168(sp)
   10ee0:	000ff880 	call	ff88 <__sprint_r.part.0>
   10ee4:	d9c02b17 	ldw	r7,172(sp)
   10ee8:	db402a17 	ldw	r13,168(sp)
   10eec:	103fbf1e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   10ef0:	d9401b17 	ldw	r5,108(sp)
   10ef4:	d8801c17 	ldw	r2,112(sp)
   10ef8:	d811883a 	mov	r8,sp
   10efc:	29800044 	addi	r6,r5,1
   10f00:	003dc406 	br	10614 <__alt_data_end+0xf0010614>
   10f04:	1000d21e 	bne	r2,zero,11250 <___vfiprintf_internal_r+0x11b4>
   10f08:	d8c01d87 	ldb	r3,118(sp)
   10f0c:	18009526 	beq	r3,zero,11164 <___vfiprintf_internal_r+0x10c8>
   10f10:	00800044 	movi	r2,1
   10f14:	d8c01d84 	addi	r3,sp,118
   10f18:	1009883a 	mov	r4,r2
   10f1c:	d8c00015 	stw	r3,0(sp)
   10f20:	d8800115 	stw	r2,4(sp)
   10f24:	d811883a 	mov	r8,sp
   10f28:	200b883a 	mov	r5,r4
   10f2c:	42000204 	addi	r8,r8,8
   10f30:	21000044 	addi	r4,r4,1
   10f34:	003d9706 	br	10594 <__alt_data_end+0xf0010594>
   10f38:	d9001d04 	addi	r4,sp,116
   10f3c:	00800084 	movi	r2,2
   10f40:	d9000015 	stw	r4,0(sp)
   10f44:	d8800115 	stw	r2,4(sp)
   10f48:	1809883a 	mov	r4,r3
   10f4c:	d811883a 	mov	r8,sp
   10f50:	200b883a 	mov	r5,r4
   10f54:	42000204 	addi	r8,r8,8
   10f58:	21000044 	addi	r4,r4,1
   10f5c:	003f4e06 	br	10c98 <__alt_data_end+0xf0010c98>
   10f60:	d8001d85 	stb	zero,118(sp)
   10f64:	48005016 	blt	r9,zero,110a8 <___vfiprintf_internal_r+0x100c>
   10f68:	00ffdfc4 	movi	r3,-129
   10f6c:	94c4b03a 	or	r2,r18,r19
   10f70:	a0e8703a 	and	r20,r20,r3
   10f74:	103d4426 	beq	r2,zero,10488 <__alt_data_end+0xf0010488>
   10f78:	0039883a 	mov	fp,zero
   10f7c:	d9002617 	ldw	r4,152(sp)
   10f80:	dd401a04 	addi	r21,sp,104
   10f84:	908003cc 	andi	r2,r18,15
   10f88:	9806973a 	slli	r3,r19,28
   10f8c:	2085883a 	add	r2,r4,r2
   10f90:	9024d13a 	srli	r18,r18,4
   10f94:	10800003 	ldbu	r2,0(r2)
   10f98:	9826d13a 	srli	r19,r19,4
   10f9c:	ad7fffc4 	addi	r21,r21,-1
   10fa0:	1ca4b03a 	or	r18,r3,r18
   10fa4:	a8800005 	stb	r2,0(r21)
   10fa8:	94c4b03a 	or	r2,r18,r19
   10fac:	103ff51e 	bne	r2,zero,10f84 <__alt_data_end+0xf0010f84>
   10fb0:	003e5906 	br	10918 <__alt_data_end+0xf0010918>
   10fb4:	d9402117 	ldw	r5,132(sp)
   10fb8:	d9002017 	ldw	r4,128(sp)
   10fbc:	d9801a04 	addi	r6,sp,104
   10fc0:	000ff880 	call	ff88 <__sprint_r.part.0>
   10fc4:	103f891e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   10fc8:	d8801c17 	ldw	r2,112(sp)
   10fcc:	d811883a 	mov	r8,sp
   10fd0:	003f9506 	br	10e28 <__alt_data_end+0xf0010e28>
   10fd4:	d9402117 	ldw	r5,132(sp)
   10fd8:	d9002017 	ldw	r4,128(sp)
   10fdc:	d9801a04 	addi	r6,sp,104
   10fe0:	000ff880 	call	ff88 <__sprint_r.part.0>
   10fe4:	103f811e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   10fe8:	d811883a 	mov	r8,sp
   10fec:	003ced06 	br	103a4 <__alt_data_end+0xf00103a4>
   10ff0:	d9402117 	ldw	r5,132(sp)
   10ff4:	d9002017 	ldw	r4,128(sp)
   10ff8:	d9801a04 	addi	r6,sp,104
   10ffc:	da402c15 	stw	r9,176(sp)
   11000:	db802a15 	stw	r14,168(sp)
   11004:	000ff880 	call	ff88 <__sprint_r.part.0>
   11008:	da402c17 	ldw	r9,176(sp)
   1100c:	db802a17 	ldw	r14,168(sp)
   11010:	103f761e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   11014:	d9401b17 	ldw	r5,108(sp)
   11018:	d8801c17 	ldw	r2,112(sp)
   1101c:	d811883a 	mov	r8,sp
   11020:	29000044 	addi	r4,r5,1
   11024:	003d5b06 	br	10594 <__alt_data_end+0xf0010594>
   11028:	d9402117 	ldw	r5,132(sp)
   1102c:	d9002017 	ldw	r4,128(sp)
   11030:	d9801a04 	addi	r6,sp,104
   11034:	da402c15 	stw	r9,176(sp)
   11038:	000ff880 	call	ff88 <__sprint_r.part.0>
   1103c:	da402c17 	ldw	r9,176(sp)
   11040:	103f6a1e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   11044:	d9401b17 	ldw	r5,108(sp)
   11048:	d8801c17 	ldw	r2,112(sp)
   1104c:	d811883a 	mov	r8,sp
   11050:	29000044 	addi	r4,r5,1
   11054:	003f1006 	br	10c98 <__alt_data_end+0xf0010c98>
   11058:	1000c31e 	bne	r2,zero,11368 <___vfiprintf_internal_r+0x12cc>
   1105c:	01000044 	movi	r4,1
   11060:	000b883a 	mov	r5,zero
   11064:	d811883a 	mov	r8,sp
   11068:	003f0d06 	br	10ca0 <__alt_data_end+0xf0010ca0>
   1106c:	d9402117 	ldw	r5,132(sp)
   11070:	d9002017 	ldw	r4,128(sp)
   11074:	d9801a04 	addi	r6,sp,104
   11078:	000ff880 	call	ff88 <__sprint_r.part.0>
   1107c:	103f5b1e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   11080:	d9001b17 	ldw	r4,108(sp)
   11084:	d8801c17 	ldw	r2,112(sp)
   11088:	d811883a 	mov	r8,sp
   1108c:	21000044 	addi	r4,r4,1
   11090:	003d8006 	br	10694 <__alt_data_end+0xf0010694>
   11094:	01020034 	movhi	r4,2048
   11098:	2100a904 	addi	r4,r4,676
   1109c:	d9002615 	stw	r4,152(sp)
   110a0:	d8c02215 	stw	r3,136(sp)
   110a4:	1029883a 	mov	r20,r2
   110a8:	94c4b03a 	or	r2,r18,r19
   110ac:	103fb21e 	bne	r2,zero,10f78 <__alt_data_end+0xf0010f78>
   110b0:	0039883a 	mov	fp,zero
   110b4:	00800084 	movi	r2,2
   110b8:	003e6b06 	br	10a68 <__alt_data_end+0xf0010a68>
   110bc:	da802217 	ldw	r10,136(sp)
   110c0:	d8001d85 	stb	zero,118(sp)
   110c4:	0027883a 	mov	r19,zero
   110c8:	50800104 	addi	r2,r10,4
   110cc:	54800017 	ldw	r18,0(r10)
   110d0:	483e6016 	blt	r9,zero,10a54 <__alt_data_end+0xf0010a54>
   110d4:	00ffdfc4 	movi	r3,-129
   110d8:	d8802215 	stw	r2,136(sp)
   110dc:	a0e8703a 	and	r20,r20,r3
   110e0:	0039883a 	mov	fp,zero
   110e4:	903ebb26 	beq	r18,zero,10bd4 <__alt_data_end+0xf0010bd4>
   110e8:	00800244 	movi	r2,9
   110ec:	14bdee36 	bltu	r2,r18,108a8 <__alt_data_end+0xf00108a8>
   110f0:	003eba06 	br	10bdc <__alt_data_end+0xf0010bdc>
   110f4:	00800c04 	movi	r2,48
   110f8:	d8c01d45 	stb	r3,117(sp)
   110fc:	d8801d05 	stb	r2,116(sp)
   11100:	d8001d85 	stb	zero,118(sp)
   11104:	a0c00094 	ori	r3,r20,2
   11108:	4800a916 	blt	r9,zero,113b0 <___vfiprintf_internal_r+0x1314>
   1110c:	00bfdfc4 	movi	r2,-129
   11110:	a096703a 	and	r11,r20,r2
   11114:	5d000094 	ori	r20,r11,2
   11118:	0039883a 	mov	fp,zero
   1111c:	003f9706 	br	10f7c <__alt_data_end+0xf0010f7c>
   11120:	8025883a 	mov	r18,r16
   11124:	003c2e06 	br	101e0 <__alt_data_end+0xf00101e0>
   11128:	00820034 	movhi	r2,2048
   1112c:	1080a904 	addi	r2,r2,676
   11130:	0039883a 	mov	fp,zero
   11134:	d8802615 	stw	r2,152(sp)
   11138:	003f9006 	br	10f7c <__alt_data_end+0xf0010f7c>
   1113c:	04a5c83a 	sub	r18,zero,r18
   11140:	07000b44 	movi	fp,45
   11144:	9004c03a 	cmpne	r2,r18,zero
   11148:	04e7c83a 	sub	r19,zero,r19
   1114c:	df001d85 	stb	fp,118(sp)
   11150:	98a7c83a 	sub	r19,r19,r2
   11154:	48009f16 	blt	r9,zero,113d4 <___vfiprintf_internal_r+0x1338>
   11158:	00bfdfc4 	movi	r2,-129
   1115c:	a0a8703a 	and	r20,r20,r2
   11160:	003dd006 	br	108a4 <__alt_data_end+0xf00108a4>
   11164:	70004c26 	beq	r14,zero,11298 <___vfiprintf_internal_r+0x11fc>
   11168:	00800084 	movi	r2,2
   1116c:	d8c01d04 	addi	r3,sp,116
   11170:	d8c00015 	stw	r3,0(sp)
   11174:	d8800115 	stw	r2,4(sp)
   11178:	01000044 	movi	r4,1
   1117c:	d811883a 	mov	r8,sp
   11180:	003f7306 	br	10f50 <__alt_data_end+0xf0010f50>
   11184:	a080100c 	andi	r2,r20,64
   11188:	da802217 	ldw	r10,136(sp)
   1118c:	103e0626 	beq	r2,zero,109a8 <__alt_data_end+0xf00109a8>
   11190:	5480000f 	ldh	r18,0(r10)
   11194:	52800104 	addi	r10,r10,4
   11198:	da802215 	stw	r10,136(sp)
   1119c:	9027d7fa 	srai	r19,r18,31
   111a0:	9805883a 	mov	r2,r19
   111a4:	003db806 	br	10888 <__alt_data_end+0xf0010888>
   111a8:	a080040c 	andi	r2,r20,16
   111ac:	1000091e 	bne	r2,zero,111d4 <___vfiprintf_internal_r+0x1138>
   111b0:	a2c0100c 	andi	r11,r20,64
   111b4:	58000726 	beq	r11,zero,111d4 <___vfiprintf_internal_r+0x1138>
   111b8:	da802217 	ldw	r10,136(sp)
   111bc:	50800017 	ldw	r2,0(r10)
   111c0:	52800104 	addi	r10,r10,4
   111c4:	da802215 	stw	r10,136(sp)
   111c8:	da802317 	ldw	r10,140(sp)
   111cc:	1280000d 	sth	r10,0(r2)
   111d0:	003be706 	br	10170 <__alt_data_end+0xf0010170>
   111d4:	da802217 	ldw	r10,136(sp)
   111d8:	50800017 	ldw	r2,0(r10)
   111dc:	52800104 	addi	r10,r10,4
   111e0:	da802215 	stw	r10,136(sp)
   111e4:	da802317 	ldw	r10,140(sp)
   111e8:	12800015 	stw	r10,0(r2)
   111ec:	003be006 	br	10170 <__alt_data_end+0xf0010170>
   111f0:	a080100c 	andi	r2,r20,64
   111f4:	da802217 	ldw	r10,136(sp)
   111f8:	10003026 	beq	r2,zero,112bc <___vfiprintf_internal_r+0x1220>
   111fc:	5480000b 	ldhu	r18,0(r10)
   11200:	52800104 	addi	r10,r10,4
   11204:	0027883a 	mov	r19,zero
   11208:	da802215 	stw	r10,136(sp)
   1120c:	003d8006 	br	10810 <__alt_data_end+0xf0010810>
   11210:	80c00007 	ldb	r3,0(r16)
   11214:	003c0006 	br	10218 <__alt_data_end+0xf0010218>
   11218:	a080100c 	andi	r2,r20,64
   1121c:	d8001d85 	stb	zero,118(sp)
   11220:	da802217 	ldw	r10,136(sp)
   11224:	1000201e 	bne	r2,zero,112a8 <___vfiprintf_internal_r+0x120c>
   11228:	50800104 	addi	r2,r10,4
   1122c:	54800017 	ldw	r18,0(r10)
   11230:	0027883a 	mov	r19,zero
   11234:	483def0e 	bge	r9,zero,109f4 <__alt_data_end+0xf00109f4>
   11238:	94c6b03a 	or	r3,r18,r19
   1123c:	d8802215 	stw	r2,136(sp)
   11240:	183d4e1e 	bne	r3,zero,1077c <__alt_data_end+0xf001077c>
   11244:	0039883a 	mov	fp,zero
   11248:	0005883a 	mov	r2,zero
   1124c:	003e0606 	br	10a68 <__alt_data_end+0xf0010a68>
   11250:	d9402117 	ldw	r5,132(sp)
   11254:	d9002017 	ldw	r4,128(sp)
   11258:	d9801a04 	addi	r6,sp,104
   1125c:	da402c15 	stw	r9,176(sp)
   11260:	db802a15 	stw	r14,168(sp)
   11264:	000ff880 	call	ff88 <__sprint_r.part.0>
   11268:	da402c17 	ldw	r9,176(sp)
   1126c:	db802a17 	ldw	r14,168(sp)
   11270:	103ede1e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   11274:	d9401b17 	ldw	r5,108(sp)
   11278:	d8801c17 	ldw	r2,112(sp)
   1127c:	d811883a 	mov	r8,sp
   11280:	29000044 	addi	r4,r5,1
   11284:	003e7406 	br	10c58 <__alt_data_end+0xf0010c58>
   11288:	00bfffc4 	movi	r2,-1
   1128c:	003c5806 	br	103f0 <__alt_data_end+0xf00103f0>
   11290:	d811883a 	mov	r8,sp
   11294:	003ee806 	br	10e38 <__alt_data_end+0xf0010e38>
   11298:	000b883a 	mov	r5,zero
   1129c:	01000044 	movi	r4,1
   112a0:	d811883a 	mov	r8,sp
   112a4:	003e7c06 	br	10c98 <__alt_data_end+0xf0010c98>
   112a8:	50800104 	addi	r2,r10,4
   112ac:	5480000b 	ldhu	r18,0(r10)
   112b0:	0027883a 	mov	r19,zero
   112b4:	483dcf0e 	bge	r9,zero,109f4 <__alt_data_end+0xf00109f4>
   112b8:	003fdf06 	br	11238 <__alt_data_end+0xf0011238>
   112bc:	54800017 	ldw	r18,0(r10)
   112c0:	52800104 	addi	r10,r10,4
   112c4:	0027883a 	mov	r19,zero
   112c8:	da802215 	stw	r10,136(sp)
   112cc:	003d5006 	br	10810 <__alt_data_end+0xf0010810>
   112d0:	50800104 	addi	r2,r10,4
   112d4:	5480000b 	ldhu	r18,0(r10)
   112d8:	0027883a 	mov	r19,zero
   112dc:	483f7d0e 	bge	r9,zero,110d4 <__alt_data_end+0xf00110d4>
   112e0:	003ddc06 	br	10a54 <__alt_data_end+0xf0010a54>
   112e4:	d8c02215 	stw	r3,136(sp)
   112e8:	0039883a 	mov	fp,zero
   112ec:	003ddb06 	br	10a5c <__alt_data_end+0xf0010a5c>
   112f0:	02820034 	movhi	r10,2048
   112f4:	52810a04 	addi	r10,r10,1064
   112f8:	da802415 	stw	r10,144(sp)
   112fc:	003e8306 	br	10d0c <__alt_data_end+0xf0010d0c>
   11300:	d8801c17 	ldw	r2,112(sp)
   11304:	dd002117 	ldw	r20,132(sp)
   11308:	103eb926 	beq	r2,zero,10df0 <__alt_data_end+0xf0010df0>
   1130c:	d9002017 	ldw	r4,128(sp)
   11310:	d9801a04 	addi	r6,sp,104
   11314:	a00b883a 	mov	r5,r20
   11318:	000ff880 	call	ff88 <__sprint_r.part.0>
   1131c:	003eb406 	br	10df0 <__alt_data_end+0xf0010df0>
   11320:	80c00043 	ldbu	r3,1(r16)
   11324:	a5000814 	ori	r20,r20,32
   11328:	84000044 	addi	r16,r16,1
   1132c:	18c03fcc 	andi	r3,r3,255
   11330:	18c0201c 	xori	r3,r3,128
   11334:	18ffe004 	addi	r3,r3,-128
   11338:	003bb706 	br	10218 <__alt_data_end+0xf0010218>
   1133c:	a809883a 	mov	r4,r21
   11340:	d8c02a15 	stw	r3,168(sp)
   11344:	da002b15 	stw	r8,172(sp)
   11348:	0008af80 	call	8af8 <strlen>
   1134c:	d8c02a17 	ldw	r3,168(sp)
   11350:	1027883a 	mov	r19,r2
   11354:	df001d83 	ldbu	fp,118(sp)
   11358:	d8c02215 	stw	r3,136(sp)
   1135c:	0013883a 	mov	r9,zero
   11360:	da002b17 	ldw	r8,172(sp)
   11364:	003c4d06 	br	1049c <__alt_data_end+0xf001049c>
   11368:	d9402117 	ldw	r5,132(sp)
   1136c:	d9002017 	ldw	r4,128(sp)
   11370:	d9801a04 	addi	r6,sp,104
   11374:	da402c15 	stw	r9,176(sp)
   11378:	000ff880 	call	ff88 <__sprint_r.part.0>
   1137c:	da402c17 	ldw	r9,176(sp)
   11380:	103e9a1e 	bne	r2,zero,10dec <__alt_data_end+0xf0010dec>
   11384:	d9401b17 	ldw	r5,108(sp)
   11388:	d8801c17 	ldw	r2,112(sp)
   1138c:	d811883a 	mov	r8,sp
   11390:	29000044 	addi	r4,r5,1
   11394:	003e4206 	br	10ca0 <__alt_data_end+0xf0010ca0>
   11398:	d9401b17 	ldw	r5,108(sp)
   1139c:	01020034 	movhi	r4,2048
   113a0:	21010e04 	addi	r4,r4,1080
   113a4:	d9002415 	stw	r4,144(sp)
   113a8:	29400044 	addi	r5,r5,1
   113ac:	003c6d06 	br	10564 <__alt_data_end+0xf0010564>
   113b0:	0039883a 	mov	fp,zero
   113b4:	00800084 	movi	r2,2
   113b8:	10803fcc 	andi	r2,r2,255
   113bc:	01000044 	movi	r4,1
   113c0:	11001e26 	beq	r2,r4,1143c <___vfiprintf_internal_r+0x13a0>
   113c4:	01000084 	movi	r4,2
   113c8:	11001e1e 	bne	r2,r4,11444 <___vfiprintf_internal_r+0x13a8>
   113cc:	1829883a 	mov	r20,r3
   113d0:	003eea06 	br	10f7c <__alt_data_end+0xf0010f7c>
   113d4:	a007883a 	mov	r3,r20
   113d8:	00800044 	movi	r2,1
   113dc:	003ff606 	br	113b8 <__alt_data_end+0xf00113b8>
   113e0:	00800184 	movi	r2,6
   113e4:	1240012e 	bgeu	r2,r9,113ec <___vfiprintf_internal_r+0x1350>
   113e8:	1013883a 	mov	r9,r2
   113ec:	4827883a 	mov	r19,r9
   113f0:	4825883a 	mov	r18,r9
   113f4:	48001516 	blt	r9,zero,1144c <___vfiprintf_internal_r+0x13b0>
   113f8:	05420034 	movhi	r21,2048
   113fc:	d8c02215 	stw	r3,136(sp)
   11400:	ad40ae04 	addi	r21,r21,696
   11404:	003d1406 	br	10858 <__alt_data_end+0xf0010858>
   11408:	02820034 	movhi	r10,2048
   1140c:	52810a04 	addi	r10,r10,1064
   11410:	da802415 	stw	r10,144(sp)
   11414:	200d883a 	mov	r6,r4
   11418:	003c9106 	br	10660 <__alt_data_end+0xf0010660>
   1141c:	5021883a 	mov	r16,r10
   11420:	0013883a 	mov	r9,zero
   11424:	003b7d06 	br	1021c <__alt_data_end+0xf001021c>
   11428:	4827883a 	mov	r19,r9
   1142c:	df001d83 	ldbu	fp,118(sp)
   11430:	d8c02215 	stw	r3,136(sp)
   11434:	0013883a 	mov	r9,zero
   11438:	003c1806 	br	1049c <__alt_data_end+0xf001049c>
   1143c:	1829883a 	mov	r20,r3
   11440:	003d1806 	br	108a4 <__alt_data_end+0xf00108a4>
   11444:	1829883a 	mov	r20,r3
   11448:	003ccd06 	br	10780 <__alt_data_end+0xf0010780>
   1144c:	0025883a 	mov	r18,zero
   11450:	003fe906 	br	113f8 <__alt_data_end+0xf00113f8>
   11454:	d8802217 	ldw	r2,136(sp)
   11458:	80c00043 	ldbu	r3,1(r16)
   1145c:	5021883a 	mov	r16,r10
   11460:	12400017 	ldw	r9,0(r2)
   11464:	10800104 	addi	r2,r2,4
   11468:	d8802215 	stw	r2,136(sp)
   1146c:	483faf0e 	bge	r9,zero,1132c <__alt_data_end+0xf001132c>
   11470:	18c03fcc 	andi	r3,r3,255
   11474:	18c0201c 	xori	r3,r3,128
   11478:	027fffc4 	movi	r9,-1
   1147c:	18ffe004 	addi	r3,r3,-128
   11480:	003b6506 	br	10218 <__alt_data_end+0xf0010218>
   11484:	d9c01d85 	stb	r7,118(sp)
   11488:	003ca006 	br	1070c <__alt_data_end+0xf001070c>
   1148c:	d9c01d85 	stb	r7,118(sp)
   11490:	003cad06 	br	10748 <__alt_data_end+0xf0010748>
   11494:	d9c01d85 	stb	r7,118(sp)
   11498:	003d7d06 	br	10a90 <__alt_data_end+0xf0010a90>
   1149c:	d9c01d85 	stb	r7,118(sp)
   114a0:	003d5f06 	br	10a20 <__alt_data_end+0xf0010a20>
   114a4:	a080004c 	andi	r2,r20,1
   114a8:	0039883a 	mov	fp,zero
   114ac:	10000526 	beq	r2,zero,114c4 <___vfiprintf_internal_r+0x1428>
   114b0:	00800c04 	movi	r2,48
   114b4:	d88019c5 	stb	r2,103(sp)
   114b8:	dcc02717 	ldw	r19,156(sp)
   114bc:	dd4019c4 	addi	r21,sp,103
   114c0:	003bf606 	br	1049c <__alt_data_end+0xf001049c>
   114c4:	0027883a 	mov	r19,zero
   114c8:	dd401a04 	addi	r21,sp,104
   114cc:	003bf306 	br	1049c <__alt_data_end+0xf001049c>
   114d0:	d9c01d85 	stb	r7,118(sp)
   114d4:	003dc806 	br	10bf8 <__alt_data_end+0xf0010bf8>
   114d8:	d9c01d85 	stb	r7,118(sp)
   114dc:	003d3a06 	br	109c8 <__alt_data_end+0xf00109c8>
   114e0:	d9c01d85 	stb	r7,118(sp)
   114e4:	003d2a06 	br	10990 <__alt_data_end+0xf0010990>
   114e8:	d9c01d85 	stb	r7,118(sp)
   114ec:	003cde06 	br	10868 <__alt_data_end+0xf0010868>
   114f0:	d9c01d85 	stb	r7,118(sp)
   114f4:	003cbc06 	br	107e8 <__alt_data_end+0xf00107e8>

000114f8 <__vfiprintf_internal>:
   114f8:	00820034 	movhi	r2,2048
   114fc:	10898104 	addi	r2,r2,9732
   11500:	300f883a 	mov	r7,r6
   11504:	280d883a 	mov	r6,r5
   11508:	200b883a 	mov	r5,r4
   1150c:	11000017 	ldw	r4,0(r2)
   11510:	001009c1 	jmpi	1009c <___vfiprintf_internal_r>

00011514 <__sbprintf>:
   11514:	2880030b 	ldhu	r2,12(r5)
   11518:	2ac01917 	ldw	r11,100(r5)
   1151c:	2a80038b 	ldhu	r10,14(r5)
   11520:	2a400717 	ldw	r9,28(r5)
   11524:	2a000917 	ldw	r8,36(r5)
   11528:	defee204 	addi	sp,sp,-1144
   1152c:	00c10004 	movi	r3,1024
   11530:	dc011a15 	stw	r16,1128(sp)
   11534:	10bfff4c 	andi	r2,r2,65533
   11538:	2821883a 	mov	r16,r5
   1153c:	d8cb883a 	add	r5,sp,r3
   11540:	dc811c15 	stw	r18,1136(sp)
   11544:	dc411b15 	stw	r17,1132(sp)
   11548:	dfc11d15 	stw	ra,1140(sp)
   1154c:	2025883a 	mov	r18,r4
   11550:	d881030d 	sth	r2,1036(sp)
   11554:	dac11915 	stw	r11,1124(sp)
   11558:	da81038d 	sth	r10,1038(sp)
   1155c:	da410715 	stw	r9,1052(sp)
   11560:	da010915 	stw	r8,1060(sp)
   11564:	dec10015 	stw	sp,1024(sp)
   11568:	dec10415 	stw	sp,1040(sp)
   1156c:	d8c10215 	stw	r3,1032(sp)
   11570:	d8c10515 	stw	r3,1044(sp)
   11574:	d8010615 	stw	zero,1048(sp)
   11578:	001009c0 	call	1009c <___vfiprintf_internal_r>
   1157c:	1023883a 	mov	r17,r2
   11580:	10000416 	blt	r2,zero,11594 <__sbprintf+0x80>
   11584:	d9410004 	addi	r5,sp,1024
   11588:	9009883a 	mov	r4,r18
   1158c:	000ca580 	call	ca58 <_fflush_r>
   11590:	10000d1e 	bne	r2,zero,115c8 <__sbprintf+0xb4>
   11594:	d881030b 	ldhu	r2,1036(sp)
   11598:	1080100c 	andi	r2,r2,64
   1159c:	10000326 	beq	r2,zero,115ac <__sbprintf+0x98>
   115a0:	8080030b 	ldhu	r2,12(r16)
   115a4:	10801014 	ori	r2,r2,64
   115a8:	8080030d 	sth	r2,12(r16)
   115ac:	8805883a 	mov	r2,r17
   115b0:	dfc11d17 	ldw	ra,1140(sp)
   115b4:	dc811c17 	ldw	r18,1136(sp)
   115b8:	dc411b17 	ldw	r17,1132(sp)
   115bc:	dc011a17 	ldw	r16,1128(sp)
   115c0:	dec11e04 	addi	sp,sp,1144
   115c4:	f800283a 	ret
   115c8:	047fffc4 	movi	r17,-1
   115cc:	003ff106 	br	11594 <__alt_data_end+0xf0011594>

000115d0 <__swbuf_r>:
   115d0:	defffb04 	addi	sp,sp,-20
   115d4:	dcc00315 	stw	r19,12(sp)
   115d8:	dc800215 	stw	r18,8(sp)
   115dc:	dc000015 	stw	r16,0(sp)
   115e0:	dfc00415 	stw	ra,16(sp)
   115e4:	dc400115 	stw	r17,4(sp)
   115e8:	2025883a 	mov	r18,r4
   115ec:	2827883a 	mov	r19,r5
   115f0:	3021883a 	mov	r16,r6
   115f4:	20000226 	beq	r4,zero,11600 <__swbuf_r+0x30>
   115f8:	20800e17 	ldw	r2,56(r4)
   115fc:	10004226 	beq	r2,zero,11708 <__swbuf_r+0x138>
   11600:	80800617 	ldw	r2,24(r16)
   11604:	8100030b 	ldhu	r4,12(r16)
   11608:	80800215 	stw	r2,8(r16)
   1160c:	2080020c 	andi	r2,r4,8
   11610:	10003626 	beq	r2,zero,116ec <__swbuf_r+0x11c>
   11614:	80c00417 	ldw	r3,16(r16)
   11618:	18003426 	beq	r3,zero,116ec <__swbuf_r+0x11c>
   1161c:	2088000c 	andi	r2,r4,8192
   11620:	9c403fcc 	andi	r17,r19,255
   11624:	10001a26 	beq	r2,zero,11690 <__swbuf_r+0xc0>
   11628:	80800017 	ldw	r2,0(r16)
   1162c:	81000517 	ldw	r4,20(r16)
   11630:	10c7c83a 	sub	r3,r2,r3
   11634:	1900200e 	bge	r3,r4,116b8 <__swbuf_r+0xe8>
   11638:	18c00044 	addi	r3,r3,1
   1163c:	81000217 	ldw	r4,8(r16)
   11640:	11400044 	addi	r5,r2,1
   11644:	81400015 	stw	r5,0(r16)
   11648:	213fffc4 	addi	r4,r4,-1
   1164c:	81000215 	stw	r4,8(r16)
   11650:	14c00005 	stb	r19,0(r2)
   11654:	80800517 	ldw	r2,20(r16)
   11658:	10c01e26 	beq	r2,r3,116d4 <__swbuf_r+0x104>
   1165c:	8080030b 	ldhu	r2,12(r16)
   11660:	1080004c 	andi	r2,r2,1
   11664:	10000226 	beq	r2,zero,11670 <__swbuf_r+0xa0>
   11668:	00800284 	movi	r2,10
   1166c:	88801926 	beq	r17,r2,116d4 <__swbuf_r+0x104>
   11670:	8805883a 	mov	r2,r17
   11674:	dfc00417 	ldw	ra,16(sp)
   11678:	dcc00317 	ldw	r19,12(sp)
   1167c:	dc800217 	ldw	r18,8(sp)
   11680:	dc400117 	ldw	r17,4(sp)
   11684:	dc000017 	ldw	r16,0(sp)
   11688:	dec00504 	addi	sp,sp,20
   1168c:	f800283a 	ret
   11690:	81401917 	ldw	r5,100(r16)
   11694:	00b7ffc4 	movi	r2,-8193
   11698:	21080014 	ori	r4,r4,8192
   1169c:	2884703a 	and	r2,r5,r2
   116a0:	80801915 	stw	r2,100(r16)
   116a4:	80800017 	ldw	r2,0(r16)
   116a8:	8100030d 	sth	r4,12(r16)
   116ac:	81000517 	ldw	r4,20(r16)
   116b0:	10c7c83a 	sub	r3,r2,r3
   116b4:	193fe016 	blt	r3,r4,11638 <__alt_data_end+0xf0011638>
   116b8:	800b883a 	mov	r5,r16
   116bc:	9009883a 	mov	r4,r18
   116c0:	000ca580 	call	ca58 <_fflush_r>
   116c4:	1000071e 	bne	r2,zero,116e4 <__swbuf_r+0x114>
   116c8:	80800017 	ldw	r2,0(r16)
   116cc:	00c00044 	movi	r3,1
   116d0:	003fda06 	br	1163c <__alt_data_end+0xf001163c>
   116d4:	800b883a 	mov	r5,r16
   116d8:	9009883a 	mov	r4,r18
   116dc:	000ca580 	call	ca58 <_fflush_r>
   116e0:	103fe326 	beq	r2,zero,11670 <__alt_data_end+0xf0011670>
   116e4:	00bfffc4 	movi	r2,-1
   116e8:	003fe206 	br	11674 <__alt_data_end+0xf0011674>
   116ec:	800b883a 	mov	r5,r16
   116f0:	9009883a 	mov	r4,r18
   116f4:	000ae600 	call	ae60 <__swsetup_r>
   116f8:	103ffa1e 	bne	r2,zero,116e4 <__alt_data_end+0xf00116e4>
   116fc:	8100030b 	ldhu	r4,12(r16)
   11700:	80c00417 	ldw	r3,16(r16)
   11704:	003fc506 	br	1161c <__alt_data_end+0xf001161c>
   11708:	000ce340 	call	ce34 <__sinit>
   1170c:	003fbc06 	br	11600 <__alt_data_end+0xf0011600>

00011710 <__swbuf>:
   11710:	00820034 	movhi	r2,2048
   11714:	10898104 	addi	r2,r2,9732
   11718:	280d883a 	mov	r6,r5
   1171c:	200b883a 	mov	r5,r4
   11720:	11000017 	ldw	r4,0(r2)
   11724:	00115d01 	jmpi	115d0 <__swbuf_r>

00011728 <_write_r>:
   11728:	defffd04 	addi	sp,sp,-12
   1172c:	2805883a 	mov	r2,r5
   11730:	dc000015 	stw	r16,0(sp)
   11734:	04020034 	movhi	r16,2048
   11738:	dc400115 	stw	r17,4(sp)
   1173c:	300b883a 	mov	r5,r6
   11740:	8409c404 	addi	r16,r16,10000
   11744:	2023883a 	mov	r17,r4
   11748:	380d883a 	mov	r6,r7
   1174c:	1009883a 	mov	r4,r2
   11750:	dfc00215 	stw	ra,8(sp)
   11754:	80000015 	stw	zero,0(r16)
   11758:	00142f40 	call	142f4 <write>
   1175c:	00ffffc4 	movi	r3,-1
   11760:	10c00526 	beq	r2,r3,11778 <_write_r+0x50>
   11764:	dfc00217 	ldw	ra,8(sp)
   11768:	dc400117 	ldw	r17,4(sp)
   1176c:	dc000017 	ldw	r16,0(sp)
   11770:	dec00304 	addi	sp,sp,12
   11774:	f800283a 	ret
   11778:	80c00017 	ldw	r3,0(r16)
   1177c:	183ff926 	beq	r3,zero,11764 <__alt_data_end+0xf0011764>
   11780:	88c00015 	stw	r3,0(r17)
   11784:	003ff706 	br	11764 <__alt_data_end+0xf0011764>

00011788 <_close_r>:
   11788:	defffd04 	addi	sp,sp,-12
   1178c:	dc000015 	stw	r16,0(sp)
   11790:	04020034 	movhi	r16,2048
   11794:	dc400115 	stw	r17,4(sp)
   11798:	8409c404 	addi	r16,r16,10000
   1179c:	2023883a 	mov	r17,r4
   117a0:	2809883a 	mov	r4,r5
   117a4:	dfc00215 	stw	ra,8(sp)
   117a8:	80000015 	stw	zero,0(r16)
   117ac:	0013bd00 	call	13bd0 <close>
   117b0:	00ffffc4 	movi	r3,-1
   117b4:	10c00526 	beq	r2,r3,117cc <_close_r+0x44>
   117b8:	dfc00217 	ldw	ra,8(sp)
   117bc:	dc400117 	ldw	r17,4(sp)
   117c0:	dc000017 	ldw	r16,0(sp)
   117c4:	dec00304 	addi	sp,sp,12
   117c8:	f800283a 	ret
   117cc:	80c00017 	ldw	r3,0(r16)
   117d0:	183ff926 	beq	r3,zero,117b8 <__alt_data_end+0xf00117b8>
   117d4:	88c00015 	stw	r3,0(r17)
   117d8:	003ff706 	br	117b8 <__alt_data_end+0xf00117b8>

000117dc <_calloc_r>:
   117dc:	298b383a 	mul	r5,r5,r6
   117e0:	defffe04 	addi	sp,sp,-8
   117e4:	dfc00115 	stw	ra,4(sp)
   117e8:	dc000015 	stw	r16,0(sp)
   117ec:	000db940 	call	db94 <_malloc_r>
   117f0:	10002926 	beq	r2,zero,11898 <_calloc_r+0xbc>
   117f4:	11bfff17 	ldw	r6,-4(r2)
   117f8:	1021883a 	mov	r16,r2
   117fc:	00bfff04 	movi	r2,-4
   11800:	308c703a 	and	r6,r6,r2
   11804:	00c00904 	movi	r3,36
   11808:	308d883a 	add	r6,r6,r2
   1180c:	19801636 	bltu	r3,r6,11868 <_calloc_r+0x8c>
   11810:	008004c4 	movi	r2,19
   11814:	11800b2e 	bgeu	r2,r6,11844 <_calloc_r+0x68>
   11818:	80000015 	stw	zero,0(r16)
   1181c:	80000115 	stw	zero,4(r16)
   11820:	008006c4 	movi	r2,27
   11824:	11801a2e 	bgeu	r2,r6,11890 <_calloc_r+0xb4>
   11828:	80000215 	stw	zero,8(r16)
   1182c:	80000315 	stw	zero,12(r16)
   11830:	30c0151e 	bne	r6,r3,11888 <_calloc_r+0xac>
   11834:	80000415 	stw	zero,16(r16)
   11838:	80800604 	addi	r2,r16,24
   1183c:	80000515 	stw	zero,20(r16)
   11840:	00000106 	br	11848 <_calloc_r+0x6c>
   11844:	8005883a 	mov	r2,r16
   11848:	10000015 	stw	zero,0(r2)
   1184c:	10000115 	stw	zero,4(r2)
   11850:	10000215 	stw	zero,8(r2)
   11854:	8005883a 	mov	r2,r16
   11858:	dfc00117 	ldw	ra,4(sp)
   1185c:	dc000017 	ldw	r16,0(sp)
   11860:	dec00204 	addi	sp,sp,8
   11864:	f800283a 	ret
   11868:	000b883a 	mov	r5,zero
   1186c:	8009883a 	mov	r4,r16
   11870:	00088700 	call	8870 <memset>
   11874:	8005883a 	mov	r2,r16
   11878:	dfc00117 	ldw	ra,4(sp)
   1187c:	dc000017 	ldw	r16,0(sp)
   11880:	dec00204 	addi	sp,sp,8
   11884:	f800283a 	ret
   11888:	80800404 	addi	r2,r16,16
   1188c:	003fee06 	br	11848 <__alt_data_end+0xf0011848>
   11890:	80800204 	addi	r2,r16,8
   11894:	003fec06 	br	11848 <__alt_data_end+0xf0011848>
   11898:	0005883a 	mov	r2,zero
   1189c:	003fee06 	br	11858 <__alt_data_end+0xf0011858>

000118a0 <_fclose_r>:
   118a0:	28003926 	beq	r5,zero,11988 <_fclose_r+0xe8>
   118a4:	defffc04 	addi	sp,sp,-16
   118a8:	dc400115 	stw	r17,4(sp)
   118ac:	dc000015 	stw	r16,0(sp)
   118b0:	dfc00315 	stw	ra,12(sp)
   118b4:	dc800215 	stw	r18,8(sp)
   118b8:	2023883a 	mov	r17,r4
   118bc:	2821883a 	mov	r16,r5
   118c0:	20000226 	beq	r4,zero,118cc <_fclose_r+0x2c>
   118c4:	20800e17 	ldw	r2,56(r4)
   118c8:	10002726 	beq	r2,zero,11968 <_fclose_r+0xc8>
   118cc:	8080030f 	ldh	r2,12(r16)
   118d0:	1000071e 	bne	r2,zero,118f0 <_fclose_r+0x50>
   118d4:	0005883a 	mov	r2,zero
   118d8:	dfc00317 	ldw	ra,12(sp)
   118dc:	dc800217 	ldw	r18,8(sp)
   118e0:	dc400117 	ldw	r17,4(sp)
   118e4:	dc000017 	ldw	r16,0(sp)
   118e8:	dec00404 	addi	sp,sp,16
   118ec:	f800283a 	ret
   118f0:	800b883a 	mov	r5,r16
   118f4:	8809883a 	mov	r4,r17
   118f8:	000c83c0 	call	c83c <__sflush_r>
   118fc:	1025883a 	mov	r18,r2
   11900:	80800b17 	ldw	r2,44(r16)
   11904:	10000426 	beq	r2,zero,11918 <_fclose_r+0x78>
   11908:	81400717 	ldw	r5,28(r16)
   1190c:	8809883a 	mov	r4,r17
   11910:	103ee83a 	callr	r2
   11914:	10001616 	blt	r2,zero,11970 <_fclose_r+0xd0>
   11918:	8080030b 	ldhu	r2,12(r16)
   1191c:	1080200c 	andi	r2,r2,128
   11920:	1000151e 	bne	r2,zero,11978 <_fclose_r+0xd8>
   11924:	81400c17 	ldw	r5,48(r16)
   11928:	28000526 	beq	r5,zero,11940 <_fclose_r+0xa0>
   1192c:	80801004 	addi	r2,r16,64
   11930:	28800226 	beq	r5,r2,1193c <_fclose_r+0x9c>
   11934:	8809883a 	mov	r4,r17
   11938:	000cfa80 	call	cfa8 <_free_r>
   1193c:	80000c15 	stw	zero,48(r16)
   11940:	81401117 	ldw	r5,68(r16)
   11944:	28000326 	beq	r5,zero,11954 <_fclose_r+0xb4>
   11948:	8809883a 	mov	r4,r17
   1194c:	000cfa80 	call	cfa8 <_free_r>
   11950:	80001115 	stw	zero,68(r16)
   11954:	000ce440 	call	ce44 <__sfp_lock_acquire>
   11958:	8000030d 	sth	zero,12(r16)
   1195c:	000ce480 	call	ce48 <__sfp_lock_release>
   11960:	9005883a 	mov	r2,r18
   11964:	003fdc06 	br	118d8 <__alt_data_end+0xf00118d8>
   11968:	000ce340 	call	ce34 <__sinit>
   1196c:	003fd706 	br	118cc <__alt_data_end+0xf00118cc>
   11970:	04bfffc4 	movi	r18,-1
   11974:	003fe806 	br	11918 <__alt_data_end+0xf0011918>
   11978:	81400417 	ldw	r5,16(r16)
   1197c:	8809883a 	mov	r4,r17
   11980:	000cfa80 	call	cfa8 <_free_r>
   11984:	003fe706 	br	11924 <__alt_data_end+0xf0011924>
   11988:	0005883a 	mov	r2,zero
   1198c:	f800283a 	ret

00011990 <fclose>:
   11990:	00820034 	movhi	r2,2048
   11994:	10898104 	addi	r2,r2,9732
   11998:	200b883a 	mov	r5,r4
   1199c:	11000017 	ldw	r4,0(r2)
   119a0:	00118a01 	jmpi	118a0 <_fclose_r>

000119a4 <__fputwc>:
   119a4:	defff804 	addi	sp,sp,-32
   119a8:	dcc00415 	stw	r19,16(sp)
   119ac:	dc800315 	stw	r18,12(sp)
   119b0:	dc000115 	stw	r16,4(sp)
   119b4:	dfc00715 	stw	ra,28(sp)
   119b8:	dd400615 	stw	r21,24(sp)
   119bc:	dd000515 	stw	r20,20(sp)
   119c0:	dc400215 	stw	r17,8(sp)
   119c4:	2027883a 	mov	r19,r4
   119c8:	2825883a 	mov	r18,r5
   119cc:	3021883a 	mov	r16,r6
   119d0:	000d9840 	call	d984 <__locale_mb_cur_max>
   119d4:	00c00044 	movi	r3,1
   119d8:	10c03e26 	beq	r2,r3,11ad4 <__fputwc+0x130>
   119dc:	81c01704 	addi	r7,r16,92
   119e0:	900d883a 	mov	r6,r18
   119e4:	d80b883a 	mov	r5,sp
   119e8:	9809883a 	mov	r4,r19
   119ec:	0011d1c0 	call	11d1c <_wcrtomb_r>
   119f0:	1029883a 	mov	r20,r2
   119f4:	00bfffc4 	movi	r2,-1
   119f8:	a0802026 	beq	r20,r2,11a7c <__fputwc+0xd8>
   119fc:	d9400003 	ldbu	r5,0(sp)
   11a00:	a0001c26 	beq	r20,zero,11a74 <__fputwc+0xd0>
   11a04:	0023883a 	mov	r17,zero
   11a08:	05400284 	movi	r21,10
   11a0c:	00000906 	br	11a34 <__fputwc+0x90>
   11a10:	80800017 	ldw	r2,0(r16)
   11a14:	11400005 	stb	r5,0(r2)
   11a18:	80c00017 	ldw	r3,0(r16)
   11a1c:	18c00044 	addi	r3,r3,1
   11a20:	80c00015 	stw	r3,0(r16)
   11a24:	8c400044 	addi	r17,r17,1
   11a28:	dc45883a 	add	r2,sp,r17
   11a2c:	8d00112e 	bgeu	r17,r20,11a74 <__fputwc+0xd0>
   11a30:	11400003 	ldbu	r5,0(r2)
   11a34:	80c00217 	ldw	r3,8(r16)
   11a38:	18ffffc4 	addi	r3,r3,-1
   11a3c:	80c00215 	stw	r3,8(r16)
   11a40:	183ff30e 	bge	r3,zero,11a10 <__alt_data_end+0xf0011a10>
   11a44:	80800617 	ldw	r2,24(r16)
   11a48:	18801916 	blt	r3,r2,11ab0 <__fputwc+0x10c>
   11a4c:	80800017 	ldw	r2,0(r16)
   11a50:	11400005 	stb	r5,0(r2)
   11a54:	80800017 	ldw	r2,0(r16)
   11a58:	10c00003 	ldbu	r3,0(r2)
   11a5c:	10800044 	addi	r2,r2,1
   11a60:	1d402326 	beq	r3,r21,11af0 <__fputwc+0x14c>
   11a64:	80800015 	stw	r2,0(r16)
   11a68:	8c400044 	addi	r17,r17,1
   11a6c:	dc45883a 	add	r2,sp,r17
   11a70:	8d3fef36 	bltu	r17,r20,11a30 <__alt_data_end+0xf0011a30>
   11a74:	9005883a 	mov	r2,r18
   11a78:	00000406 	br	11a8c <__fputwc+0xe8>
   11a7c:	80c0030b 	ldhu	r3,12(r16)
   11a80:	a005883a 	mov	r2,r20
   11a84:	18c01014 	ori	r3,r3,64
   11a88:	80c0030d 	sth	r3,12(r16)
   11a8c:	dfc00717 	ldw	ra,28(sp)
   11a90:	dd400617 	ldw	r21,24(sp)
   11a94:	dd000517 	ldw	r20,20(sp)
   11a98:	dcc00417 	ldw	r19,16(sp)
   11a9c:	dc800317 	ldw	r18,12(sp)
   11aa0:	dc400217 	ldw	r17,8(sp)
   11aa4:	dc000117 	ldw	r16,4(sp)
   11aa8:	dec00804 	addi	sp,sp,32
   11aac:	f800283a 	ret
   11ab0:	800d883a 	mov	r6,r16
   11ab4:	29403fcc 	andi	r5,r5,255
   11ab8:	9809883a 	mov	r4,r19
   11abc:	00115d00 	call	115d0 <__swbuf_r>
   11ac0:	10bfffe0 	cmpeqi	r2,r2,-1
   11ac4:	10803fcc 	andi	r2,r2,255
   11ac8:	103fd626 	beq	r2,zero,11a24 <__alt_data_end+0xf0011a24>
   11acc:	00bfffc4 	movi	r2,-1
   11ad0:	003fee06 	br	11a8c <__alt_data_end+0xf0011a8c>
   11ad4:	90ffffc4 	addi	r3,r18,-1
   11ad8:	01003f84 	movi	r4,254
   11adc:	20ffbf36 	bltu	r4,r3,119dc <__alt_data_end+0xf00119dc>
   11ae0:	900b883a 	mov	r5,r18
   11ae4:	dc800005 	stb	r18,0(sp)
   11ae8:	1029883a 	mov	r20,r2
   11aec:	003fc506 	br	11a04 <__alt_data_end+0xf0011a04>
   11af0:	800d883a 	mov	r6,r16
   11af4:	a80b883a 	mov	r5,r21
   11af8:	9809883a 	mov	r4,r19
   11afc:	00115d00 	call	115d0 <__swbuf_r>
   11b00:	10bfffe0 	cmpeqi	r2,r2,-1
   11b04:	003fef06 	br	11ac4 <__alt_data_end+0xf0011ac4>

00011b08 <_fputwc_r>:
   11b08:	3080030b 	ldhu	r2,12(r6)
   11b0c:	10c8000c 	andi	r3,r2,8192
   11b10:	1800051e 	bne	r3,zero,11b28 <_fputwc_r+0x20>
   11b14:	30c01917 	ldw	r3,100(r6)
   11b18:	10880014 	ori	r2,r2,8192
   11b1c:	3080030d 	sth	r2,12(r6)
   11b20:	18880014 	ori	r2,r3,8192
   11b24:	30801915 	stw	r2,100(r6)
   11b28:	00119a41 	jmpi	119a4 <__fputwc>

00011b2c <fputwc>:
   11b2c:	00820034 	movhi	r2,2048
   11b30:	defffc04 	addi	sp,sp,-16
   11b34:	10898104 	addi	r2,r2,9732
   11b38:	dc000115 	stw	r16,4(sp)
   11b3c:	14000017 	ldw	r16,0(r2)
   11b40:	dc400215 	stw	r17,8(sp)
   11b44:	dfc00315 	stw	ra,12(sp)
   11b48:	2023883a 	mov	r17,r4
   11b4c:	80000226 	beq	r16,zero,11b58 <fputwc+0x2c>
   11b50:	80800e17 	ldw	r2,56(r16)
   11b54:	10001026 	beq	r2,zero,11b98 <fputwc+0x6c>
   11b58:	2880030b 	ldhu	r2,12(r5)
   11b5c:	10c8000c 	andi	r3,r2,8192
   11b60:	1800051e 	bne	r3,zero,11b78 <fputwc+0x4c>
   11b64:	28c01917 	ldw	r3,100(r5)
   11b68:	10880014 	ori	r2,r2,8192
   11b6c:	2880030d 	sth	r2,12(r5)
   11b70:	18880014 	ori	r2,r3,8192
   11b74:	28801915 	stw	r2,100(r5)
   11b78:	280d883a 	mov	r6,r5
   11b7c:	8009883a 	mov	r4,r16
   11b80:	880b883a 	mov	r5,r17
   11b84:	dfc00317 	ldw	ra,12(sp)
   11b88:	dc400217 	ldw	r17,8(sp)
   11b8c:	dc000117 	ldw	r16,4(sp)
   11b90:	dec00404 	addi	sp,sp,16
   11b94:	00119a41 	jmpi	119a4 <__fputwc>
   11b98:	8009883a 	mov	r4,r16
   11b9c:	d9400015 	stw	r5,0(sp)
   11ba0:	000ce340 	call	ce34 <__sinit>
   11ba4:	d9400017 	ldw	r5,0(sp)
   11ba8:	003feb06 	br	11b58 <__alt_data_end+0xf0011b58>

00011bac <_fstat_r>:
   11bac:	defffd04 	addi	sp,sp,-12
   11bb0:	2805883a 	mov	r2,r5
   11bb4:	dc000015 	stw	r16,0(sp)
   11bb8:	04020034 	movhi	r16,2048
   11bbc:	dc400115 	stw	r17,4(sp)
   11bc0:	8409c404 	addi	r16,r16,10000
   11bc4:	2023883a 	mov	r17,r4
   11bc8:	300b883a 	mov	r5,r6
   11bcc:	1009883a 	mov	r4,r2
   11bd0:	dfc00215 	stw	ra,8(sp)
   11bd4:	80000015 	stw	zero,0(r16)
   11bd8:	0013d080 	call	13d08 <fstat>
   11bdc:	00ffffc4 	movi	r3,-1
   11be0:	10c00526 	beq	r2,r3,11bf8 <_fstat_r+0x4c>
   11be4:	dfc00217 	ldw	ra,8(sp)
   11be8:	dc400117 	ldw	r17,4(sp)
   11bec:	dc000017 	ldw	r16,0(sp)
   11bf0:	dec00304 	addi	sp,sp,12
   11bf4:	f800283a 	ret
   11bf8:	80c00017 	ldw	r3,0(r16)
   11bfc:	183ff926 	beq	r3,zero,11be4 <__alt_data_end+0xf0011be4>
   11c00:	88c00015 	stw	r3,0(r17)
   11c04:	003ff706 	br	11be4 <__alt_data_end+0xf0011be4>

00011c08 <_isatty_r>:
   11c08:	defffd04 	addi	sp,sp,-12
   11c0c:	dc000015 	stw	r16,0(sp)
   11c10:	04020034 	movhi	r16,2048
   11c14:	dc400115 	stw	r17,4(sp)
   11c18:	8409c404 	addi	r16,r16,10000
   11c1c:	2023883a 	mov	r17,r4
   11c20:	2809883a 	mov	r4,r5
   11c24:	dfc00215 	stw	ra,8(sp)
   11c28:	80000015 	stw	zero,0(r16)
   11c2c:	0013df40 	call	13df4 <isatty>
   11c30:	00ffffc4 	movi	r3,-1
   11c34:	10c00526 	beq	r2,r3,11c4c <_isatty_r+0x44>
   11c38:	dfc00217 	ldw	ra,8(sp)
   11c3c:	dc400117 	ldw	r17,4(sp)
   11c40:	dc000017 	ldw	r16,0(sp)
   11c44:	dec00304 	addi	sp,sp,12
   11c48:	f800283a 	ret
   11c4c:	80c00017 	ldw	r3,0(r16)
   11c50:	183ff926 	beq	r3,zero,11c38 <__alt_data_end+0xf0011c38>
   11c54:	88c00015 	stw	r3,0(r17)
   11c58:	003ff706 	br	11c38 <__alt_data_end+0xf0011c38>

00011c5c <_lseek_r>:
   11c5c:	defffd04 	addi	sp,sp,-12
   11c60:	2805883a 	mov	r2,r5
   11c64:	dc000015 	stw	r16,0(sp)
   11c68:	04020034 	movhi	r16,2048
   11c6c:	dc400115 	stw	r17,4(sp)
   11c70:	300b883a 	mov	r5,r6
   11c74:	8409c404 	addi	r16,r16,10000
   11c78:	2023883a 	mov	r17,r4
   11c7c:	380d883a 	mov	r6,r7
   11c80:	1009883a 	mov	r4,r2
   11c84:	dfc00215 	stw	ra,8(sp)
   11c88:	80000015 	stw	zero,0(r16)
   11c8c:	0013ed40 	call	13ed4 <lseek>
   11c90:	00ffffc4 	movi	r3,-1
   11c94:	10c00526 	beq	r2,r3,11cac <_lseek_r+0x50>
   11c98:	dfc00217 	ldw	ra,8(sp)
   11c9c:	dc400117 	ldw	r17,4(sp)
   11ca0:	dc000017 	ldw	r16,0(sp)
   11ca4:	dec00304 	addi	sp,sp,12
   11ca8:	f800283a 	ret
   11cac:	80c00017 	ldw	r3,0(r16)
   11cb0:	183ff926 	beq	r3,zero,11c98 <__alt_data_end+0xf0011c98>
   11cb4:	88c00015 	stw	r3,0(r17)
   11cb8:	003ff706 	br	11c98 <__alt_data_end+0xf0011c98>

00011cbc <_read_r>:
   11cbc:	defffd04 	addi	sp,sp,-12
   11cc0:	2805883a 	mov	r2,r5
   11cc4:	dc000015 	stw	r16,0(sp)
   11cc8:	04020034 	movhi	r16,2048
   11ccc:	dc400115 	stw	r17,4(sp)
   11cd0:	300b883a 	mov	r5,r6
   11cd4:	8409c404 	addi	r16,r16,10000
   11cd8:	2023883a 	mov	r17,r4
   11cdc:	380d883a 	mov	r6,r7
   11ce0:	1009883a 	mov	r4,r2
   11ce4:	dfc00215 	stw	ra,8(sp)
   11ce8:	80000015 	stw	zero,0(r16)
   11cec:	00140a80 	call	140a8 <read>
   11cf0:	00ffffc4 	movi	r3,-1
   11cf4:	10c00526 	beq	r2,r3,11d0c <_read_r+0x50>
   11cf8:	dfc00217 	ldw	ra,8(sp)
   11cfc:	dc400117 	ldw	r17,4(sp)
   11d00:	dc000017 	ldw	r16,0(sp)
   11d04:	dec00304 	addi	sp,sp,12
   11d08:	f800283a 	ret
   11d0c:	80c00017 	ldw	r3,0(r16)
   11d10:	183ff926 	beq	r3,zero,11cf8 <__alt_data_end+0xf0011cf8>
   11d14:	88c00015 	stw	r3,0(r17)
   11d18:	003ff706 	br	11cf8 <__alt_data_end+0xf0011cf8>

00011d1c <_wcrtomb_r>:
   11d1c:	defff604 	addi	sp,sp,-40
   11d20:	00820034 	movhi	r2,2048
   11d24:	dc800815 	stw	r18,32(sp)
   11d28:	dc400715 	stw	r17,28(sp)
   11d2c:	dc000615 	stw	r16,24(sp)
   11d30:	10898504 	addi	r2,r2,9748
   11d34:	dfc00915 	stw	ra,36(sp)
   11d38:	2021883a 	mov	r16,r4
   11d3c:	3823883a 	mov	r17,r7
   11d40:	14800017 	ldw	r18,0(r2)
   11d44:	28001426 	beq	r5,zero,11d98 <_wcrtomb_r+0x7c>
   11d48:	d9400415 	stw	r5,16(sp)
   11d4c:	d9800515 	stw	r6,20(sp)
   11d50:	000d9780 	call	d978 <__locale_charset>
   11d54:	d9800517 	ldw	r6,20(sp)
   11d58:	d9400417 	ldw	r5,16(sp)
   11d5c:	100f883a 	mov	r7,r2
   11d60:	dc400015 	stw	r17,0(sp)
   11d64:	8009883a 	mov	r4,r16
   11d68:	903ee83a 	callr	r18
   11d6c:	00ffffc4 	movi	r3,-1
   11d70:	10c0031e 	bne	r2,r3,11d80 <_wcrtomb_r+0x64>
   11d74:	88000015 	stw	zero,0(r17)
   11d78:	00c02284 	movi	r3,138
   11d7c:	80c00015 	stw	r3,0(r16)
   11d80:	dfc00917 	ldw	ra,36(sp)
   11d84:	dc800817 	ldw	r18,32(sp)
   11d88:	dc400717 	ldw	r17,28(sp)
   11d8c:	dc000617 	ldw	r16,24(sp)
   11d90:	dec00a04 	addi	sp,sp,40
   11d94:	f800283a 	ret
   11d98:	000d9780 	call	d978 <__locale_charset>
   11d9c:	100f883a 	mov	r7,r2
   11da0:	dc400015 	stw	r17,0(sp)
   11da4:	000d883a 	mov	r6,zero
   11da8:	d9400104 	addi	r5,sp,4
   11dac:	8009883a 	mov	r4,r16
   11db0:	903ee83a 	callr	r18
   11db4:	003fed06 	br	11d6c <__alt_data_end+0xf0011d6c>

00011db8 <wcrtomb>:
   11db8:	defff604 	addi	sp,sp,-40
   11dbc:	00820034 	movhi	r2,2048
   11dc0:	dc800615 	stw	r18,24(sp)
   11dc4:	dc400515 	stw	r17,20(sp)
   11dc8:	10898104 	addi	r2,r2,9732
   11dcc:	dfc00915 	stw	ra,36(sp)
   11dd0:	dd000815 	stw	r20,32(sp)
   11dd4:	dcc00715 	stw	r19,28(sp)
   11dd8:	dc000415 	stw	r16,16(sp)
   11ddc:	3025883a 	mov	r18,r6
   11de0:	14400017 	ldw	r17,0(r2)
   11de4:	20001926 	beq	r4,zero,11e4c <wcrtomb+0x94>
   11de8:	00820034 	movhi	r2,2048
   11dec:	10898504 	addi	r2,r2,9748
   11df0:	15000017 	ldw	r20,0(r2)
   11df4:	2021883a 	mov	r16,r4
   11df8:	2827883a 	mov	r19,r5
   11dfc:	000d9780 	call	d978 <__locale_charset>
   11e00:	100f883a 	mov	r7,r2
   11e04:	dc800015 	stw	r18,0(sp)
   11e08:	980d883a 	mov	r6,r19
   11e0c:	800b883a 	mov	r5,r16
   11e10:	8809883a 	mov	r4,r17
   11e14:	a03ee83a 	callr	r20
   11e18:	00ffffc4 	movi	r3,-1
   11e1c:	10c0031e 	bne	r2,r3,11e2c <wcrtomb+0x74>
   11e20:	90000015 	stw	zero,0(r18)
   11e24:	00c02284 	movi	r3,138
   11e28:	88c00015 	stw	r3,0(r17)
   11e2c:	dfc00917 	ldw	ra,36(sp)
   11e30:	dd000817 	ldw	r20,32(sp)
   11e34:	dcc00717 	ldw	r19,28(sp)
   11e38:	dc800617 	ldw	r18,24(sp)
   11e3c:	dc400517 	ldw	r17,20(sp)
   11e40:	dc000417 	ldw	r16,16(sp)
   11e44:	dec00a04 	addi	sp,sp,40
   11e48:	f800283a 	ret
   11e4c:	00820034 	movhi	r2,2048
   11e50:	10898504 	addi	r2,r2,9748
   11e54:	14000017 	ldw	r16,0(r2)
   11e58:	000d9780 	call	d978 <__locale_charset>
   11e5c:	100f883a 	mov	r7,r2
   11e60:	dc800015 	stw	r18,0(sp)
   11e64:	000d883a 	mov	r6,zero
   11e68:	d9400104 	addi	r5,sp,4
   11e6c:	8809883a 	mov	r4,r17
   11e70:	803ee83a 	callr	r16
   11e74:	003fe806 	br	11e18 <__alt_data_end+0xf0011e18>

00011e78 <__ascii_wctomb>:
   11e78:	28000526 	beq	r5,zero,11e90 <__ascii_wctomb+0x18>
   11e7c:	00803fc4 	movi	r2,255
   11e80:	11800536 	bltu	r2,r6,11e98 <__ascii_wctomb+0x20>
   11e84:	29800005 	stb	r6,0(r5)
   11e88:	00800044 	movi	r2,1
   11e8c:	f800283a 	ret
   11e90:	0005883a 	mov	r2,zero
   11e94:	f800283a 	ret
   11e98:	00802284 	movi	r2,138
   11e9c:	20800015 	stw	r2,0(r4)
   11ea0:	00bfffc4 	movi	r2,-1
   11ea4:	f800283a 	ret

00011ea8 <_wctomb_r>:
   11ea8:	00820034 	movhi	r2,2048
   11eac:	defff904 	addi	sp,sp,-28
   11eb0:	10898504 	addi	r2,r2,9748
   11eb4:	dfc00615 	stw	ra,24(sp)
   11eb8:	dc400515 	stw	r17,20(sp)
   11ebc:	dc000415 	stw	r16,16(sp)
   11ec0:	3823883a 	mov	r17,r7
   11ec4:	14000017 	ldw	r16,0(r2)
   11ec8:	d9000115 	stw	r4,4(sp)
   11ecc:	d9400215 	stw	r5,8(sp)
   11ed0:	d9800315 	stw	r6,12(sp)
   11ed4:	000d9780 	call	d978 <__locale_charset>
   11ed8:	d9800317 	ldw	r6,12(sp)
   11edc:	d9400217 	ldw	r5,8(sp)
   11ee0:	d9000117 	ldw	r4,4(sp)
   11ee4:	100f883a 	mov	r7,r2
   11ee8:	dc400015 	stw	r17,0(sp)
   11eec:	803ee83a 	callr	r16
   11ef0:	dfc00617 	ldw	ra,24(sp)
   11ef4:	dc400517 	ldw	r17,20(sp)
   11ef8:	dc000417 	ldw	r16,16(sp)
   11efc:	dec00704 	addi	sp,sp,28
   11f00:	f800283a 	ret

00011f04 <__udivdi3>:
   11f04:	defff504 	addi	sp,sp,-44
   11f08:	dcc00415 	stw	r19,16(sp)
   11f0c:	dc000115 	stw	r16,4(sp)
   11f10:	dfc00a15 	stw	ra,40(sp)
   11f14:	df000915 	stw	fp,36(sp)
   11f18:	ddc00815 	stw	r23,32(sp)
   11f1c:	dd800715 	stw	r22,28(sp)
   11f20:	dd400615 	stw	r21,24(sp)
   11f24:	dd000515 	stw	r20,20(sp)
   11f28:	dc800315 	stw	r18,12(sp)
   11f2c:	dc400215 	stw	r17,8(sp)
   11f30:	2027883a 	mov	r19,r4
   11f34:	2821883a 	mov	r16,r5
   11f38:	3800411e 	bne	r7,zero,12040 <__udivdi3+0x13c>
   11f3c:	3023883a 	mov	r17,r6
   11f40:	2025883a 	mov	r18,r4
   11f44:	2980522e 	bgeu	r5,r6,12090 <__udivdi3+0x18c>
   11f48:	00bfffd4 	movui	r2,65535
   11f4c:	282d883a 	mov	r22,r5
   11f50:	1180a836 	bltu	r2,r6,121f4 <__udivdi3+0x2f0>
   11f54:	00803fc4 	movi	r2,255
   11f58:	1185803a 	cmpltu	r2,r2,r6
   11f5c:	100490fa 	slli	r2,r2,3
   11f60:	3086d83a 	srl	r3,r6,r2
   11f64:	01020034 	movhi	r4,2048
   11f68:	21005e44 	addi	r4,r4,377
   11f6c:	20c7883a 	add	r3,r4,r3
   11f70:	18c00003 	ldbu	r3,0(r3)
   11f74:	1885883a 	add	r2,r3,r2
   11f78:	00c00804 	movi	r3,32
   11f7c:	1887c83a 	sub	r3,r3,r2
   11f80:	18000526 	beq	r3,zero,11f98 <__udivdi3+0x94>
   11f84:	80e0983a 	sll	r16,r16,r3
   11f88:	9884d83a 	srl	r2,r19,r2
   11f8c:	30e2983a 	sll	r17,r6,r3
   11f90:	98e4983a 	sll	r18,r19,r3
   11f94:	142cb03a 	or	r22,r2,r16
   11f98:	882ad43a 	srli	r21,r17,16
   11f9c:	b009883a 	mov	r4,r22
   11fa0:	8d3fffcc 	andi	r20,r17,65535
   11fa4:	a80b883a 	mov	r5,r21
   11fa8:	00086540 	call	8654 <__umodsi3>
   11fac:	b009883a 	mov	r4,r22
   11fb0:	a80b883a 	mov	r5,r21
   11fb4:	1027883a 	mov	r19,r2
   11fb8:	00085f00 	call	85f0 <__udivsi3>
   11fbc:	102d883a 	mov	r22,r2
   11fc0:	9826943a 	slli	r19,r19,16
   11fc4:	9004d43a 	srli	r2,r18,16
   11fc8:	a5a1383a 	mul	r16,r20,r22
   11fcc:	14c4b03a 	or	r2,r2,r19
   11fd0:	1400052e 	bgeu	r2,r16,11fe8 <__udivdi3+0xe4>
   11fd4:	1445883a 	add	r2,r2,r17
   11fd8:	b0ffffc4 	addi	r3,r22,-1
   11fdc:	14400136 	bltu	r2,r17,11fe4 <__udivdi3+0xe0>
   11fe0:	14012336 	bltu	r2,r16,12470 <__udivdi3+0x56c>
   11fe4:	182d883a 	mov	r22,r3
   11fe8:	1421c83a 	sub	r16,r2,r16
   11fec:	a80b883a 	mov	r5,r21
   11ff0:	8009883a 	mov	r4,r16
   11ff4:	00086540 	call	8654 <__umodsi3>
   11ff8:	1027883a 	mov	r19,r2
   11ffc:	a80b883a 	mov	r5,r21
   12000:	8009883a 	mov	r4,r16
   12004:	00085f00 	call	85f0 <__udivsi3>
   12008:	9826943a 	slli	r19,r19,16
   1200c:	a0a9383a 	mul	r20,r20,r2
   12010:	94bfffcc 	andi	r18,r18,65535
   12014:	94e4b03a 	or	r18,r18,r19
   12018:	9500052e 	bgeu	r18,r20,12030 <__udivdi3+0x12c>
   1201c:	8ca5883a 	add	r18,r17,r18
   12020:	10ffffc4 	addi	r3,r2,-1
   12024:	9440f136 	bltu	r18,r17,123ec <__udivdi3+0x4e8>
   12028:	9500f02e 	bgeu	r18,r20,123ec <__udivdi3+0x4e8>
   1202c:	10bfff84 	addi	r2,r2,-2
   12030:	b00c943a 	slli	r6,r22,16
   12034:	0007883a 	mov	r3,zero
   12038:	3084b03a 	or	r2,r6,r2
   1203c:	00005906 	br	121a4 <__udivdi3+0x2a0>
   12040:	29c05636 	bltu	r5,r7,1219c <__udivdi3+0x298>
   12044:	00bfffd4 	movui	r2,65535
   12048:	11c0622e 	bgeu	r2,r7,121d4 <__udivdi3+0x2d0>
   1204c:	00804034 	movhi	r2,256
   12050:	10bfffc4 	addi	r2,r2,-1
   12054:	11c0ee36 	bltu	r2,r7,12410 <__udivdi3+0x50c>
   12058:	00800404 	movi	r2,16
   1205c:	3886d83a 	srl	r3,r7,r2
   12060:	01020034 	movhi	r4,2048
   12064:	21005e44 	addi	r4,r4,377
   12068:	20c7883a 	add	r3,r4,r3
   1206c:	18c00003 	ldbu	r3,0(r3)
   12070:	05400804 	movi	r21,32
   12074:	1885883a 	add	r2,r3,r2
   12078:	a8abc83a 	sub	r21,r21,r2
   1207c:	a800621e 	bne	r21,zero,12208 <__udivdi3+0x304>
   12080:	3c00e936 	bltu	r7,r16,12428 <__udivdi3+0x524>
   12084:	9985403a 	cmpgeu	r2,r19,r6
   12088:	0007883a 	mov	r3,zero
   1208c:	00004506 	br	121a4 <__udivdi3+0x2a0>
   12090:	3000041e 	bne	r6,zero,120a4 <__udivdi3+0x1a0>
   12094:	000b883a 	mov	r5,zero
   12098:	01000044 	movi	r4,1
   1209c:	00085f00 	call	85f0 <__udivsi3>
   120a0:	1023883a 	mov	r17,r2
   120a4:	00bfffd4 	movui	r2,65535
   120a8:	14404e2e 	bgeu	r2,r17,121e4 <__udivdi3+0x2e0>
   120ac:	00804034 	movhi	r2,256
   120b0:	10bfffc4 	addi	r2,r2,-1
   120b4:	1440d836 	bltu	r2,r17,12418 <__udivdi3+0x514>
   120b8:	00800404 	movi	r2,16
   120bc:	8886d83a 	srl	r3,r17,r2
   120c0:	01020034 	movhi	r4,2048
   120c4:	21005e44 	addi	r4,r4,377
   120c8:	20c7883a 	add	r3,r4,r3
   120cc:	18c00003 	ldbu	r3,0(r3)
   120d0:	1885883a 	add	r2,r3,r2
   120d4:	00c00804 	movi	r3,32
   120d8:	1887c83a 	sub	r3,r3,r2
   120dc:	18008f1e 	bne	r3,zero,1231c <__udivdi3+0x418>
   120e0:	882ad43a 	srli	r21,r17,16
   120e4:	8461c83a 	sub	r16,r16,r17
   120e8:	8d3fffcc 	andi	r20,r17,65535
   120ec:	00c00044 	movi	r3,1
   120f0:	8009883a 	mov	r4,r16
   120f4:	a80b883a 	mov	r5,r21
   120f8:	d8c00015 	stw	r3,0(sp)
   120fc:	00086540 	call	8654 <__umodsi3>
   12100:	8009883a 	mov	r4,r16
   12104:	a80b883a 	mov	r5,r21
   12108:	1027883a 	mov	r19,r2
   1210c:	00085f00 	call	85f0 <__udivsi3>
   12110:	9826943a 	slli	r19,r19,16
   12114:	9008d43a 	srli	r4,r18,16
   12118:	1521383a 	mul	r16,r2,r20
   1211c:	102d883a 	mov	r22,r2
   12120:	24c8b03a 	or	r4,r4,r19
   12124:	d8c00017 	ldw	r3,0(sp)
   12128:	2400052e 	bgeu	r4,r16,12140 <__udivdi3+0x23c>
   1212c:	2449883a 	add	r4,r4,r17
   12130:	b0bfffc4 	addi	r2,r22,-1
   12134:	24400136 	bltu	r4,r17,1213c <__udivdi3+0x238>
   12138:	2400ca36 	bltu	r4,r16,12464 <__udivdi3+0x560>
   1213c:	102d883a 	mov	r22,r2
   12140:	2421c83a 	sub	r16,r4,r16
   12144:	a80b883a 	mov	r5,r21
   12148:	8009883a 	mov	r4,r16
   1214c:	d8c00015 	stw	r3,0(sp)
   12150:	00086540 	call	8654 <__umodsi3>
   12154:	1027883a 	mov	r19,r2
   12158:	a80b883a 	mov	r5,r21
   1215c:	8009883a 	mov	r4,r16
   12160:	00085f00 	call	85f0 <__udivsi3>
   12164:	9826943a 	slli	r19,r19,16
   12168:	1529383a 	mul	r20,r2,r20
   1216c:	94bfffcc 	andi	r18,r18,65535
   12170:	94e4b03a 	or	r18,r18,r19
   12174:	d8c00017 	ldw	r3,0(sp)
   12178:	9500052e 	bgeu	r18,r20,12190 <__udivdi3+0x28c>
   1217c:	8ca5883a 	add	r18,r17,r18
   12180:	113fffc4 	addi	r4,r2,-1
   12184:	94409736 	bltu	r18,r17,123e4 <__udivdi3+0x4e0>
   12188:	9500962e 	bgeu	r18,r20,123e4 <__udivdi3+0x4e0>
   1218c:	10bfff84 	addi	r2,r2,-2
   12190:	b00c943a 	slli	r6,r22,16
   12194:	3084b03a 	or	r2,r6,r2
   12198:	00000206 	br	121a4 <__udivdi3+0x2a0>
   1219c:	0007883a 	mov	r3,zero
   121a0:	0005883a 	mov	r2,zero
   121a4:	dfc00a17 	ldw	ra,40(sp)
   121a8:	df000917 	ldw	fp,36(sp)
   121ac:	ddc00817 	ldw	r23,32(sp)
   121b0:	dd800717 	ldw	r22,28(sp)
   121b4:	dd400617 	ldw	r21,24(sp)
   121b8:	dd000517 	ldw	r20,20(sp)
   121bc:	dcc00417 	ldw	r19,16(sp)
   121c0:	dc800317 	ldw	r18,12(sp)
   121c4:	dc400217 	ldw	r17,8(sp)
   121c8:	dc000117 	ldw	r16,4(sp)
   121cc:	dec00b04 	addi	sp,sp,44
   121d0:	f800283a 	ret
   121d4:	00803fc4 	movi	r2,255
   121d8:	11c5803a 	cmpltu	r2,r2,r7
   121dc:	100490fa 	slli	r2,r2,3
   121e0:	003f9e06 	br	1205c <__alt_data_end+0xf001205c>
   121e4:	00803fc4 	movi	r2,255
   121e8:	1445803a 	cmpltu	r2,r2,r17
   121ec:	100490fa 	slli	r2,r2,3
   121f0:	003fb206 	br	120bc <__alt_data_end+0xf00120bc>
   121f4:	00804034 	movhi	r2,256
   121f8:	10bfffc4 	addi	r2,r2,-1
   121fc:	11808836 	bltu	r2,r6,12420 <__udivdi3+0x51c>
   12200:	00800404 	movi	r2,16
   12204:	003f5606 	br	11f60 <__alt_data_end+0xf0011f60>
   12208:	30aed83a 	srl	r23,r6,r2
   1220c:	3d4e983a 	sll	r7,r7,r21
   12210:	80acd83a 	srl	r22,r16,r2
   12214:	9884d83a 	srl	r2,r19,r2
   12218:	3deeb03a 	or	r23,r7,r23
   1221c:	b824d43a 	srli	r18,r23,16
   12220:	8560983a 	sll	r16,r16,r21
   12224:	b009883a 	mov	r4,r22
   12228:	900b883a 	mov	r5,r18
   1222c:	3568983a 	sll	r20,r6,r21
   12230:	1420b03a 	or	r16,r2,r16
   12234:	00086540 	call	8654 <__umodsi3>
   12238:	b009883a 	mov	r4,r22
   1223c:	900b883a 	mov	r5,r18
   12240:	1023883a 	mov	r17,r2
   12244:	00085f00 	call	85f0 <__udivsi3>
   12248:	8808943a 	slli	r4,r17,16
   1224c:	bf3fffcc 	andi	fp,r23,65535
   12250:	8006d43a 	srli	r3,r16,16
   12254:	e0a3383a 	mul	r17,fp,r2
   12258:	100d883a 	mov	r6,r2
   1225c:	1906b03a 	or	r3,r3,r4
   12260:	1c40042e 	bgeu	r3,r17,12274 <__udivdi3+0x370>
   12264:	1dc7883a 	add	r3,r3,r23
   12268:	10bfffc4 	addi	r2,r2,-1
   1226c:	1dc0752e 	bgeu	r3,r23,12444 <__udivdi3+0x540>
   12270:	100d883a 	mov	r6,r2
   12274:	1c63c83a 	sub	r17,r3,r17
   12278:	900b883a 	mov	r5,r18
   1227c:	8809883a 	mov	r4,r17
   12280:	d9800015 	stw	r6,0(sp)
   12284:	00086540 	call	8654 <__umodsi3>
   12288:	102d883a 	mov	r22,r2
   1228c:	8809883a 	mov	r4,r17
   12290:	900b883a 	mov	r5,r18
   12294:	00085f00 	call	85f0 <__udivsi3>
   12298:	b02c943a 	slli	r22,r22,16
   1229c:	e089383a 	mul	r4,fp,r2
   122a0:	843fffcc 	andi	r16,r16,65535
   122a4:	85a0b03a 	or	r16,r16,r22
   122a8:	d9800017 	ldw	r6,0(sp)
   122ac:	8100042e 	bgeu	r16,r4,122c0 <__udivdi3+0x3bc>
   122b0:	85e1883a 	add	r16,r16,r23
   122b4:	10ffffc4 	addi	r3,r2,-1
   122b8:	85c05e2e 	bgeu	r16,r23,12434 <__udivdi3+0x530>
   122bc:	1805883a 	mov	r2,r3
   122c0:	300c943a 	slli	r6,r6,16
   122c4:	a17fffcc 	andi	r5,r20,65535
   122c8:	a028d43a 	srli	r20,r20,16
   122cc:	3084b03a 	or	r2,r6,r2
   122d0:	10ffffcc 	andi	r3,r2,65535
   122d4:	100cd43a 	srli	r6,r2,16
   122d8:	194f383a 	mul	r7,r3,r5
   122dc:	1d07383a 	mul	r3,r3,r20
   122e0:	314b383a 	mul	r5,r6,r5
   122e4:	3810d43a 	srli	r8,r7,16
   122e8:	8121c83a 	sub	r16,r16,r4
   122ec:	1947883a 	add	r3,r3,r5
   122f0:	40c7883a 	add	r3,r8,r3
   122f4:	350d383a 	mul	r6,r6,r20
   122f8:	1940022e 	bgeu	r3,r5,12304 <__udivdi3+0x400>
   122fc:	01000074 	movhi	r4,1
   12300:	310d883a 	add	r6,r6,r4
   12304:	1828d43a 	srli	r20,r3,16
   12308:	a18d883a 	add	r6,r20,r6
   1230c:	81803e36 	bltu	r16,r6,12408 <__udivdi3+0x504>
   12310:	81803826 	beq	r16,r6,123f4 <__udivdi3+0x4f0>
   12314:	0007883a 	mov	r3,zero
   12318:	003fa206 	br	121a4 <__alt_data_end+0xf00121a4>
   1231c:	88e2983a 	sll	r17,r17,r3
   12320:	80a8d83a 	srl	r20,r16,r2
   12324:	80e0983a 	sll	r16,r16,r3
   12328:	882ad43a 	srli	r21,r17,16
   1232c:	9884d83a 	srl	r2,r19,r2
   12330:	a009883a 	mov	r4,r20
   12334:	a80b883a 	mov	r5,r21
   12338:	142eb03a 	or	r23,r2,r16
   1233c:	98e4983a 	sll	r18,r19,r3
   12340:	00086540 	call	8654 <__umodsi3>
   12344:	a009883a 	mov	r4,r20
   12348:	a80b883a 	mov	r5,r21
   1234c:	1021883a 	mov	r16,r2
   12350:	00085f00 	call	85f0 <__udivsi3>
   12354:	1039883a 	mov	fp,r2
   12358:	8d3fffcc 	andi	r20,r17,65535
   1235c:	8020943a 	slli	r16,r16,16
   12360:	b804d43a 	srli	r2,r23,16
   12364:	a72d383a 	mul	r22,r20,fp
   12368:	1404b03a 	or	r2,r2,r16
   1236c:	1580062e 	bgeu	r2,r22,12388 <__udivdi3+0x484>
   12370:	1445883a 	add	r2,r2,r17
   12374:	e0ffffc4 	addi	r3,fp,-1
   12378:	14403836 	bltu	r2,r17,1245c <__udivdi3+0x558>
   1237c:	1580372e 	bgeu	r2,r22,1245c <__udivdi3+0x558>
   12380:	e73fff84 	addi	fp,fp,-2
   12384:	1445883a 	add	r2,r2,r17
   12388:	15adc83a 	sub	r22,r2,r22
   1238c:	a80b883a 	mov	r5,r21
   12390:	b009883a 	mov	r4,r22
   12394:	00086540 	call	8654 <__umodsi3>
   12398:	1027883a 	mov	r19,r2
   1239c:	b009883a 	mov	r4,r22
   123a0:	a80b883a 	mov	r5,r21
   123a4:	00085f00 	call	85f0 <__udivsi3>
   123a8:	9826943a 	slli	r19,r19,16
   123ac:	a0a1383a 	mul	r16,r20,r2
   123b0:	b93fffcc 	andi	r4,r23,65535
   123b4:	24c8b03a 	or	r4,r4,r19
   123b8:	2400062e 	bgeu	r4,r16,123d4 <__udivdi3+0x4d0>
   123bc:	2449883a 	add	r4,r4,r17
   123c0:	10ffffc4 	addi	r3,r2,-1
   123c4:	24402336 	bltu	r4,r17,12454 <__udivdi3+0x550>
   123c8:	2400222e 	bgeu	r4,r16,12454 <__udivdi3+0x550>
   123cc:	10bfff84 	addi	r2,r2,-2
   123d0:	2449883a 	add	r4,r4,r17
   123d4:	e038943a 	slli	fp,fp,16
   123d8:	2421c83a 	sub	r16,r4,r16
   123dc:	e086b03a 	or	r3,fp,r2
   123e0:	003f4306 	br	120f0 <__alt_data_end+0xf00120f0>
   123e4:	2005883a 	mov	r2,r4
   123e8:	003f6906 	br	12190 <__alt_data_end+0xf0012190>
   123ec:	1805883a 	mov	r2,r3
   123f0:	003f0f06 	br	12030 <__alt_data_end+0xf0012030>
   123f4:	1806943a 	slli	r3,r3,16
   123f8:	9d66983a 	sll	r19,r19,r21
   123fc:	39ffffcc 	andi	r7,r7,65535
   12400:	19c7883a 	add	r3,r3,r7
   12404:	98ffc32e 	bgeu	r19,r3,12314 <__alt_data_end+0xf0012314>
   12408:	10bfffc4 	addi	r2,r2,-1
   1240c:	003fc106 	br	12314 <__alt_data_end+0xf0012314>
   12410:	00800604 	movi	r2,24
   12414:	003f1106 	br	1205c <__alt_data_end+0xf001205c>
   12418:	00800604 	movi	r2,24
   1241c:	003f2706 	br	120bc <__alt_data_end+0xf00120bc>
   12420:	00800604 	movi	r2,24
   12424:	003ece06 	br	11f60 <__alt_data_end+0xf0011f60>
   12428:	0007883a 	mov	r3,zero
   1242c:	00800044 	movi	r2,1
   12430:	003f5c06 	br	121a4 <__alt_data_end+0xf00121a4>
   12434:	813fa12e 	bgeu	r16,r4,122bc <__alt_data_end+0xf00122bc>
   12438:	10bfff84 	addi	r2,r2,-2
   1243c:	85e1883a 	add	r16,r16,r23
   12440:	003f9f06 	br	122c0 <__alt_data_end+0xf00122c0>
   12444:	1c7f8a2e 	bgeu	r3,r17,12270 <__alt_data_end+0xf0012270>
   12448:	31bfff84 	addi	r6,r6,-2
   1244c:	1dc7883a 	add	r3,r3,r23
   12450:	003f8806 	br	12274 <__alt_data_end+0xf0012274>
   12454:	1805883a 	mov	r2,r3
   12458:	003fde06 	br	123d4 <__alt_data_end+0xf00123d4>
   1245c:	1839883a 	mov	fp,r3
   12460:	003fc906 	br	12388 <__alt_data_end+0xf0012388>
   12464:	b5bfff84 	addi	r22,r22,-2
   12468:	2449883a 	add	r4,r4,r17
   1246c:	003f3406 	br	12140 <__alt_data_end+0xf0012140>
   12470:	b5bfff84 	addi	r22,r22,-2
   12474:	1445883a 	add	r2,r2,r17
   12478:	003edb06 	br	11fe8 <__alt_data_end+0xf0011fe8>

0001247c <__umoddi3>:
   1247c:	defff404 	addi	sp,sp,-48
   12480:	df000a15 	stw	fp,40(sp)
   12484:	dc400315 	stw	r17,12(sp)
   12488:	dc000215 	stw	r16,8(sp)
   1248c:	dfc00b15 	stw	ra,44(sp)
   12490:	ddc00915 	stw	r23,36(sp)
   12494:	dd800815 	stw	r22,32(sp)
   12498:	dd400715 	stw	r21,28(sp)
   1249c:	dd000615 	stw	r20,24(sp)
   124a0:	dcc00515 	stw	r19,20(sp)
   124a4:	dc800415 	stw	r18,16(sp)
   124a8:	2021883a 	mov	r16,r4
   124ac:	2823883a 	mov	r17,r5
   124b0:	2839883a 	mov	fp,r5
   124b4:	38003c1e 	bne	r7,zero,125a8 <__umoddi3+0x12c>
   124b8:	3027883a 	mov	r19,r6
   124bc:	2029883a 	mov	r20,r4
   124c0:	2980512e 	bgeu	r5,r6,12608 <__umoddi3+0x18c>
   124c4:	00bfffd4 	movui	r2,65535
   124c8:	11809a36 	bltu	r2,r6,12734 <__umoddi3+0x2b8>
   124cc:	01003fc4 	movi	r4,255
   124d0:	2189803a 	cmpltu	r4,r4,r6
   124d4:	200890fa 	slli	r4,r4,3
   124d8:	3104d83a 	srl	r2,r6,r4
   124dc:	00c20034 	movhi	r3,2048
   124e0:	18c05e44 	addi	r3,r3,377
   124e4:	1885883a 	add	r2,r3,r2
   124e8:	10c00003 	ldbu	r3,0(r2)
   124ec:	00800804 	movi	r2,32
   124f0:	1909883a 	add	r4,r3,r4
   124f4:	1125c83a 	sub	r18,r2,r4
   124f8:	90000526 	beq	r18,zero,12510 <__umoddi3+0x94>
   124fc:	8ca2983a 	sll	r17,r17,r18
   12500:	8108d83a 	srl	r4,r16,r4
   12504:	34a6983a 	sll	r19,r6,r18
   12508:	84a8983a 	sll	r20,r16,r18
   1250c:	2478b03a 	or	fp,r4,r17
   12510:	982ed43a 	srli	r23,r19,16
   12514:	e009883a 	mov	r4,fp
   12518:	9dbfffcc 	andi	r22,r19,65535
   1251c:	b80b883a 	mov	r5,r23
   12520:	00086540 	call	8654 <__umodsi3>
   12524:	e009883a 	mov	r4,fp
   12528:	b80b883a 	mov	r5,r23
   1252c:	102b883a 	mov	r21,r2
   12530:	00085f00 	call	85f0 <__udivsi3>
   12534:	a806943a 	slli	r3,r21,16
   12538:	a008d43a 	srli	r4,r20,16
   1253c:	b085383a 	mul	r2,r22,r2
   12540:	20c8b03a 	or	r4,r4,r3
   12544:	2080032e 	bgeu	r4,r2,12554 <__umoddi3+0xd8>
   12548:	24c9883a 	add	r4,r4,r19
   1254c:	24c00136 	bltu	r4,r19,12554 <__umoddi3+0xd8>
   12550:	20811036 	bltu	r4,r2,12994 <__umoddi3+0x518>
   12554:	20abc83a 	sub	r21,r4,r2
   12558:	b80b883a 	mov	r5,r23
   1255c:	a809883a 	mov	r4,r21
   12560:	00086540 	call	8654 <__umodsi3>
   12564:	1023883a 	mov	r17,r2
   12568:	b80b883a 	mov	r5,r23
   1256c:	a809883a 	mov	r4,r21
   12570:	00085f00 	call	85f0 <__udivsi3>
   12574:	8822943a 	slli	r17,r17,16
   12578:	b085383a 	mul	r2,r22,r2
   1257c:	a0ffffcc 	andi	r3,r20,65535
   12580:	1c46b03a 	or	r3,r3,r17
   12584:	1880042e 	bgeu	r3,r2,12598 <__umoddi3+0x11c>
   12588:	1cc7883a 	add	r3,r3,r19
   1258c:	1cc00236 	bltu	r3,r19,12598 <__umoddi3+0x11c>
   12590:	1880012e 	bgeu	r3,r2,12598 <__umoddi3+0x11c>
   12594:	1cc7883a 	add	r3,r3,r19
   12598:	1885c83a 	sub	r2,r3,r2
   1259c:	1484d83a 	srl	r2,r2,r18
   125a0:	0007883a 	mov	r3,zero
   125a4:	00004f06 	br	126e4 <__umoddi3+0x268>
   125a8:	29c04c36 	bltu	r5,r7,126dc <__umoddi3+0x260>
   125ac:	00bfffd4 	movui	r2,65535
   125b0:	11c0582e 	bgeu	r2,r7,12714 <__umoddi3+0x298>
   125b4:	00804034 	movhi	r2,256
   125b8:	10bfffc4 	addi	r2,r2,-1
   125bc:	11c0e736 	bltu	r2,r7,1295c <__umoddi3+0x4e0>
   125c0:	01000404 	movi	r4,16
   125c4:	3904d83a 	srl	r2,r7,r4
   125c8:	00c20034 	movhi	r3,2048
   125cc:	18c05e44 	addi	r3,r3,377
   125d0:	1885883a 	add	r2,r3,r2
   125d4:	14c00003 	ldbu	r19,0(r2)
   125d8:	00c00804 	movi	r3,32
   125dc:	9927883a 	add	r19,r19,r4
   125e0:	1ce9c83a 	sub	r20,r3,r19
   125e4:	a000581e 	bne	r20,zero,12748 <__umoddi3+0x2cc>
   125e8:	3c400136 	bltu	r7,r17,125f0 <__umoddi3+0x174>
   125ec:	8180eb36 	bltu	r16,r6,1299c <__umoddi3+0x520>
   125f0:	8185c83a 	sub	r2,r16,r6
   125f4:	89e3c83a 	sub	r17,r17,r7
   125f8:	8089803a 	cmpltu	r4,r16,r2
   125fc:	8939c83a 	sub	fp,r17,r4
   12600:	e007883a 	mov	r3,fp
   12604:	00003706 	br	126e4 <__umoddi3+0x268>
   12608:	3000041e 	bne	r6,zero,1261c <__umoddi3+0x1a0>
   1260c:	000b883a 	mov	r5,zero
   12610:	01000044 	movi	r4,1
   12614:	00085f00 	call	85f0 <__udivsi3>
   12618:	1027883a 	mov	r19,r2
   1261c:	00bfffd4 	movui	r2,65535
   12620:	14c0402e 	bgeu	r2,r19,12724 <__umoddi3+0x2a8>
   12624:	00804034 	movhi	r2,256
   12628:	10bfffc4 	addi	r2,r2,-1
   1262c:	14c0cd36 	bltu	r2,r19,12964 <__umoddi3+0x4e8>
   12630:	00800404 	movi	r2,16
   12634:	9886d83a 	srl	r3,r19,r2
   12638:	01020034 	movhi	r4,2048
   1263c:	21005e44 	addi	r4,r4,377
   12640:	20c7883a 	add	r3,r4,r3
   12644:	18c00003 	ldbu	r3,0(r3)
   12648:	1887883a 	add	r3,r3,r2
   1264c:	00800804 	movi	r2,32
   12650:	10e5c83a 	sub	r18,r2,r3
   12654:	9000901e 	bne	r18,zero,12898 <__umoddi3+0x41c>
   12658:	982cd43a 	srli	r22,r19,16
   1265c:	8ce3c83a 	sub	r17,r17,r19
   12660:	9d7fffcc 	andi	r21,r19,65535
   12664:	b00b883a 	mov	r5,r22
   12668:	8809883a 	mov	r4,r17
   1266c:	00086540 	call	8654 <__umodsi3>
   12670:	8809883a 	mov	r4,r17
   12674:	b00b883a 	mov	r5,r22
   12678:	1021883a 	mov	r16,r2
   1267c:	00085f00 	call	85f0 <__udivsi3>
   12680:	8006943a 	slli	r3,r16,16
   12684:	a008d43a 	srli	r4,r20,16
   12688:	1545383a 	mul	r2,r2,r21
   1268c:	20c8b03a 	or	r4,r4,r3
   12690:	2080042e 	bgeu	r4,r2,126a4 <__umoddi3+0x228>
   12694:	24c9883a 	add	r4,r4,r19
   12698:	24c00236 	bltu	r4,r19,126a4 <__umoddi3+0x228>
   1269c:	2080012e 	bgeu	r4,r2,126a4 <__umoddi3+0x228>
   126a0:	24c9883a 	add	r4,r4,r19
   126a4:	20a1c83a 	sub	r16,r4,r2
   126a8:	b00b883a 	mov	r5,r22
   126ac:	8009883a 	mov	r4,r16
   126b0:	00086540 	call	8654 <__umodsi3>
   126b4:	1023883a 	mov	r17,r2
   126b8:	b00b883a 	mov	r5,r22
   126bc:	8009883a 	mov	r4,r16
   126c0:	00085f00 	call	85f0 <__udivsi3>
   126c4:	8822943a 	slli	r17,r17,16
   126c8:	1545383a 	mul	r2,r2,r21
   126cc:	a53fffcc 	andi	r20,r20,65535
   126d0:	a446b03a 	or	r3,r20,r17
   126d4:	18bfb02e 	bgeu	r3,r2,12598 <__alt_data_end+0xf0012598>
   126d8:	003fab06 	br	12588 <__alt_data_end+0xf0012588>
   126dc:	2005883a 	mov	r2,r4
   126e0:	2807883a 	mov	r3,r5
   126e4:	dfc00b17 	ldw	ra,44(sp)
   126e8:	df000a17 	ldw	fp,40(sp)
   126ec:	ddc00917 	ldw	r23,36(sp)
   126f0:	dd800817 	ldw	r22,32(sp)
   126f4:	dd400717 	ldw	r21,28(sp)
   126f8:	dd000617 	ldw	r20,24(sp)
   126fc:	dcc00517 	ldw	r19,20(sp)
   12700:	dc800417 	ldw	r18,16(sp)
   12704:	dc400317 	ldw	r17,12(sp)
   12708:	dc000217 	ldw	r16,8(sp)
   1270c:	dec00c04 	addi	sp,sp,48
   12710:	f800283a 	ret
   12714:	04c03fc4 	movi	r19,255
   12718:	99c9803a 	cmpltu	r4,r19,r7
   1271c:	200890fa 	slli	r4,r4,3
   12720:	003fa806 	br	125c4 <__alt_data_end+0xf00125c4>
   12724:	00803fc4 	movi	r2,255
   12728:	14c5803a 	cmpltu	r2,r2,r19
   1272c:	100490fa 	slli	r2,r2,3
   12730:	003fc006 	br	12634 <__alt_data_end+0xf0012634>
   12734:	00804034 	movhi	r2,256
   12738:	10bfffc4 	addi	r2,r2,-1
   1273c:	11808b36 	bltu	r2,r6,1296c <__umoddi3+0x4f0>
   12740:	01000404 	movi	r4,16
   12744:	003f6406 	br	124d8 <__alt_data_end+0xf00124d8>
   12748:	34c4d83a 	srl	r2,r6,r19
   1274c:	3d0e983a 	sll	r7,r7,r20
   12750:	8cf8d83a 	srl	fp,r17,r19
   12754:	8d10983a 	sll	r8,r17,r20
   12758:	38aab03a 	or	r21,r7,r2
   1275c:	a82cd43a 	srli	r22,r21,16
   12760:	84e2d83a 	srl	r17,r16,r19
   12764:	e009883a 	mov	r4,fp
   12768:	b00b883a 	mov	r5,r22
   1276c:	8a22b03a 	or	r17,r17,r8
   12770:	3524983a 	sll	r18,r6,r20
   12774:	00086540 	call	8654 <__umodsi3>
   12778:	e009883a 	mov	r4,fp
   1277c:	b00b883a 	mov	r5,r22
   12780:	102f883a 	mov	r23,r2
   12784:	00085f00 	call	85f0 <__udivsi3>
   12788:	100d883a 	mov	r6,r2
   1278c:	b808943a 	slli	r4,r23,16
   12790:	aa3fffcc 	andi	r8,r21,65535
   12794:	8804d43a 	srli	r2,r17,16
   12798:	41af383a 	mul	r23,r8,r6
   1279c:	8520983a 	sll	r16,r16,r20
   127a0:	1104b03a 	or	r2,r2,r4
   127a4:	15c0042e 	bgeu	r2,r23,127b8 <__umoddi3+0x33c>
   127a8:	1545883a 	add	r2,r2,r21
   127ac:	30ffffc4 	addi	r3,r6,-1
   127b0:	1540742e 	bgeu	r2,r21,12984 <__umoddi3+0x508>
   127b4:	180d883a 	mov	r6,r3
   127b8:	15efc83a 	sub	r23,r2,r23
   127bc:	b00b883a 	mov	r5,r22
   127c0:	b809883a 	mov	r4,r23
   127c4:	d9800115 	stw	r6,4(sp)
   127c8:	da000015 	stw	r8,0(sp)
   127cc:	00086540 	call	8654 <__umodsi3>
   127d0:	b00b883a 	mov	r5,r22
   127d4:	b809883a 	mov	r4,r23
   127d8:	1039883a 	mov	fp,r2
   127dc:	00085f00 	call	85f0 <__udivsi3>
   127e0:	da000017 	ldw	r8,0(sp)
   127e4:	e038943a 	slli	fp,fp,16
   127e8:	100b883a 	mov	r5,r2
   127ec:	4089383a 	mul	r4,r8,r2
   127f0:	8a3fffcc 	andi	r8,r17,65535
   127f4:	4710b03a 	or	r8,r8,fp
   127f8:	d9800117 	ldw	r6,4(sp)
   127fc:	4100042e 	bgeu	r8,r4,12810 <__umoddi3+0x394>
   12800:	4551883a 	add	r8,r8,r21
   12804:	10bfffc4 	addi	r2,r2,-1
   12808:	45405a2e 	bgeu	r8,r21,12974 <__umoddi3+0x4f8>
   1280c:	100b883a 	mov	r5,r2
   12810:	300c943a 	slli	r6,r6,16
   12814:	91ffffcc 	andi	r7,r18,65535
   12818:	9004d43a 	srli	r2,r18,16
   1281c:	314cb03a 	or	r6,r6,r5
   12820:	317fffcc 	andi	r5,r6,65535
   12824:	300cd43a 	srli	r6,r6,16
   12828:	29d3383a 	mul	r9,r5,r7
   1282c:	288b383a 	mul	r5,r5,r2
   12830:	31cf383a 	mul	r7,r6,r7
   12834:	4806d43a 	srli	r3,r9,16
   12838:	4111c83a 	sub	r8,r8,r4
   1283c:	29cb883a 	add	r5,r5,r7
   12840:	194b883a 	add	r5,r3,r5
   12844:	3085383a 	mul	r2,r6,r2
   12848:	29c0022e 	bgeu	r5,r7,12854 <__umoddi3+0x3d8>
   1284c:	00c00074 	movhi	r3,1
   12850:	10c5883a 	add	r2,r2,r3
   12854:	2808d43a 	srli	r4,r5,16
   12858:	280a943a 	slli	r5,r5,16
   1285c:	4a7fffcc 	andi	r9,r9,65535
   12860:	2085883a 	add	r2,r4,r2
   12864:	2a4b883a 	add	r5,r5,r9
   12868:	40803636 	bltu	r8,r2,12944 <__umoddi3+0x4c8>
   1286c:	40804d26 	beq	r8,r2,129a4 <__umoddi3+0x528>
   12870:	4089c83a 	sub	r4,r8,r2
   12874:	280f883a 	mov	r7,r5
   12878:	81cfc83a 	sub	r7,r16,r7
   1287c:	81c7803a 	cmpltu	r3,r16,r7
   12880:	20c7c83a 	sub	r3,r4,r3
   12884:	1cc4983a 	sll	r2,r3,r19
   12888:	3d0ed83a 	srl	r7,r7,r20
   1288c:	1d06d83a 	srl	r3,r3,r20
   12890:	11c4b03a 	or	r2,r2,r7
   12894:	003f9306 	br	126e4 <__alt_data_end+0xf00126e4>
   12898:	9ca6983a 	sll	r19,r19,r18
   1289c:	88e8d83a 	srl	r20,r17,r3
   128a0:	80c4d83a 	srl	r2,r16,r3
   128a4:	982cd43a 	srli	r22,r19,16
   128a8:	8ca2983a 	sll	r17,r17,r18
   128ac:	a009883a 	mov	r4,r20
   128b0:	b00b883a 	mov	r5,r22
   128b4:	1478b03a 	or	fp,r2,r17
   128b8:	00086540 	call	8654 <__umodsi3>
   128bc:	a009883a 	mov	r4,r20
   128c0:	b00b883a 	mov	r5,r22
   128c4:	1023883a 	mov	r17,r2
   128c8:	00085f00 	call	85f0 <__udivsi3>
   128cc:	9d7fffcc 	andi	r21,r19,65535
   128d0:	880a943a 	slli	r5,r17,16
   128d4:	e008d43a 	srli	r4,fp,16
   128d8:	a885383a 	mul	r2,r21,r2
   128dc:	84a8983a 	sll	r20,r16,r18
   128e0:	2148b03a 	or	r4,r4,r5
   128e4:	2080042e 	bgeu	r4,r2,128f8 <__umoddi3+0x47c>
   128e8:	24c9883a 	add	r4,r4,r19
   128ec:	24c00236 	bltu	r4,r19,128f8 <__umoddi3+0x47c>
   128f0:	2080012e 	bgeu	r4,r2,128f8 <__umoddi3+0x47c>
   128f4:	24c9883a 	add	r4,r4,r19
   128f8:	20a3c83a 	sub	r17,r4,r2
   128fc:	b00b883a 	mov	r5,r22
   12900:	8809883a 	mov	r4,r17
   12904:	00086540 	call	8654 <__umodsi3>
   12908:	102f883a 	mov	r23,r2
   1290c:	8809883a 	mov	r4,r17
   12910:	b00b883a 	mov	r5,r22
   12914:	00085f00 	call	85f0 <__udivsi3>
   12918:	b82e943a 	slli	r23,r23,16
   1291c:	a885383a 	mul	r2,r21,r2
   12920:	e13fffcc 	andi	r4,fp,65535
   12924:	25c8b03a 	or	r4,r4,r23
   12928:	2080042e 	bgeu	r4,r2,1293c <__umoddi3+0x4c0>
   1292c:	24c9883a 	add	r4,r4,r19
   12930:	24c00236 	bltu	r4,r19,1293c <__umoddi3+0x4c0>
   12934:	2080012e 	bgeu	r4,r2,1293c <__umoddi3+0x4c0>
   12938:	24c9883a 	add	r4,r4,r19
   1293c:	20a3c83a 	sub	r17,r4,r2
   12940:	003f4806 	br	12664 <__alt_data_end+0xf0012664>
   12944:	2c8fc83a 	sub	r7,r5,r18
   12948:	1545c83a 	sub	r2,r2,r21
   1294c:	29cb803a 	cmpltu	r5,r5,r7
   12950:	1145c83a 	sub	r2,r2,r5
   12954:	4089c83a 	sub	r4,r8,r2
   12958:	003fc706 	br	12878 <__alt_data_end+0xf0012878>
   1295c:	01000604 	movi	r4,24
   12960:	003f1806 	br	125c4 <__alt_data_end+0xf00125c4>
   12964:	00800604 	movi	r2,24
   12968:	003f3206 	br	12634 <__alt_data_end+0xf0012634>
   1296c:	01000604 	movi	r4,24
   12970:	003ed906 	br	124d8 <__alt_data_end+0xf00124d8>
   12974:	413fa52e 	bgeu	r8,r4,1280c <__alt_data_end+0xf001280c>
   12978:	297fff84 	addi	r5,r5,-2
   1297c:	4551883a 	add	r8,r8,r21
   12980:	003fa306 	br	12810 <__alt_data_end+0xf0012810>
   12984:	15ff8b2e 	bgeu	r2,r23,127b4 <__alt_data_end+0xf00127b4>
   12988:	31bfff84 	addi	r6,r6,-2
   1298c:	1545883a 	add	r2,r2,r21
   12990:	003f8906 	br	127b8 <__alt_data_end+0xf00127b8>
   12994:	24c9883a 	add	r4,r4,r19
   12998:	003eee06 	br	12554 <__alt_data_end+0xf0012554>
   1299c:	8005883a 	mov	r2,r16
   129a0:	003f1706 	br	12600 <__alt_data_end+0xf0012600>
   129a4:	817fe736 	bltu	r16,r5,12944 <__alt_data_end+0xf0012944>
   129a8:	280f883a 	mov	r7,r5
   129ac:	0009883a 	mov	r4,zero
   129b0:	003fb106 	br	12878 <__alt_data_end+0xf0012878>

000129b4 <__adddf3>:
   129b4:	02c00434 	movhi	r11,16
   129b8:	5affffc4 	addi	r11,r11,-1
   129bc:	2806d7fa 	srli	r3,r5,31
   129c0:	2ad4703a 	and	r10,r5,r11
   129c4:	3ad2703a 	and	r9,r7,r11
   129c8:	3804d53a 	srli	r2,r7,20
   129cc:	3018d77a 	srli	r12,r6,29
   129d0:	280ad53a 	srli	r5,r5,20
   129d4:	501490fa 	slli	r10,r10,3
   129d8:	2010d77a 	srli	r8,r4,29
   129dc:	481290fa 	slli	r9,r9,3
   129e0:	380ed7fa 	srli	r7,r7,31
   129e4:	defffb04 	addi	sp,sp,-20
   129e8:	dc800215 	stw	r18,8(sp)
   129ec:	dc400115 	stw	r17,4(sp)
   129f0:	dc000015 	stw	r16,0(sp)
   129f4:	dfc00415 	stw	ra,16(sp)
   129f8:	dcc00315 	stw	r19,12(sp)
   129fc:	1c803fcc 	andi	r18,r3,255
   12a00:	2c01ffcc 	andi	r16,r5,2047
   12a04:	5210b03a 	or	r8,r10,r8
   12a08:	202290fa 	slli	r17,r4,3
   12a0c:	1081ffcc 	andi	r2,r2,2047
   12a10:	4b12b03a 	or	r9,r9,r12
   12a14:	300c90fa 	slli	r6,r6,3
   12a18:	91c07526 	beq	r18,r7,12bf0 <__adddf3+0x23c>
   12a1c:	8087c83a 	sub	r3,r16,r2
   12a20:	00c0ab0e 	bge	zero,r3,12cd0 <__adddf3+0x31c>
   12a24:	10002a1e 	bne	r2,zero,12ad0 <__adddf3+0x11c>
   12a28:	4984b03a 	or	r2,r9,r6
   12a2c:	1000961e 	bne	r2,zero,12c88 <__adddf3+0x2d4>
   12a30:	888001cc 	andi	r2,r17,7
   12a34:	10000726 	beq	r2,zero,12a54 <__adddf3+0xa0>
   12a38:	888003cc 	andi	r2,r17,15
   12a3c:	00c00104 	movi	r3,4
   12a40:	10c00426 	beq	r2,r3,12a54 <__adddf3+0xa0>
   12a44:	88c7883a 	add	r3,r17,r3
   12a48:	1c63803a 	cmpltu	r17,r3,r17
   12a4c:	4451883a 	add	r8,r8,r17
   12a50:	1823883a 	mov	r17,r3
   12a54:	4080202c 	andhi	r2,r8,128
   12a58:	10005926 	beq	r2,zero,12bc0 <__adddf3+0x20c>
   12a5c:	84000044 	addi	r16,r16,1
   12a60:	0081ffc4 	movi	r2,2047
   12a64:	8080ba26 	beq	r16,r2,12d50 <__adddf3+0x39c>
   12a68:	00bfe034 	movhi	r2,65408
   12a6c:	10bfffc4 	addi	r2,r2,-1
   12a70:	4090703a 	and	r8,r8,r2
   12a74:	4004977a 	slli	r2,r8,29
   12a78:	4010927a 	slli	r8,r8,9
   12a7c:	8822d0fa 	srli	r17,r17,3
   12a80:	8401ffcc 	andi	r16,r16,2047
   12a84:	4010d33a 	srli	r8,r8,12
   12a88:	9007883a 	mov	r3,r18
   12a8c:	1444b03a 	or	r2,r2,r17
   12a90:	8401ffcc 	andi	r16,r16,2047
   12a94:	8020953a 	slli	r16,r16,20
   12a98:	18c03fcc 	andi	r3,r3,255
   12a9c:	01000434 	movhi	r4,16
   12aa0:	213fffc4 	addi	r4,r4,-1
   12aa4:	180697fa 	slli	r3,r3,31
   12aa8:	4110703a 	and	r8,r8,r4
   12aac:	4410b03a 	or	r8,r8,r16
   12ab0:	40c6b03a 	or	r3,r8,r3
   12ab4:	dfc00417 	ldw	ra,16(sp)
   12ab8:	dcc00317 	ldw	r19,12(sp)
   12abc:	dc800217 	ldw	r18,8(sp)
   12ac0:	dc400117 	ldw	r17,4(sp)
   12ac4:	dc000017 	ldw	r16,0(sp)
   12ac8:	dec00504 	addi	sp,sp,20
   12acc:	f800283a 	ret
   12ad0:	0081ffc4 	movi	r2,2047
   12ad4:	80bfd626 	beq	r16,r2,12a30 <__alt_data_end+0xf0012a30>
   12ad8:	4a402034 	orhi	r9,r9,128
   12adc:	00800e04 	movi	r2,56
   12ae0:	10c09f16 	blt	r2,r3,12d60 <__adddf3+0x3ac>
   12ae4:	008007c4 	movi	r2,31
   12ae8:	10c0c216 	blt	r2,r3,12df4 <__adddf3+0x440>
   12aec:	00800804 	movi	r2,32
   12af0:	10c5c83a 	sub	r2,r2,r3
   12af4:	488a983a 	sll	r5,r9,r2
   12af8:	30c8d83a 	srl	r4,r6,r3
   12afc:	3084983a 	sll	r2,r6,r2
   12b00:	48c6d83a 	srl	r3,r9,r3
   12b04:	290cb03a 	or	r6,r5,r4
   12b08:	1004c03a 	cmpne	r2,r2,zero
   12b0c:	308cb03a 	or	r6,r6,r2
   12b10:	898dc83a 	sub	r6,r17,r6
   12b14:	89a3803a 	cmpltu	r17,r17,r6
   12b18:	40d1c83a 	sub	r8,r8,r3
   12b1c:	4451c83a 	sub	r8,r8,r17
   12b20:	3023883a 	mov	r17,r6
   12b24:	4080202c 	andhi	r2,r8,128
   12b28:	10002326 	beq	r2,zero,12bb8 <__adddf3+0x204>
   12b2c:	04c02034 	movhi	r19,128
   12b30:	9cffffc4 	addi	r19,r19,-1
   12b34:	44e6703a 	and	r19,r8,r19
   12b38:	98007626 	beq	r19,zero,12d14 <__adddf3+0x360>
   12b3c:	9809883a 	mov	r4,r19
   12b40:	00084940 	call	8494 <__clzsi2>
   12b44:	10fffe04 	addi	r3,r2,-8
   12b48:	010007c4 	movi	r4,31
   12b4c:	20c07716 	blt	r4,r3,12d2c <__adddf3+0x378>
   12b50:	00800804 	movi	r2,32
   12b54:	10c5c83a 	sub	r2,r2,r3
   12b58:	8884d83a 	srl	r2,r17,r2
   12b5c:	98d0983a 	sll	r8,r19,r3
   12b60:	88e2983a 	sll	r17,r17,r3
   12b64:	1204b03a 	or	r2,r2,r8
   12b68:	1c007416 	blt	r3,r16,12d3c <__adddf3+0x388>
   12b6c:	1c21c83a 	sub	r16,r3,r16
   12b70:	82000044 	addi	r8,r16,1
   12b74:	00c007c4 	movi	r3,31
   12b78:	1a009116 	blt	r3,r8,12dc0 <__adddf3+0x40c>
   12b7c:	00c00804 	movi	r3,32
   12b80:	1a07c83a 	sub	r3,r3,r8
   12b84:	8a08d83a 	srl	r4,r17,r8
   12b88:	88e2983a 	sll	r17,r17,r3
   12b8c:	10c6983a 	sll	r3,r2,r3
   12b90:	1210d83a 	srl	r8,r2,r8
   12b94:	8804c03a 	cmpne	r2,r17,zero
   12b98:	1906b03a 	or	r3,r3,r4
   12b9c:	18a2b03a 	or	r17,r3,r2
   12ba0:	0021883a 	mov	r16,zero
   12ba4:	003fa206 	br	12a30 <__alt_data_end+0xf0012a30>
   12ba8:	1890b03a 	or	r8,r3,r2
   12bac:	40017d26 	beq	r8,zero,131a4 <__adddf3+0x7f0>
   12bb0:	1011883a 	mov	r8,r2
   12bb4:	1823883a 	mov	r17,r3
   12bb8:	888001cc 	andi	r2,r17,7
   12bbc:	103f9e1e 	bne	r2,zero,12a38 <__alt_data_end+0xf0012a38>
   12bc0:	4004977a 	slli	r2,r8,29
   12bc4:	8822d0fa 	srli	r17,r17,3
   12bc8:	4010d0fa 	srli	r8,r8,3
   12bcc:	9007883a 	mov	r3,r18
   12bd0:	1444b03a 	or	r2,r2,r17
   12bd4:	0101ffc4 	movi	r4,2047
   12bd8:	81002426 	beq	r16,r4,12c6c <__adddf3+0x2b8>
   12bdc:	8120703a 	and	r16,r16,r4
   12be0:	01000434 	movhi	r4,16
   12be4:	213fffc4 	addi	r4,r4,-1
   12be8:	4110703a 	and	r8,r8,r4
   12bec:	003fa806 	br	12a90 <__alt_data_end+0xf0012a90>
   12bf0:	8089c83a 	sub	r4,r16,r2
   12bf4:	01005e0e 	bge	zero,r4,12d70 <__adddf3+0x3bc>
   12bf8:	10002b26 	beq	r2,zero,12ca8 <__adddf3+0x2f4>
   12bfc:	0081ffc4 	movi	r2,2047
   12c00:	80bf8b26 	beq	r16,r2,12a30 <__alt_data_end+0xf0012a30>
   12c04:	4a402034 	orhi	r9,r9,128
   12c08:	00800e04 	movi	r2,56
   12c0c:	1100a40e 	bge	r2,r4,12ea0 <__adddf3+0x4ec>
   12c10:	498cb03a 	or	r6,r9,r6
   12c14:	300ac03a 	cmpne	r5,r6,zero
   12c18:	0013883a 	mov	r9,zero
   12c1c:	2c4b883a 	add	r5,r5,r17
   12c20:	2c63803a 	cmpltu	r17,r5,r17
   12c24:	4a11883a 	add	r8,r9,r8
   12c28:	8a11883a 	add	r8,r17,r8
   12c2c:	2823883a 	mov	r17,r5
   12c30:	4080202c 	andhi	r2,r8,128
   12c34:	103fe026 	beq	r2,zero,12bb8 <__alt_data_end+0xf0012bb8>
   12c38:	84000044 	addi	r16,r16,1
   12c3c:	0081ffc4 	movi	r2,2047
   12c40:	8080d226 	beq	r16,r2,12f8c <__adddf3+0x5d8>
   12c44:	00bfe034 	movhi	r2,65408
   12c48:	10bfffc4 	addi	r2,r2,-1
   12c4c:	4090703a 	and	r8,r8,r2
   12c50:	880ad07a 	srli	r5,r17,1
   12c54:	400897fa 	slli	r4,r8,31
   12c58:	88c0004c 	andi	r3,r17,1
   12c5c:	28e2b03a 	or	r17,r5,r3
   12c60:	4010d07a 	srli	r8,r8,1
   12c64:	2462b03a 	or	r17,r4,r17
   12c68:	003f7106 	br	12a30 <__alt_data_end+0xf0012a30>
   12c6c:	4088b03a 	or	r4,r8,r2
   12c70:	20014526 	beq	r4,zero,13188 <__adddf3+0x7d4>
   12c74:	01000434 	movhi	r4,16
   12c78:	42000234 	orhi	r8,r8,8
   12c7c:	213fffc4 	addi	r4,r4,-1
   12c80:	4110703a 	and	r8,r8,r4
   12c84:	003f8206 	br	12a90 <__alt_data_end+0xf0012a90>
   12c88:	18ffffc4 	addi	r3,r3,-1
   12c8c:	1800491e 	bne	r3,zero,12db4 <__adddf3+0x400>
   12c90:	898bc83a 	sub	r5,r17,r6
   12c94:	8963803a 	cmpltu	r17,r17,r5
   12c98:	4251c83a 	sub	r8,r8,r9
   12c9c:	4451c83a 	sub	r8,r8,r17
   12ca0:	2823883a 	mov	r17,r5
   12ca4:	003f9f06 	br	12b24 <__alt_data_end+0xf0012b24>
   12ca8:	4984b03a 	or	r2,r9,r6
   12cac:	103f6026 	beq	r2,zero,12a30 <__alt_data_end+0xf0012a30>
   12cb0:	213fffc4 	addi	r4,r4,-1
   12cb4:	2000931e 	bne	r4,zero,12f04 <__adddf3+0x550>
   12cb8:	898d883a 	add	r6,r17,r6
   12cbc:	3463803a 	cmpltu	r17,r6,r17
   12cc0:	4251883a 	add	r8,r8,r9
   12cc4:	8a11883a 	add	r8,r17,r8
   12cc8:	3023883a 	mov	r17,r6
   12ccc:	003fd806 	br	12c30 <__alt_data_end+0xf0012c30>
   12cd0:	1800541e 	bne	r3,zero,12e24 <__adddf3+0x470>
   12cd4:	80800044 	addi	r2,r16,1
   12cd8:	1081ffcc 	andi	r2,r2,2047
   12cdc:	00c00044 	movi	r3,1
   12ce0:	1880a00e 	bge	r3,r2,12f64 <__adddf3+0x5b0>
   12ce4:	8989c83a 	sub	r4,r17,r6
   12ce8:	8905803a 	cmpltu	r2,r17,r4
   12cec:	4267c83a 	sub	r19,r8,r9
   12cf0:	98a7c83a 	sub	r19,r19,r2
   12cf4:	9880202c 	andhi	r2,r19,128
   12cf8:	10006326 	beq	r2,zero,12e88 <__adddf3+0x4d4>
   12cfc:	3463c83a 	sub	r17,r6,r17
   12d00:	4a07c83a 	sub	r3,r9,r8
   12d04:	344d803a 	cmpltu	r6,r6,r17
   12d08:	19a7c83a 	sub	r19,r3,r6
   12d0c:	3825883a 	mov	r18,r7
   12d10:	983f8a1e 	bne	r19,zero,12b3c <__alt_data_end+0xf0012b3c>
   12d14:	8809883a 	mov	r4,r17
   12d18:	00084940 	call	8494 <__clzsi2>
   12d1c:	10800804 	addi	r2,r2,32
   12d20:	10fffe04 	addi	r3,r2,-8
   12d24:	010007c4 	movi	r4,31
   12d28:	20ff890e 	bge	r4,r3,12b50 <__alt_data_end+0xf0012b50>
   12d2c:	10bff604 	addi	r2,r2,-40
   12d30:	8884983a 	sll	r2,r17,r2
   12d34:	0023883a 	mov	r17,zero
   12d38:	1c3f8c0e 	bge	r3,r16,12b6c <__alt_data_end+0xf0012b6c>
   12d3c:	023fe034 	movhi	r8,65408
   12d40:	423fffc4 	addi	r8,r8,-1
   12d44:	80e1c83a 	sub	r16,r16,r3
   12d48:	1210703a 	and	r8,r2,r8
   12d4c:	003f3806 	br	12a30 <__alt_data_end+0xf0012a30>
   12d50:	9007883a 	mov	r3,r18
   12d54:	0011883a 	mov	r8,zero
   12d58:	0005883a 	mov	r2,zero
   12d5c:	003f4c06 	br	12a90 <__alt_data_end+0xf0012a90>
   12d60:	498cb03a 	or	r6,r9,r6
   12d64:	300cc03a 	cmpne	r6,r6,zero
   12d68:	0007883a 	mov	r3,zero
   12d6c:	003f6806 	br	12b10 <__alt_data_end+0xf0012b10>
   12d70:	20009c1e 	bne	r4,zero,12fe4 <__adddf3+0x630>
   12d74:	80800044 	addi	r2,r16,1
   12d78:	1141ffcc 	andi	r5,r2,2047
   12d7c:	01000044 	movi	r4,1
   12d80:	2140670e 	bge	r4,r5,12f20 <__adddf3+0x56c>
   12d84:	0101ffc4 	movi	r4,2047
   12d88:	11007f26 	beq	r2,r4,12f88 <__adddf3+0x5d4>
   12d8c:	898d883a 	add	r6,r17,r6
   12d90:	4247883a 	add	r3,r8,r9
   12d94:	3451803a 	cmpltu	r8,r6,r17
   12d98:	40d1883a 	add	r8,r8,r3
   12d9c:	402297fa 	slli	r17,r8,31
   12da0:	300cd07a 	srli	r6,r6,1
   12da4:	4010d07a 	srli	r8,r8,1
   12da8:	1021883a 	mov	r16,r2
   12dac:	89a2b03a 	or	r17,r17,r6
   12db0:	003f1f06 	br	12a30 <__alt_data_end+0xf0012a30>
   12db4:	0081ffc4 	movi	r2,2047
   12db8:	80bf481e 	bne	r16,r2,12adc <__alt_data_end+0xf0012adc>
   12dbc:	003f1c06 	br	12a30 <__alt_data_end+0xf0012a30>
   12dc0:	843ff844 	addi	r16,r16,-31
   12dc4:	01000804 	movi	r4,32
   12dc8:	1406d83a 	srl	r3,r2,r16
   12dcc:	41005026 	beq	r8,r4,12f10 <__adddf3+0x55c>
   12dd0:	01001004 	movi	r4,64
   12dd4:	2211c83a 	sub	r8,r4,r8
   12dd8:	1204983a 	sll	r2,r2,r8
   12ddc:	88a2b03a 	or	r17,r17,r2
   12de0:	8822c03a 	cmpne	r17,r17,zero
   12de4:	1c62b03a 	or	r17,r3,r17
   12de8:	0011883a 	mov	r8,zero
   12dec:	0021883a 	mov	r16,zero
   12df0:	003f7106 	br	12bb8 <__alt_data_end+0xf0012bb8>
   12df4:	193ff804 	addi	r4,r3,-32
   12df8:	00800804 	movi	r2,32
   12dfc:	4908d83a 	srl	r4,r9,r4
   12e00:	18804526 	beq	r3,r2,12f18 <__adddf3+0x564>
   12e04:	00801004 	movi	r2,64
   12e08:	10c5c83a 	sub	r2,r2,r3
   12e0c:	4886983a 	sll	r3,r9,r2
   12e10:	198cb03a 	or	r6,r3,r6
   12e14:	300cc03a 	cmpne	r6,r6,zero
   12e18:	218cb03a 	or	r6,r4,r6
   12e1c:	0007883a 	mov	r3,zero
   12e20:	003f3b06 	br	12b10 <__alt_data_end+0xf0012b10>
   12e24:	80002a26 	beq	r16,zero,12ed0 <__adddf3+0x51c>
   12e28:	0101ffc4 	movi	r4,2047
   12e2c:	11006826 	beq	r2,r4,12fd0 <__adddf3+0x61c>
   12e30:	00c7c83a 	sub	r3,zero,r3
   12e34:	42002034 	orhi	r8,r8,128
   12e38:	01000e04 	movi	r4,56
   12e3c:	20c07c16 	blt	r4,r3,13030 <__adddf3+0x67c>
   12e40:	010007c4 	movi	r4,31
   12e44:	20c0da16 	blt	r4,r3,131b0 <__adddf3+0x7fc>
   12e48:	01000804 	movi	r4,32
   12e4c:	20c9c83a 	sub	r4,r4,r3
   12e50:	4114983a 	sll	r10,r8,r4
   12e54:	88cad83a 	srl	r5,r17,r3
   12e58:	8908983a 	sll	r4,r17,r4
   12e5c:	40c6d83a 	srl	r3,r8,r3
   12e60:	5162b03a 	or	r17,r10,r5
   12e64:	2008c03a 	cmpne	r4,r4,zero
   12e68:	8922b03a 	or	r17,r17,r4
   12e6c:	3463c83a 	sub	r17,r6,r17
   12e70:	48c7c83a 	sub	r3,r9,r3
   12e74:	344d803a 	cmpltu	r6,r6,r17
   12e78:	1991c83a 	sub	r8,r3,r6
   12e7c:	1021883a 	mov	r16,r2
   12e80:	3825883a 	mov	r18,r7
   12e84:	003f2706 	br	12b24 <__alt_data_end+0xf0012b24>
   12e88:	24d0b03a 	or	r8,r4,r19
   12e8c:	40001b1e 	bne	r8,zero,12efc <__adddf3+0x548>
   12e90:	0005883a 	mov	r2,zero
   12e94:	0007883a 	mov	r3,zero
   12e98:	0021883a 	mov	r16,zero
   12e9c:	003f4d06 	br	12bd4 <__alt_data_end+0xf0012bd4>
   12ea0:	008007c4 	movi	r2,31
   12ea4:	11003c16 	blt	r2,r4,12f98 <__adddf3+0x5e4>
   12ea8:	00800804 	movi	r2,32
   12eac:	1105c83a 	sub	r2,r2,r4
   12eb0:	488e983a 	sll	r7,r9,r2
   12eb4:	310ad83a 	srl	r5,r6,r4
   12eb8:	3084983a 	sll	r2,r6,r2
   12ebc:	4912d83a 	srl	r9,r9,r4
   12ec0:	394ab03a 	or	r5,r7,r5
   12ec4:	1004c03a 	cmpne	r2,r2,zero
   12ec8:	288ab03a 	or	r5,r5,r2
   12ecc:	003f5306 	br	12c1c <__alt_data_end+0xf0012c1c>
   12ed0:	4448b03a 	or	r4,r8,r17
   12ed4:	20003e26 	beq	r4,zero,12fd0 <__adddf3+0x61c>
   12ed8:	00c6303a 	nor	r3,zero,r3
   12edc:	18003a1e 	bne	r3,zero,12fc8 <__adddf3+0x614>
   12ee0:	3463c83a 	sub	r17,r6,r17
   12ee4:	4a07c83a 	sub	r3,r9,r8
   12ee8:	344d803a 	cmpltu	r6,r6,r17
   12eec:	1991c83a 	sub	r8,r3,r6
   12ef0:	1021883a 	mov	r16,r2
   12ef4:	3825883a 	mov	r18,r7
   12ef8:	003f0a06 	br	12b24 <__alt_data_end+0xf0012b24>
   12efc:	2023883a 	mov	r17,r4
   12f00:	003f0d06 	br	12b38 <__alt_data_end+0xf0012b38>
   12f04:	0081ffc4 	movi	r2,2047
   12f08:	80bf3f1e 	bne	r16,r2,12c08 <__alt_data_end+0xf0012c08>
   12f0c:	003ec806 	br	12a30 <__alt_data_end+0xf0012a30>
   12f10:	0005883a 	mov	r2,zero
   12f14:	003fb106 	br	12ddc <__alt_data_end+0xf0012ddc>
   12f18:	0007883a 	mov	r3,zero
   12f1c:	003fbc06 	br	12e10 <__alt_data_end+0xf0012e10>
   12f20:	4444b03a 	or	r2,r8,r17
   12f24:	8000871e 	bne	r16,zero,13144 <__adddf3+0x790>
   12f28:	1000ba26 	beq	r2,zero,13214 <__adddf3+0x860>
   12f2c:	4984b03a 	or	r2,r9,r6
   12f30:	103ebf26 	beq	r2,zero,12a30 <__alt_data_end+0xf0012a30>
   12f34:	8985883a 	add	r2,r17,r6
   12f38:	4247883a 	add	r3,r8,r9
   12f3c:	1451803a 	cmpltu	r8,r2,r17
   12f40:	40d1883a 	add	r8,r8,r3
   12f44:	40c0202c 	andhi	r3,r8,128
   12f48:	1023883a 	mov	r17,r2
   12f4c:	183f1a26 	beq	r3,zero,12bb8 <__alt_data_end+0xf0012bb8>
   12f50:	00bfe034 	movhi	r2,65408
   12f54:	10bfffc4 	addi	r2,r2,-1
   12f58:	2021883a 	mov	r16,r4
   12f5c:	4090703a 	and	r8,r8,r2
   12f60:	003eb306 	br	12a30 <__alt_data_end+0xf0012a30>
   12f64:	4444b03a 	or	r2,r8,r17
   12f68:	8000291e 	bne	r16,zero,13010 <__adddf3+0x65c>
   12f6c:	10004b1e 	bne	r2,zero,1309c <__adddf3+0x6e8>
   12f70:	4990b03a 	or	r8,r9,r6
   12f74:	40008b26 	beq	r8,zero,131a4 <__adddf3+0x7f0>
   12f78:	4811883a 	mov	r8,r9
   12f7c:	3023883a 	mov	r17,r6
   12f80:	3825883a 	mov	r18,r7
   12f84:	003eaa06 	br	12a30 <__alt_data_end+0xf0012a30>
   12f88:	1021883a 	mov	r16,r2
   12f8c:	0011883a 	mov	r8,zero
   12f90:	0005883a 	mov	r2,zero
   12f94:	003f0f06 	br	12bd4 <__alt_data_end+0xf0012bd4>
   12f98:	217ff804 	addi	r5,r4,-32
   12f9c:	00800804 	movi	r2,32
   12fa0:	494ad83a 	srl	r5,r9,r5
   12fa4:	20807d26 	beq	r4,r2,1319c <__adddf3+0x7e8>
   12fa8:	00801004 	movi	r2,64
   12fac:	1109c83a 	sub	r4,r2,r4
   12fb0:	4912983a 	sll	r9,r9,r4
   12fb4:	498cb03a 	or	r6,r9,r6
   12fb8:	300cc03a 	cmpne	r6,r6,zero
   12fbc:	298ab03a 	or	r5,r5,r6
   12fc0:	0013883a 	mov	r9,zero
   12fc4:	003f1506 	br	12c1c <__alt_data_end+0xf0012c1c>
   12fc8:	0101ffc4 	movi	r4,2047
   12fcc:	113f9a1e 	bne	r2,r4,12e38 <__alt_data_end+0xf0012e38>
   12fd0:	4811883a 	mov	r8,r9
   12fd4:	3023883a 	mov	r17,r6
   12fd8:	1021883a 	mov	r16,r2
   12fdc:	3825883a 	mov	r18,r7
   12fe0:	003e9306 	br	12a30 <__alt_data_end+0xf0012a30>
   12fe4:	8000161e 	bne	r16,zero,13040 <__adddf3+0x68c>
   12fe8:	444ab03a 	or	r5,r8,r17
   12fec:	28005126 	beq	r5,zero,13134 <__adddf3+0x780>
   12ff0:	0108303a 	nor	r4,zero,r4
   12ff4:	20004d1e 	bne	r4,zero,1312c <__adddf3+0x778>
   12ff8:	89a3883a 	add	r17,r17,r6
   12ffc:	4253883a 	add	r9,r8,r9
   13000:	898d803a 	cmpltu	r6,r17,r6
   13004:	3251883a 	add	r8,r6,r9
   13008:	1021883a 	mov	r16,r2
   1300c:	003f0806 	br	12c30 <__alt_data_end+0xf0012c30>
   13010:	1000301e 	bne	r2,zero,130d4 <__adddf3+0x720>
   13014:	4984b03a 	or	r2,r9,r6
   13018:	10007126 	beq	r2,zero,131e0 <__adddf3+0x82c>
   1301c:	4811883a 	mov	r8,r9
   13020:	3023883a 	mov	r17,r6
   13024:	3825883a 	mov	r18,r7
   13028:	0401ffc4 	movi	r16,2047
   1302c:	003e8006 	br	12a30 <__alt_data_end+0xf0012a30>
   13030:	4462b03a 	or	r17,r8,r17
   13034:	8822c03a 	cmpne	r17,r17,zero
   13038:	0007883a 	mov	r3,zero
   1303c:	003f8b06 	br	12e6c <__alt_data_end+0xf0012e6c>
   13040:	0141ffc4 	movi	r5,2047
   13044:	11403b26 	beq	r2,r5,13134 <__adddf3+0x780>
   13048:	0109c83a 	sub	r4,zero,r4
   1304c:	42002034 	orhi	r8,r8,128
   13050:	01400e04 	movi	r5,56
   13054:	29006716 	blt	r5,r4,131f4 <__adddf3+0x840>
   13058:	014007c4 	movi	r5,31
   1305c:	29007016 	blt	r5,r4,13220 <__adddf3+0x86c>
   13060:	01400804 	movi	r5,32
   13064:	290bc83a 	sub	r5,r5,r4
   13068:	4154983a 	sll	r10,r8,r5
   1306c:	890ed83a 	srl	r7,r17,r4
   13070:	894a983a 	sll	r5,r17,r5
   13074:	4108d83a 	srl	r4,r8,r4
   13078:	51e2b03a 	or	r17,r10,r7
   1307c:	280ac03a 	cmpne	r5,r5,zero
   13080:	8962b03a 	or	r17,r17,r5
   13084:	89a3883a 	add	r17,r17,r6
   13088:	2253883a 	add	r9,r4,r9
   1308c:	898d803a 	cmpltu	r6,r17,r6
   13090:	3251883a 	add	r8,r6,r9
   13094:	1021883a 	mov	r16,r2
   13098:	003ee506 	br	12c30 <__alt_data_end+0xf0012c30>
   1309c:	4984b03a 	or	r2,r9,r6
   130a0:	103e6326 	beq	r2,zero,12a30 <__alt_data_end+0xf0012a30>
   130a4:	8987c83a 	sub	r3,r17,r6
   130a8:	88c9803a 	cmpltu	r4,r17,r3
   130ac:	4245c83a 	sub	r2,r8,r9
   130b0:	1105c83a 	sub	r2,r2,r4
   130b4:	1100202c 	andhi	r4,r2,128
   130b8:	203ebb26 	beq	r4,zero,12ba8 <__alt_data_end+0xf0012ba8>
   130bc:	3463c83a 	sub	r17,r6,r17
   130c0:	4a07c83a 	sub	r3,r9,r8
   130c4:	344d803a 	cmpltu	r6,r6,r17
   130c8:	1991c83a 	sub	r8,r3,r6
   130cc:	3825883a 	mov	r18,r7
   130d0:	003e5706 	br	12a30 <__alt_data_end+0xf0012a30>
   130d4:	4984b03a 	or	r2,r9,r6
   130d8:	10002e26 	beq	r2,zero,13194 <__adddf3+0x7e0>
   130dc:	4004d0fa 	srli	r2,r8,3
   130e0:	8822d0fa 	srli	r17,r17,3
   130e4:	4010977a 	slli	r8,r8,29
   130e8:	10c0022c 	andhi	r3,r2,8
   130ec:	4462b03a 	or	r17,r8,r17
   130f0:	18000826 	beq	r3,zero,13114 <__adddf3+0x760>
   130f4:	4808d0fa 	srli	r4,r9,3
   130f8:	20c0022c 	andhi	r3,r4,8
   130fc:	1800051e 	bne	r3,zero,13114 <__adddf3+0x760>
   13100:	300cd0fa 	srli	r6,r6,3
   13104:	4806977a 	slli	r3,r9,29
   13108:	2005883a 	mov	r2,r4
   1310c:	3825883a 	mov	r18,r7
   13110:	19a2b03a 	or	r17,r3,r6
   13114:	8810d77a 	srli	r8,r17,29
   13118:	100490fa 	slli	r2,r2,3
   1311c:	882290fa 	slli	r17,r17,3
   13120:	0401ffc4 	movi	r16,2047
   13124:	4090b03a 	or	r8,r8,r2
   13128:	003e4106 	br	12a30 <__alt_data_end+0xf0012a30>
   1312c:	0141ffc4 	movi	r5,2047
   13130:	117fc71e 	bne	r2,r5,13050 <__alt_data_end+0xf0013050>
   13134:	4811883a 	mov	r8,r9
   13138:	3023883a 	mov	r17,r6
   1313c:	1021883a 	mov	r16,r2
   13140:	003e3b06 	br	12a30 <__alt_data_end+0xf0012a30>
   13144:	10002f26 	beq	r2,zero,13204 <__adddf3+0x850>
   13148:	4984b03a 	or	r2,r9,r6
   1314c:	10001126 	beq	r2,zero,13194 <__adddf3+0x7e0>
   13150:	4004d0fa 	srli	r2,r8,3
   13154:	8822d0fa 	srli	r17,r17,3
   13158:	4010977a 	slli	r8,r8,29
   1315c:	10c0022c 	andhi	r3,r2,8
   13160:	4462b03a 	or	r17,r8,r17
   13164:	183feb26 	beq	r3,zero,13114 <__alt_data_end+0xf0013114>
   13168:	4808d0fa 	srli	r4,r9,3
   1316c:	20c0022c 	andhi	r3,r4,8
   13170:	183fe81e 	bne	r3,zero,13114 <__alt_data_end+0xf0013114>
   13174:	300cd0fa 	srli	r6,r6,3
   13178:	4806977a 	slli	r3,r9,29
   1317c:	2005883a 	mov	r2,r4
   13180:	19a2b03a 	or	r17,r3,r6
   13184:	003fe306 	br	13114 <__alt_data_end+0xf0013114>
   13188:	0011883a 	mov	r8,zero
   1318c:	0005883a 	mov	r2,zero
   13190:	003e3f06 	br	12a90 <__alt_data_end+0xf0012a90>
   13194:	0401ffc4 	movi	r16,2047
   13198:	003e2506 	br	12a30 <__alt_data_end+0xf0012a30>
   1319c:	0013883a 	mov	r9,zero
   131a0:	003f8406 	br	12fb4 <__alt_data_end+0xf0012fb4>
   131a4:	0005883a 	mov	r2,zero
   131a8:	0007883a 	mov	r3,zero
   131ac:	003e8906 	br	12bd4 <__alt_data_end+0xf0012bd4>
   131b0:	197ff804 	addi	r5,r3,-32
   131b4:	01000804 	movi	r4,32
   131b8:	414ad83a 	srl	r5,r8,r5
   131bc:	19002426 	beq	r3,r4,13250 <__adddf3+0x89c>
   131c0:	01001004 	movi	r4,64
   131c4:	20c7c83a 	sub	r3,r4,r3
   131c8:	40c6983a 	sll	r3,r8,r3
   131cc:	1c46b03a 	or	r3,r3,r17
   131d0:	1806c03a 	cmpne	r3,r3,zero
   131d4:	28e2b03a 	or	r17,r5,r3
   131d8:	0007883a 	mov	r3,zero
   131dc:	003f2306 	br	12e6c <__alt_data_end+0xf0012e6c>
   131e0:	0007883a 	mov	r3,zero
   131e4:	5811883a 	mov	r8,r11
   131e8:	00bfffc4 	movi	r2,-1
   131ec:	0401ffc4 	movi	r16,2047
   131f0:	003e7806 	br	12bd4 <__alt_data_end+0xf0012bd4>
   131f4:	4462b03a 	or	r17,r8,r17
   131f8:	8822c03a 	cmpne	r17,r17,zero
   131fc:	0009883a 	mov	r4,zero
   13200:	003fa006 	br	13084 <__alt_data_end+0xf0013084>
   13204:	4811883a 	mov	r8,r9
   13208:	3023883a 	mov	r17,r6
   1320c:	0401ffc4 	movi	r16,2047
   13210:	003e0706 	br	12a30 <__alt_data_end+0xf0012a30>
   13214:	4811883a 	mov	r8,r9
   13218:	3023883a 	mov	r17,r6
   1321c:	003e0406 	br	12a30 <__alt_data_end+0xf0012a30>
   13220:	21fff804 	addi	r7,r4,-32
   13224:	01400804 	movi	r5,32
   13228:	41ced83a 	srl	r7,r8,r7
   1322c:	21400a26 	beq	r4,r5,13258 <__adddf3+0x8a4>
   13230:	01401004 	movi	r5,64
   13234:	2909c83a 	sub	r4,r5,r4
   13238:	4108983a 	sll	r4,r8,r4
   1323c:	2448b03a 	or	r4,r4,r17
   13240:	2008c03a 	cmpne	r4,r4,zero
   13244:	3922b03a 	or	r17,r7,r4
   13248:	0009883a 	mov	r4,zero
   1324c:	003f8d06 	br	13084 <__alt_data_end+0xf0013084>
   13250:	0007883a 	mov	r3,zero
   13254:	003fdd06 	br	131cc <__alt_data_end+0xf00131cc>
   13258:	0009883a 	mov	r4,zero
   1325c:	003ff706 	br	1323c <__alt_data_end+0xf001323c>

00013260 <__ledf2>:
   13260:	2804d53a 	srli	r2,r5,20
   13264:	3810d53a 	srli	r8,r7,20
   13268:	00c00434 	movhi	r3,16
   1326c:	18ffffc4 	addi	r3,r3,-1
   13270:	1081ffcc 	andi	r2,r2,2047
   13274:	0241ffc4 	movi	r9,2047
   13278:	28d4703a 	and	r10,r5,r3
   1327c:	4201ffcc 	andi	r8,r8,2047
   13280:	38c6703a 	and	r3,r7,r3
   13284:	280ad7fa 	srli	r5,r5,31
   13288:	380ed7fa 	srli	r7,r7,31
   1328c:	12401f26 	beq	r2,r9,1330c <__ledf2+0xac>
   13290:	0241ffc4 	movi	r9,2047
   13294:	42401426 	beq	r8,r9,132e8 <__ledf2+0x88>
   13298:	1000091e 	bne	r2,zero,132c0 <__ledf2+0x60>
   1329c:	2296b03a 	or	r11,r4,r10
   132a0:	5813003a 	cmpeq	r9,r11,zero
   132a4:	29403fcc 	andi	r5,r5,255
   132a8:	40000a1e 	bne	r8,zero,132d4 <__ledf2+0x74>
   132ac:	30d8b03a 	or	r12,r6,r3
   132b0:	6000081e 	bne	r12,zero,132d4 <__ledf2+0x74>
   132b4:	0005883a 	mov	r2,zero
   132b8:	5800111e 	bne	r11,zero,13300 <__ledf2+0xa0>
   132bc:	f800283a 	ret
   132c0:	29403fcc 	andi	r5,r5,255
   132c4:	40000c1e 	bne	r8,zero,132f8 <__ledf2+0x98>
   132c8:	30d2b03a 	or	r9,r6,r3
   132cc:	48000c26 	beq	r9,zero,13300 <__ledf2+0xa0>
   132d0:	0013883a 	mov	r9,zero
   132d4:	39c03fcc 	andi	r7,r7,255
   132d8:	48000826 	beq	r9,zero,132fc <__ledf2+0x9c>
   132dc:	38001126 	beq	r7,zero,13324 <__ledf2+0xc4>
   132e0:	00800044 	movi	r2,1
   132e4:	f800283a 	ret
   132e8:	30d2b03a 	or	r9,r6,r3
   132ec:	483fea26 	beq	r9,zero,13298 <__alt_data_end+0xf0013298>
   132f0:	00800084 	movi	r2,2
   132f4:	f800283a 	ret
   132f8:	39c03fcc 	andi	r7,r7,255
   132fc:	39400726 	beq	r7,r5,1331c <__ledf2+0xbc>
   13300:	2800081e 	bne	r5,zero,13324 <__ledf2+0xc4>
   13304:	00800044 	movi	r2,1
   13308:	f800283a 	ret
   1330c:	2292b03a 	or	r9,r4,r10
   13310:	483fdf26 	beq	r9,zero,13290 <__alt_data_end+0xf0013290>
   13314:	00800084 	movi	r2,2
   13318:	f800283a 	ret
   1331c:	4080030e 	bge	r8,r2,1332c <__ledf2+0xcc>
   13320:	383fef26 	beq	r7,zero,132e0 <__alt_data_end+0xf00132e0>
   13324:	00bfffc4 	movi	r2,-1
   13328:	f800283a 	ret
   1332c:	123feb16 	blt	r2,r8,132dc <__alt_data_end+0xf00132dc>
   13330:	1abff336 	bltu	r3,r10,13300 <__alt_data_end+0xf0013300>
   13334:	50c00326 	beq	r10,r3,13344 <__ledf2+0xe4>
   13338:	50c0042e 	bgeu	r10,r3,1334c <__ledf2+0xec>
   1333c:	283fe81e 	bne	r5,zero,132e0 <__alt_data_end+0xf00132e0>
   13340:	003ff806 	br	13324 <__alt_data_end+0xf0013324>
   13344:	313fee36 	bltu	r6,r4,13300 <__alt_data_end+0xf0013300>
   13348:	21bffc36 	bltu	r4,r6,1333c <__alt_data_end+0xf001333c>
   1334c:	0005883a 	mov	r2,zero
   13350:	f800283a 	ret

00013354 <__muldf3>:
   13354:	defff304 	addi	sp,sp,-52
   13358:	2804d53a 	srli	r2,r5,20
   1335c:	dd800915 	stw	r22,36(sp)
   13360:	282cd7fa 	srli	r22,r5,31
   13364:	dc000315 	stw	r16,12(sp)
   13368:	04000434 	movhi	r16,16
   1336c:	dd400815 	stw	r21,32(sp)
   13370:	dc800515 	stw	r18,20(sp)
   13374:	843fffc4 	addi	r16,r16,-1
   13378:	dfc00c15 	stw	ra,48(sp)
   1337c:	df000b15 	stw	fp,44(sp)
   13380:	ddc00a15 	stw	r23,40(sp)
   13384:	dd000715 	stw	r20,28(sp)
   13388:	dcc00615 	stw	r19,24(sp)
   1338c:	dc400415 	stw	r17,16(sp)
   13390:	1481ffcc 	andi	r18,r2,2047
   13394:	2c20703a 	and	r16,r5,r16
   13398:	b02b883a 	mov	r21,r22
   1339c:	b2403fcc 	andi	r9,r22,255
   133a0:	90006026 	beq	r18,zero,13524 <__muldf3+0x1d0>
   133a4:	0081ffc4 	movi	r2,2047
   133a8:	2029883a 	mov	r20,r4
   133ac:	90803626 	beq	r18,r2,13488 <__muldf3+0x134>
   133b0:	80800434 	orhi	r2,r16,16
   133b4:	100490fa 	slli	r2,r2,3
   133b8:	2020d77a 	srli	r16,r4,29
   133bc:	202890fa 	slli	r20,r4,3
   133c0:	94bf0044 	addi	r18,r18,-1023
   133c4:	80a0b03a 	or	r16,r16,r2
   133c8:	0027883a 	mov	r19,zero
   133cc:	0039883a 	mov	fp,zero
   133d0:	3804d53a 	srli	r2,r7,20
   133d4:	382ed7fa 	srli	r23,r7,31
   133d8:	04400434 	movhi	r17,16
   133dc:	8c7fffc4 	addi	r17,r17,-1
   133e0:	1081ffcc 	andi	r2,r2,2047
   133e4:	3011883a 	mov	r8,r6
   133e8:	3c62703a 	and	r17,r7,r17
   133ec:	ba803fcc 	andi	r10,r23,255
   133f0:	10006d26 	beq	r2,zero,135a8 <__muldf3+0x254>
   133f4:	00c1ffc4 	movi	r3,2047
   133f8:	10c06526 	beq	r2,r3,13590 <__muldf3+0x23c>
   133fc:	88c00434 	orhi	r3,r17,16
   13400:	180690fa 	slli	r3,r3,3
   13404:	3022d77a 	srli	r17,r6,29
   13408:	301090fa 	slli	r8,r6,3
   1340c:	10bf0044 	addi	r2,r2,-1023
   13410:	88e2b03a 	or	r17,r17,r3
   13414:	000b883a 	mov	r5,zero
   13418:	9085883a 	add	r2,r18,r2
   1341c:	2cc8b03a 	or	r4,r5,r19
   13420:	00c003c4 	movi	r3,15
   13424:	bdacf03a 	xor	r22,r23,r22
   13428:	12c00044 	addi	r11,r2,1
   1342c:	19009936 	bltu	r3,r4,13694 <__muldf3+0x340>
   13430:	200890ba 	slli	r4,r4,2
   13434:	00c00074 	movhi	r3,1
   13438:	18cd1204 	addi	r3,r3,13384
   1343c:	20c9883a 	add	r4,r4,r3
   13440:	20c00017 	ldw	r3,0(r4)
   13444:	1800683a 	jmp	r3
   13448:	00013694 	movui	zero,1242
   1344c:	000134a8 	cmpgeui	zero,zero,1234
   13450:	000134a8 	cmpgeui	zero,zero,1234
   13454:	000134a4 	muli	zero,zero,1234
   13458:	00013670 	cmpltui	zero,zero,1241
   1345c:	00013670 	cmpltui	zero,zero,1241
   13460:	00013658 	cmpnei	zero,zero,1241
   13464:	000134a4 	muli	zero,zero,1234
   13468:	00013670 	cmpltui	zero,zero,1241
   1346c:	00013658 	cmpnei	zero,zero,1241
   13470:	00013670 	cmpltui	zero,zero,1241
   13474:	000134a4 	muli	zero,zero,1234
   13478:	00013680 	call	1368 <prvInsertBlockIntoFreeList+0x98>
   1347c:	00013680 	call	1368 <prvInsertBlockIntoFreeList+0x98>
   13480:	00013680 	call	1368 <prvInsertBlockIntoFreeList+0x98>
   13484:	0001389c 	xori	zero,zero,1250
   13488:	2404b03a 	or	r2,r4,r16
   1348c:	10006f1e 	bne	r2,zero,1364c <__muldf3+0x2f8>
   13490:	04c00204 	movi	r19,8
   13494:	0021883a 	mov	r16,zero
   13498:	0029883a 	mov	r20,zero
   1349c:	07000084 	movi	fp,2
   134a0:	003fcb06 	br	133d0 <__alt_data_end+0xf00133d0>
   134a4:	502d883a 	mov	r22,r10
   134a8:	00800084 	movi	r2,2
   134ac:	28805726 	beq	r5,r2,1360c <__muldf3+0x2b8>
   134b0:	008000c4 	movi	r2,3
   134b4:	28816626 	beq	r5,r2,13a50 <__muldf3+0x6fc>
   134b8:	00800044 	movi	r2,1
   134bc:	2881411e 	bne	r5,r2,139c4 <__muldf3+0x670>
   134c0:	b02b883a 	mov	r21,r22
   134c4:	0005883a 	mov	r2,zero
   134c8:	000b883a 	mov	r5,zero
   134cc:	0029883a 	mov	r20,zero
   134d0:	1004953a 	slli	r2,r2,20
   134d4:	a8c03fcc 	andi	r3,r21,255
   134d8:	04400434 	movhi	r17,16
   134dc:	8c7fffc4 	addi	r17,r17,-1
   134e0:	180697fa 	slli	r3,r3,31
   134e4:	2c4a703a 	and	r5,r5,r17
   134e8:	288ab03a 	or	r5,r5,r2
   134ec:	28c6b03a 	or	r3,r5,r3
   134f0:	a005883a 	mov	r2,r20
   134f4:	dfc00c17 	ldw	ra,48(sp)
   134f8:	df000b17 	ldw	fp,44(sp)
   134fc:	ddc00a17 	ldw	r23,40(sp)
   13500:	dd800917 	ldw	r22,36(sp)
   13504:	dd400817 	ldw	r21,32(sp)
   13508:	dd000717 	ldw	r20,28(sp)
   1350c:	dcc00617 	ldw	r19,24(sp)
   13510:	dc800517 	ldw	r18,20(sp)
   13514:	dc400417 	ldw	r17,16(sp)
   13518:	dc000317 	ldw	r16,12(sp)
   1351c:	dec00d04 	addi	sp,sp,52
   13520:	f800283a 	ret
   13524:	2404b03a 	or	r2,r4,r16
   13528:	2027883a 	mov	r19,r4
   1352c:	10004226 	beq	r2,zero,13638 <__muldf3+0x2e4>
   13530:	8000fc26 	beq	r16,zero,13924 <__muldf3+0x5d0>
   13534:	8009883a 	mov	r4,r16
   13538:	d9800215 	stw	r6,8(sp)
   1353c:	d9c00015 	stw	r7,0(sp)
   13540:	da400115 	stw	r9,4(sp)
   13544:	00084940 	call	8494 <__clzsi2>
   13548:	d9800217 	ldw	r6,8(sp)
   1354c:	d9c00017 	ldw	r7,0(sp)
   13550:	da400117 	ldw	r9,4(sp)
   13554:	113ffd44 	addi	r4,r2,-11
   13558:	00c00704 	movi	r3,28
   1355c:	1900ed16 	blt	r3,r4,13914 <__muldf3+0x5c0>
   13560:	00c00744 	movi	r3,29
   13564:	147ffe04 	addi	r17,r2,-8
   13568:	1907c83a 	sub	r3,r3,r4
   1356c:	8460983a 	sll	r16,r16,r17
   13570:	98c6d83a 	srl	r3,r19,r3
   13574:	9c68983a 	sll	r20,r19,r17
   13578:	1c20b03a 	or	r16,r3,r16
   1357c:	1080fcc4 	addi	r2,r2,1011
   13580:	00a5c83a 	sub	r18,zero,r2
   13584:	0027883a 	mov	r19,zero
   13588:	0039883a 	mov	fp,zero
   1358c:	003f9006 	br	133d0 <__alt_data_end+0xf00133d0>
   13590:	3446b03a 	or	r3,r6,r17
   13594:	1800261e 	bne	r3,zero,13630 <__muldf3+0x2dc>
   13598:	0023883a 	mov	r17,zero
   1359c:	0011883a 	mov	r8,zero
   135a0:	01400084 	movi	r5,2
   135a4:	003f9c06 	br	13418 <__alt_data_end+0xf0013418>
   135a8:	3446b03a 	or	r3,r6,r17
   135ac:	18001c26 	beq	r3,zero,13620 <__muldf3+0x2cc>
   135b0:	8800ce26 	beq	r17,zero,138ec <__muldf3+0x598>
   135b4:	8809883a 	mov	r4,r17
   135b8:	d9800215 	stw	r6,8(sp)
   135bc:	da400115 	stw	r9,4(sp)
   135c0:	da800015 	stw	r10,0(sp)
   135c4:	00084940 	call	8494 <__clzsi2>
   135c8:	d9800217 	ldw	r6,8(sp)
   135cc:	da400117 	ldw	r9,4(sp)
   135d0:	da800017 	ldw	r10,0(sp)
   135d4:	113ffd44 	addi	r4,r2,-11
   135d8:	00c00704 	movi	r3,28
   135dc:	1900bf16 	blt	r3,r4,138dc <__muldf3+0x588>
   135e0:	00c00744 	movi	r3,29
   135e4:	123ffe04 	addi	r8,r2,-8
   135e8:	1907c83a 	sub	r3,r3,r4
   135ec:	8a22983a 	sll	r17,r17,r8
   135f0:	30c6d83a 	srl	r3,r6,r3
   135f4:	3210983a 	sll	r8,r6,r8
   135f8:	1c62b03a 	or	r17,r3,r17
   135fc:	1080fcc4 	addi	r2,r2,1011
   13600:	0085c83a 	sub	r2,zero,r2
   13604:	000b883a 	mov	r5,zero
   13608:	003f8306 	br	13418 <__alt_data_end+0xf0013418>
   1360c:	b02b883a 	mov	r21,r22
   13610:	0081ffc4 	movi	r2,2047
   13614:	000b883a 	mov	r5,zero
   13618:	0029883a 	mov	r20,zero
   1361c:	003fac06 	br	134d0 <__alt_data_end+0xf00134d0>
   13620:	0023883a 	mov	r17,zero
   13624:	0011883a 	mov	r8,zero
   13628:	01400044 	movi	r5,1
   1362c:	003f7a06 	br	13418 <__alt_data_end+0xf0013418>
   13630:	014000c4 	movi	r5,3
   13634:	003f7806 	br	13418 <__alt_data_end+0xf0013418>
   13638:	04c00104 	movi	r19,4
   1363c:	0021883a 	mov	r16,zero
   13640:	0029883a 	mov	r20,zero
   13644:	07000044 	movi	fp,1
   13648:	003f6106 	br	133d0 <__alt_data_end+0xf00133d0>
   1364c:	04c00304 	movi	r19,12
   13650:	070000c4 	movi	fp,3
   13654:	003f5e06 	br	133d0 <__alt_data_end+0xf00133d0>
   13658:	01400434 	movhi	r5,16
   1365c:	002b883a 	mov	r21,zero
   13660:	297fffc4 	addi	r5,r5,-1
   13664:	053fffc4 	movi	r20,-1
   13668:	0081ffc4 	movi	r2,2047
   1366c:	003f9806 	br	134d0 <__alt_data_end+0xf00134d0>
   13670:	8023883a 	mov	r17,r16
   13674:	a011883a 	mov	r8,r20
   13678:	e00b883a 	mov	r5,fp
   1367c:	003f8a06 	br	134a8 <__alt_data_end+0xf00134a8>
   13680:	8023883a 	mov	r17,r16
   13684:	a011883a 	mov	r8,r20
   13688:	482d883a 	mov	r22,r9
   1368c:	e00b883a 	mov	r5,fp
   13690:	003f8506 	br	134a8 <__alt_data_end+0xf00134a8>
   13694:	a00ad43a 	srli	r5,r20,16
   13698:	401ad43a 	srli	r13,r8,16
   1369c:	a53fffcc 	andi	r20,r20,65535
   136a0:	423fffcc 	andi	r8,r8,65535
   136a4:	4519383a 	mul	r12,r8,r20
   136a8:	4147383a 	mul	r3,r8,r5
   136ac:	6d09383a 	mul	r4,r13,r20
   136b0:	600cd43a 	srli	r6,r12,16
   136b4:	2b5d383a 	mul	r14,r5,r13
   136b8:	20c9883a 	add	r4,r4,r3
   136bc:	310d883a 	add	r6,r6,r4
   136c0:	30c0022e 	bgeu	r6,r3,136cc <__muldf3+0x378>
   136c4:	00c00074 	movhi	r3,1
   136c8:	70dd883a 	add	r14,r14,r3
   136cc:	8826d43a 	srli	r19,r17,16
   136d0:	8bffffcc 	andi	r15,r17,65535
   136d4:	7d23383a 	mul	r17,r15,r20
   136d8:	7949383a 	mul	r4,r15,r5
   136dc:	9d29383a 	mul	r20,r19,r20
   136e0:	8814d43a 	srli	r10,r17,16
   136e4:	3012943a 	slli	r9,r6,16
   136e8:	a129883a 	add	r20,r20,r4
   136ec:	633fffcc 	andi	r12,r12,65535
   136f0:	5515883a 	add	r10,r10,r20
   136f4:	3006d43a 	srli	r3,r6,16
   136f8:	4b13883a 	add	r9,r9,r12
   136fc:	2ccb383a 	mul	r5,r5,r19
   13700:	5100022e 	bgeu	r10,r4,1370c <__muldf3+0x3b8>
   13704:	01000074 	movhi	r4,1
   13708:	290b883a 	add	r5,r5,r4
   1370c:	802ad43a 	srli	r21,r16,16
   13710:	843fffcc 	andi	r16,r16,65535
   13714:	440d383a 	mul	r6,r8,r16
   13718:	4565383a 	mul	r18,r8,r21
   1371c:	8349383a 	mul	r4,r16,r13
   13720:	500e943a 	slli	r7,r10,16
   13724:	3010d43a 	srli	r8,r6,16
   13728:	5028d43a 	srli	r20,r10,16
   1372c:	2489883a 	add	r4,r4,r18
   13730:	8abfffcc 	andi	r10,r17,65535
   13734:	3a95883a 	add	r10,r7,r10
   13738:	4119883a 	add	r12,r8,r4
   1373c:	a169883a 	add	r20,r20,r5
   13740:	1a87883a 	add	r3,r3,r10
   13744:	6d5b383a 	mul	r13,r13,r21
   13748:	6480022e 	bgeu	r12,r18,13754 <__muldf3+0x400>
   1374c:	01000074 	movhi	r4,1
   13750:	691b883a 	add	r13,r13,r4
   13754:	7c25383a 	mul	r18,r15,r16
   13758:	7d4b383a 	mul	r5,r15,r21
   1375c:	84cf383a 	mul	r7,r16,r19
   13760:	901ed43a 	srli	r15,r18,16
   13764:	6008d43a 	srli	r4,r12,16
   13768:	6010943a 	slli	r8,r12,16
   1376c:	394f883a 	add	r7,r7,r5
   13770:	333fffcc 	andi	r12,r6,65535
   13774:	79df883a 	add	r15,r15,r7
   13778:	235b883a 	add	r13,r4,r13
   1377c:	9d63383a 	mul	r17,r19,r21
   13780:	4309883a 	add	r4,r8,r12
   13784:	7940022e 	bgeu	r15,r5,13790 <__muldf3+0x43c>
   13788:	01400074 	movhi	r5,1
   1378c:	8963883a 	add	r17,r17,r5
   13790:	780a943a 	slli	r5,r15,16
   13794:	91bfffcc 	andi	r6,r18,65535
   13798:	70c7883a 	add	r3,r14,r3
   1379c:	298d883a 	add	r6,r5,r6
   137a0:	1a8f803a 	cmpltu	r7,r3,r10
   137a4:	350b883a 	add	r5,r6,r20
   137a8:	20c7883a 	add	r3,r4,r3
   137ac:	3955883a 	add	r10,r7,r5
   137b0:	1909803a 	cmpltu	r4,r3,r4
   137b4:	6a91883a 	add	r8,r13,r10
   137b8:	780cd43a 	srli	r6,r15,16
   137bc:	2219883a 	add	r12,r4,r8
   137c0:	2d0b803a 	cmpltu	r5,r5,r20
   137c4:	51cf803a 	cmpltu	r7,r10,r7
   137c8:	29ceb03a 	or	r7,r5,r7
   137cc:	4351803a 	cmpltu	r8,r8,r13
   137d0:	610b803a 	cmpltu	r5,r12,r4
   137d4:	4148b03a 	or	r4,r8,r5
   137d8:	398f883a 	add	r7,r7,r6
   137dc:	3909883a 	add	r4,r7,r4
   137e0:	1810927a 	slli	r8,r3,9
   137e4:	2449883a 	add	r4,r4,r17
   137e8:	2008927a 	slli	r4,r4,9
   137ec:	6022d5fa 	srli	r17,r12,23
   137f0:	1806d5fa 	srli	r3,r3,23
   137f4:	4252b03a 	or	r9,r8,r9
   137f8:	600a927a 	slli	r5,r12,9
   137fc:	4810c03a 	cmpne	r8,r9,zero
   13800:	2462b03a 	or	r17,r4,r17
   13804:	40c6b03a 	or	r3,r8,r3
   13808:	8900402c 	andhi	r4,r17,256
   1380c:	1950b03a 	or	r8,r3,r5
   13810:	20000726 	beq	r4,zero,13830 <__muldf3+0x4dc>
   13814:	4006d07a 	srli	r3,r8,1
   13818:	880497fa 	slli	r2,r17,31
   1381c:	4200004c 	andi	r8,r8,1
   13820:	8822d07a 	srli	r17,r17,1
   13824:	1a10b03a 	or	r8,r3,r8
   13828:	1210b03a 	or	r8,r2,r8
   1382c:	5805883a 	mov	r2,r11
   13830:	1140ffc4 	addi	r5,r2,1023
   13834:	0140440e 	bge	zero,r5,13948 <__muldf3+0x5f4>
   13838:	40c001cc 	andi	r3,r8,7
   1383c:	18000726 	beq	r3,zero,1385c <__muldf3+0x508>
   13840:	40c003cc 	andi	r3,r8,15
   13844:	01000104 	movi	r4,4
   13848:	19000426 	beq	r3,r4,1385c <__muldf3+0x508>
   1384c:	4107883a 	add	r3,r8,r4
   13850:	1a11803a 	cmpltu	r8,r3,r8
   13854:	8a23883a 	add	r17,r17,r8
   13858:	1811883a 	mov	r8,r3
   1385c:	88c0402c 	andhi	r3,r17,256
   13860:	18000426 	beq	r3,zero,13874 <__muldf3+0x520>
   13864:	11410004 	addi	r5,r2,1024
   13868:	00bfc034 	movhi	r2,65280
   1386c:	10bfffc4 	addi	r2,r2,-1
   13870:	88a2703a 	and	r17,r17,r2
   13874:	0081ff84 	movi	r2,2046
   13878:	117f6416 	blt	r2,r5,1360c <__alt_data_end+0xf001360c>
   1387c:	8828977a 	slli	r20,r17,29
   13880:	4010d0fa 	srli	r8,r8,3
   13884:	8822927a 	slli	r17,r17,9
   13888:	2881ffcc 	andi	r2,r5,2047
   1388c:	a228b03a 	or	r20,r20,r8
   13890:	880ad33a 	srli	r5,r17,12
   13894:	b02b883a 	mov	r21,r22
   13898:	003f0d06 	br	134d0 <__alt_data_end+0xf00134d0>
   1389c:	8080022c 	andhi	r2,r16,8
   138a0:	10000926 	beq	r2,zero,138c8 <__muldf3+0x574>
   138a4:	8880022c 	andhi	r2,r17,8
   138a8:	1000071e 	bne	r2,zero,138c8 <__muldf3+0x574>
   138ac:	00800434 	movhi	r2,16
   138b0:	89400234 	orhi	r5,r17,8
   138b4:	10bfffc4 	addi	r2,r2,-1
   138b8:	b82b883a 	mov	r21,r23
   138bc:	288a703a 	and	r5,r5,r2
   138c0:	4029883a 	mov	r20,r8
   138c4:	003f6806 	br	13668 <__alt_data_end+0xf0013668>
   138c8:	00800434 	movhi	r2,16
   138cc:	81400234 	orhi	r5,r16,8
   138d0:	10bfffc4 	addi	r2,r2,-1
   138d4:	288a703a 	and	r5,r5,r2
   138d8:	003f6306 	br	13668 <__alt_data_end+0xf0013668>
   138dc:	147ff604 	addi	r17,r2,-40
   138e0:	3462983a 	sll	r17,r6,r17
   138e4:	0011883a 	mov	r8,zero
   138e8:	003f4406 	br	135fc <__alt_data_end+0xf00135fc>
   138ec:	3009883a 	mov	r4,r6
   138f0:	d9800215 	stw	r6,8(sp)
   138f4:	da400115 	stw	r9,4(sp)
   138f8:	da800015 	stw	r10,0(sp)
   138fc:	00084940 	call	8494 <__clzsi2>
   13900:	10800804 	addi	r2,r2,32
   13904:	da800017 	ldw	r10,0(sp)
   13908:	da400117 	ldw	r9,4(sp)
   1390c:	d9800217 	ldw	r6,8(sp)
   13910:	003f3006 	br	135d4 <__alt_data_end+0xf00135d4>
   13914:	143ff604 	addi	r16,r2,-40
   13918:	9c20983a 	sll	r16,r19,r16
   1391c:	0029883a 	mov	r20,zero
   13920:	003f1606 	br	1357c <__alt_data_end+0xf001357c>
   13924:	d9800215 	stw	r6,8(sp)
   13928:	d9c00015 	stw	r7,0(sp)
   1392c:	da400115 	stw	r9,4(sp)
   13930:	00084940 	call	8494 <__clzsi2>
   13934:	10800804 	addi	r2,r2,32
   13938:	da400117 	ldw	r9,4(sp)
   1393c:	d9c00017 	ldw	r7,0(sp)
   13940:	d9800217 	ldw	r6,8(sp)
   13944:	003f0306 	br	13554 <__alt_data_end+0xf0013554>
   13948:	00c00044 	movi	r3,1
   1394c:	1947c83a 	sub	r3,r3,r5
   13950:	00800e04 	movi	r2,56
   13954:	10feda16 	blt	r2,r3,134c0 <__alt_data_end+0xf00134c0>
   13958:	008007c4 	movi	r2,31
   1395c:	10c01b16 	blt	r2,r3,139cc <__muldf3+0x678>
   13960:	00800804 	movi	r2,32
   13964:	10c5c83a 	sub	r2,r2,r3
   13968:	888a983a 	sll	r5,r17,r2
   1396c:	40c8d83a 	srl	r4,r8,r3
   13970:	4084983a 	sll	r2,r8,r2
   13974:	88e2d83a 	srl	r17,r17,r3
   13978:	2906b03a 	or	r3,r5,r4
   1397c:	1004c03a 	cmpne	r2,r2,zero
   13980:	1886b03a 	or	r3,r3,r2
   13984:	188001cc 	andi	r2,r3,7
   13988:	10000726 	beq	r2,zero,139a8 <__muldf3+0x654>
   1398c:	188003cc 	andi	r2,r3,15
   13990:	01000104 	movi	r4,4
   13994:	11000426 	beq	r2,r4,139a8 <__muldf3+0x654>
   13998:	1805883a 	mov	r2,r3
   1399c:	10c00104 	addi	r3,r2,4
   139a0:	1885803a 	cmpltu	r2,r3,r2
   139a4:	88a3883a 	add	r17,r17,r2
   139a8:	8880202c 	andhi	r2,r17,128
   139ac:	10001c26 	beq	r2,zero,13a20 <__muldf3+0x6cc>
   139b0:	b02b883a 	mov	r21,r22
   139b4:	00800044 	movi	r2,1
   139b8:	000b883a 	mov	r5,zero
   139bc:	0029883a 	mov	r20,zero
   139c0:	003ec306 	br	134d0 <__alt_data_end+0xf00134d0>
   139c4:	5805883a 	mov	r2,r11
   139c8:	003f9906 	br	13830 <__alt_data_end+0xf0013830>
   139cc:	00bff844 	movi	r2,-31
   139d0:	1145c83a 	sub	r2,r2,r5
   139d4:	8888d83a 	srl	r4,r17,r2
   139d8:	00800804 	movi	r2,32
   139dc:	18801a26 	beq	r3,r2,13a48 <__muldf3+0x6f4>
   139e0:	00801004 	movi	r2,64
   139e4:	10c5c83a 	sub	r2,r2,r3
   139e8:	8884983a 	sll	r2,r17,r2
   139ec:	1204b03a 	or	r2,r2,r8
   139f0:	1004c03a 	cmpne	r2,r2,zero
   139f4:	2084b03a 	or	r2,r4,r2
   139f8:	144001cc 	andi	r17,r2,7
   139fc:	88000d1e 	bne	r17,zero,13a34 <__muldf3+0x6e0>
   13a00:	000b883a 	mov	r5,zero
   13a04:	1028d0fa 	srli	r20,r2,3
   13a08:	b02b883a 	mov	r21,r22
   13a0c:	0005883a 	mov	r2,zero
   13a10:	a468b03a 	or	r20,r20,r17
   13a14:	003eae06 	br	134d0 <__alt_data_end+0xf00134d0>
   13a18:	1007883a 	mov	r3,r2
   13a1c:	0023883a 	mov	r17,zero
   13a20:	880a927a 	slli	r5,r17,9
   13a24:	1805883a 	mov	r2,r3
   13a28:	8822977a 	slli	r17,r17,29
   13a2c:	280ad33a 	srli	r5,r5,12
   13a30:	003ff406 	br	13a04 <__alt_data_end+0xf0013a04>
   13a34:	10c003cc 	andi	r3,r2,15
   13a38:	01000104 	movi	r4,4
   13a3c:	193ff626 	beq	r3,r4,13a18 <__alt_data_end+0xf0013a18>
   13a40:	0023883a 	mov	r17,zero
   13a44:	003fd506 	br	1399c <__alt_data_end+0xf001399c>
   13a48:	0005883a 	mov	r2,zero
   13a4c:	003fe706 	br	139ec <__alt_data_end+0xf00139ec>
   13a50:	00800434 	movhi	r2,16
   13a54:	89400234 	orhi	r5,r17,8
   13a58:	10bfffc4 	addi	r2,r2,-1
   13a5c:	b02b883a 	mov	r21,r22
   13a60:	288a703a 	and	r5,r5,r2
   13a64:	4029883a 	mov	r20,r8
   13a68:	003eff06 	br	13668 <__alt_data_end+0xf0013668>

00013a6c <__fixdfsi>:
   13a6c:	280cd53a 	srli	r6,r5,20
   13a70:	00c00434 	movhi	r3,16
   13a74:	18ffffc4 	addi	r3,r3,-1
   13a78:	3181ffcc 	andi	r6,r6,2047
   13a7c:	01c0ff84 	movi	r7,1022
   13a80:	28c6703a 	and	r3,r5,r3
   13a84:	280ad7fa 	srli	r5,r5,31
   13a88:	3980120e 	bge	r7,r6,13ad4 <__fixdfsi+0x68>
   13a8c:	00810744 	movi	r2,1053
   13a90:	11800c16 	blt	r2,r6,13ac4 <__fixdfsi+0x58>
   13a94:	00810cc4 	movi	r2,1075
   13a98:	1185c83a 	sub	r2,r2,r6
   13a9c:	01c007c4 	movi	r7,31
   13aa0:	18c00434 	orhi	r3,r3,16
   13aa4:	38800d16 	blt	r7,r2,13adc <__fixdfsi+0x70>
   13aa8:	31befb44 	addi	r6,r6,-1043
   13aac:	2084d83a 	srl	r2,r4,r2
   13ab0:	1986983a 	sll	r3,r3,r6
   13ab4:	1884b03a 	or	r2,r3,r2
   13ab8:	28000726 	beq	r5,zero,13ad8 <__fixdfsi+0x6c>
   13abc:	0085c83a 	sub	r2,zero,r2
   13ac0:	f800283a 	ret
   13ac4:	00a00034 	movhi	r2,32768
   13ac8:	10bfffc4 	addi	r2,r2,-1
   13acc:	2885883a 	add	r2,r5,r2
   13ad0:	f800283a 	ret
   13ad4:	0005883a 	mov	r2,zero
   13ad8:	f800283a 	ret
   13adc:	008104c4 	movi	r2,1043
   13ae0:	1185c83a 	sub	r2,r2,r6
   13ae4:	1884d83a 	srl	r2,r3,r2
   13ae8:	003ff306 	br	13ab8 <__alt_data_end+0xf0013ab8>

00013aec <__floatunsidf>:
   13aec:	defffe04 	addi	sp,sp,-8
   13af0:	dc000015 	stw	r16,0(sp)
   13af4:	dfc00115 	stw	ra,4(sp)
   13af8:	2021883a 	mov	r16,r4
   13afc:	20002226 	beq	r4,zero,13b88 <__floatunsidf+0x9c>
   13b00:	00084940 	call	8494 <__clzsi2>
   13b04:	01010784 	movi	r4,1054
   13b08:	2089c83a 	sub	r4,r4,r2
   13b0c:	01810cc4 	movi	r6,1075
   13b10:	310dc83a 	sub	r6,r6,r4
   13b14:	00c007c4 	movi	r3,31
   13b18:	1980120e 	bge	r3,r6,13b64 <__floatunsidf+0x78>
   13b1c:	00c104c4 	movi	r3,1043
   13b20:	1907c83a 	sub	r3,r3,r4
   13b24:	80ca983a 	sll	r5,r16,r3
   13b28:	00800434 	movhi	r2,16
   13b2c:	10bfffc4 	addi	r2,r2,-1
   13b30:	2101ffcc 	andi	r4,r4,2047
   13b34:	0021883a 	mov	r16,zero
   13b38:	288a703a 	and	r5,r5,r2
   13b3c:	2008953a 	slli	r4,r4,20
   13b40:	00c00434 	movhi	r3,16
   13b44:	18ffffc4 	addi	r3,r3,-1
   13b48:	28c6703a 	and	r3,r5,r3
   13b4c:	8005883a 	mov	r2,r16
   13b50:	1906b03a 	or	r3,r3,r4
   13b54:	dfc00117 	ldw	ra,4(sp)
   13b58:	dc000017 	ldw	r16,0(sp)
   13b5c:	dec00204 	addi	sp,sp,8
   13b60:	f800283a 	ret
   13b64:	00c002c4 	movi	r3,11
   13b68:	188bc83a 	sub	r5,r3,r2
   13b6c:	814ad83a 	srl	r5,r16,r5
   13b70:	00c00434 	movhi	r3,16
   13b74:	18ffffc4 	addi	r3,r3,-1
   13b78:	81a0983a 	sll	r16,r16,r6
   13b7c:	2101ffcc 	andi	r4,r4,2047
   13b80:	28ca703a 	and	r5,r5,r3
   13b84:	003fed06 	br	13b3c <__alt_data_end+0xf0013b3c>
   13b88:	0009883a 	mov	r4,zero
   13b8c:	000b883a 	mov	r5,zero
   13b90:	003fea06 	br	13b3c <__alt_data_end+0xf0013b3c>

00013b94 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13b94:	defffe04 	addi	sp,sp,-8
   13b98:	dfc00115 	stw	ra,4(sp)
   13b9c:	df000015 	stw	fp,0(sp)
   13ba0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13ba4:	d0a00f17 	ldw	r2,-32708(gp)
   13ba8:	10000326 	beq	r2,zero,13bb8 <alt_get_errno+0x24>
   13bac:	d0a00f17 	ldw	r2,-32708(gp)
   13bb0:	103ee83a 	callr	r2
   13bb4:	00000106 	br	13bbc <alt_get_errno+0x28>
   13bb8:	d0a04804 	addi	r2,gp,-32480
}
   13bbc:	e037883a 	mov	sp,fp
   13bc0:	dfc00117 	ldw	ra,4(sp)
   13bc4:	df000017 	ldw	fp,0(sp)
   13bc8:	dec00204 	addi	sp,sp,8
   13bcc:	f800283a 	ret

00013bd0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   13bd0:	defffb04 	addi	sp,sp,-20
   13bd4:	dfc00415 	stw	ra,16(sp)
   13bd8:	df000315 	stw	fp,12(sp)
   13bdc:	df000304 	addi	fp,sp,12
   13be0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   13be4:	e0bfff17 	ldw	r2,-4(fp)
   13be8:	10000616 	blt	r2,zero,13c04 <close+0x34>
   13bec:	e0bfff17 	ldw	r2,-4(fp)
   13bf0:	10c00324 	muli	r3,r2,12
   13bf4:	00820034 	movhi	r2,2048
   13bf8:	10841f04 	addi	r2,r2,4220
   13bfc:	1885883a 	add	r2,r3,r2
   13c00:	00000106 	br	13c08 <close+0x38>
   13c04:	0005883a 	mov	r2,zero
   13c08:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   13c0c:	e0bffd17 	ldw	r2,-12(fp)
   13c10:	10001926 	beq	r2,zero,13c78 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   13c14:	e0bffd17 	ldw	r2,-12(fp)
   13c18:	10800017 	ldw	r2,0(r2)
   13c1c:	10800417 	ldw	r2,16(r2)
   13c20:	10000626 	beq	r2,zero,13c3c <close+0x6c>
   13c24:	e0bffd17 	ldw	r2,-12(fp)
   13c28:	10800017 	ldw	r2,0(r2)
   13c2c:	10800417 	ldw	r2,16(r2)
   13c30:	e13ffd17 	ldw	r4,-12(fp)
   13c34:	103ee83a 	callr	r2
   13c38:	00000106 	br	13c40 <close+0x70>
   13c3c:	0005883a 	mov	r2,zero
   13c40:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   13c44:	e13fff17 	ldw	r4,-4(fp)
   13c48:	00141a40 	call	141a4 <alt_release_fd>
    if (rval < 0)
   13c4c:	e0bffe17 	ldw	r2,-8(fp)
   13c50:	1000070e 	bge	r2,zero,13c70 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   13c54:	0013b940 	call	13b94 <alt_get_errno>
   13c58:	1007883a 	mov	r3,r2
   13c5c:	e0bffe17 	ldw	r2,-8(fp)
   13c60:	0085c83a 	sub	r2,zero,r2
   13c64:	18800015 	stw	r2,0(r3)
      return -1;
   13c68:	00bfffc4 	movi	r2,-1
   13c6c:	00000706 	br	13c8c <close+0xbc>
    }
    return 0;
   13c70:	0005883a 	mov	r2,zero
   13c74:	00000506 	br	13c8c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13c78:	0013b940 	call	13b94 <alt_get_errno>
   13c7c:	1007883a 	mov	r3,r2
   13c80:	00801444 	movi	r2,81
   13c84:	18800015 	stw	r2,0(r3)
    return -1;
   13c88:	00bfffc4 	movi	r2,-1
  }
}
   13c8c:	e037883a 	mov	sp,fp
   13c90:	dfc00117 	ldw	ra,4(sp)
   13c94:	df000017 	ldw	fp,0(sp)
   13c98:	dec00204 	addi	sp,sp,8
   13c9c:	f800283a 	ret

00013ca0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   13ca0:	defffc04 	addi	sp,sp,-16
   13ca4:	df000315 	stw	fp,12(sp)
   13ca8:	df000304 	addi	fp,sp,12
   13cac:	e13ffd15 	stw	r4,-12(fp)
   13cb0:	e17ffe15 	stw	r5,-8(fp)
   13cb4:	e1bfff15 	stw	r6,-4(fp)
  return len;
   13cb8:	e0bfff17 	ldw	r2,-4(fp)
}
   13cbc:	e037883a 	mov	sp,fp
   13cc0:	df000017 	ldw	fp,0(sp)
   13cc4:	dec00104 	addi	sp,sp,4
   13cc8:	f800283a 	ret

00013ccc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13ccc:	defffe04 	addi	sp,sp,-8
   13cd0:	dfc00115 	stw	ra,4(sp)
   13cd4:	df000015 	stw	fp,0(sp)
   13cd8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13cdc:	d0a00f17 	ldw	r2,-32708(gp)
   13ce0:	10000326 	beq	r2,zero,13cf0 <alt_get_errno+0x24>
   13ce4:	d0a00f17 	ldw	r2,-32708(gp)
   13ce8:	103ee83a 	callr	r2
   13cec:	00000106 	br	13cf4 <alt_get_errno+0x28>
   13cf0:	d0a04804 	addi	r2,gp,-32480
}
   13cf4:	e037883a 	mov	sp,fp
   13cf8:	dfc00117 	ldw	ra,4(sp)
   13cfc:	df000017 	ldw	fp,0(sp)
   13d00:	dec00204 	addi	sp,sp,8
   13d04:	f800283a 	ret

00013d08 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   13d08:	defffb04 	addi	sp,sp,-20
   13d0c:	dfc00415 	stw	ra,16(sp)
   13d10:	df000315 	stw	fp,12(sp)
   13d14:	df000304 	addi	fp,sp,12
   13d18:	e13ffe15 	stw	r4,-8(fp)
   13d1c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13d20:	e0bffe17 	ldw	r2,-8(fp)
   13d24:	10000616 	blt	r2,zero,13d40 <fstat+0x38>
   13d28:	e0bffe17 	ldw	r2,-8(fp)
   13d2c:	10c00324 	muli	r3,r2,12
   13d30:	00820034 	movhi	r2,2048
   13d34:	10841f04 	addi	r2,r2,4220
   13d38:	1885883a 	add	r2,r3,r2
   13d3c:	00000106 	br	13d44 <fstat+0x3c>
   13d40:	0005883a 	mov	r2,zero
   13d44:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   13d48:	e0bffd17 	ldw	r2,-12(fp)
   13d4c:	10001026 	beq	r2,zero,13d90 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   13d50:	e0bffd17 	ldw	r2,-12(fp)
   13d54:	10800017 	ldw	r2,0(r2)
   13d58:	10800817 	ldw	r2,32(r2)
   13d5c:	10000726 	beq	r2,zero,13d7c <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   13d60:	e0bffd17 	ldw	r2,-12(fp)
   13d64:	10800017 	ldw	r2,0(r2)
   13d68:	10800817 	ldw	r2,32(r2)
   13d6c:	e17fff17 	ldw	r5,-4(fp)
   13d70:	e13ffd17 	ldw	r4,-12(fp)
   13d74:	103ee83a 	callr	r2
   13d78:	00000a06 	br	13da4 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   13d7c:	e0bfff17 	ldw	r2,-4(fp)
   13d80:	00c80004 	movi	r3,8192
   13d84:	10c00115 	stw	r3,4(r2)
      return 0;
   13d88:	0005883a 	mov	r2,zero
   13d8c:	00000506 	br	13da4 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13d90:	0013ccc0 	call	13ccc <alt_get_errno>
   13d94:	1007883a 	mov	r3,r2
   13d98:	00801444 	movi	r2,81
   13d9c:	18800015 	stw	r2,0(r3)
    return -1;
   13da0:	00bfffc4 	movi	r2,-1
  }
}
   13da4:	e037883a 	mov	sp,fp
   13da8:	dfc00117 	ldw	ra,4(sp)
   13dac:	df000017 	ldw	fp,0(sp)
   13db0:	dec00204 	addi	sp,sp,8
   13db4:	f800283a 	ret

00013db8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13db8:	defffe04 	addi	sp,sp,-8
   13dbc:	dfc00115 	stw	ra,4(sp)
   13dc0:	df000015 	stw	fp,0(sp)
   13dc4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13dc8:	d0a00f17 	ldw	r2,-32708(gp)
   13dcc:	10000326 	beq	r2,zero,13ddc <alt_get_errno+0x24>
   13dd0:	d0a00f17 	ldw	r2,-32708(gp)
   13dd4:	103ee83a 	callr	r2
   13dd8:	00000106 	br	13de0 <alt_get_errno+0x28>
   13ddc:	d0a04804 	addi	r2,gp,-32480
}
   13de0:	e037883a 	mov	sp,fp
   13de4:	dfc00117 	ldw	ra,4(sp)
   13de8:	df000017 	ldw	fp,0(sp)
   13dec:	dec00204 	addi	sp,sp,8
   13df0:	f800283a 	ret

00013df4 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   13df4:	deffed04 	addi	sp,sp,-76
   13df8:	dfc01215 	stw	ra,72(sp)
   13dfc:	df001115 	stw	fp,68(sp)
   13e00:	df001104 	addi	fp,sp,68
   13e04:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13e08:	e0bfff17 	ldw	r2,-4(fp)
   13e0c:	10000616 	blt	r2,zero,13e28 <isatty+0x34>
   13e10:	e0bfff17 	ldw	r2,-4(fp)
   13e14:	10c00324 	muli	r3,r2,12
   13e18:	00820034 	movhi	r2,2048
   13e1c:	10841f04 	addi	r2,r2,4220
   13e20:	1885883a 	add	r2,r3,r2
   13e24:	00000106 	br	13e2c <isatty+0x38>
   13e28:	0005883a 	mov	r2,zero
   13e2c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   13e30:	e0bfef17 	ldw	r2,-68(fp)
   13e34:	10000e26 	beq	r2,zero,13e70 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   13e38:	e0bfef17 	ldw	r2,-68(fp)
   13e3c:	10800017 	ldw	r2,0(r2)
   13e40:	10800817 	ldw	r2,32(r2)
   13e44:	1000021e 	bne	r2,zero,13e50 <isatty+0x5c>
    {
      return 1;
   13e48:	00800044 	movi	r2,1
   13e4c:	00000d06 	br	13e84 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   13e50:	e0bff004 	addi	r2,fp,-64
   13e54:	100b883a 	mov	r5,r2
   13e58:	e13fff17 	ldw	r4,-4(fp)
   13e5c:	0013d080 	call	13d08 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   13e60:	e0bff117 	ldw	r2,-60(fp)
   13e64:	10880020 	cmpeqi	r2,r2,8192
   13e68:	10803fcc 	andi	r2,r2,255
   13e6c:	00000506 	br	13e84 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13e70:	0013db80 	call	13db8 <alt_get_errno>
   13e74:	1007883a 	mov	r3,r2
   13e78:	00801444 	movi	r2,81
   13e7c:	18800015 	stw	r2,0(r3)
    return 0;
   13e80:	0005883a 	mov	r2,zero
  }
}
   13e84:	e037883a 	mov	sp,fp
   13e88:	dfc00117 	ldw	ra,4(sp)
   13e8c:	df000017 	ldw	fp,0(sp)
   13e90:	dec00204 	addi	sp,sp,8
   13e94:	f800283a 	ret

00013e98 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13e98:	defffe04 	addi	sp,sp,-8
   13e9c:	dfc00115 	stw	ra,4(sp)
   13ea0:	df000015 	stw	fp,0(sp)
   13ea4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13ea8:	d0a00f17 	ldw	r2,-32708(gp)
   13eac:	10000326 	beq	r2,zero,13ebc <alt_get_errno+0x24>
   13eb0:	d0a00f17 	ldw	r2,-32708(gp)
   13eb4:	103ee83a 	callr	r2
   13eb8:	00000106 	br	13ec0 <alt_get_errno+0x28>
   13ebc:	d0a04804 	addi	r2,gp,-32480
}
   13ec0:	e037883a 	mov	sp,fp
   13ec4:	dfc00117 	ldw	ra,4(sp)
   13ec8:	df000017 	ldw	fp,0(sp)
   13ecc:	dec00204 	addi	sp,sp,8
   13ed0:	f800283a 	ret

00013ed4 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   13ed4:	defff904 	addi	sp,sp,-28
   13ed8:	dfc00615 	stw	ra,24(sp)
   13edc:	df000515 	stw	fp,20(sp)
   13ee0:	df000504 	addi	fp,sp,20
   13ee4:	e13ffd15 	stw	r4,-12(fp)
   13ee8:	e17ffe15 	stw	r5,-8(fp)
   13eec:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   13ef0:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13ef4:	e0bffd17 	ldw	r2,-12(fp)
   13ef8:	10000616 	blt	r2,zero,13f14 <lseek+0x40>
   13efc:	e0bffd17 	ldw	r2,-12(fp)
   13f00:	10c00324 	muli	r3,r2,12
   13f04:	00820034 	movhi	r2,2048
   13f08:	10841f04 	addi	r2,r2,4220
   13f0c:	1885883a 	add	r2,r3,r2
   13f10:	00000106 	br	13f18 <lseek+0x44>
   13f14:	0005883a 	mov	r2,zero
   13f18:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   13f1c:	e0bffc17 	ldw	r2,-16(fp)
   13f20:	10001026 	beq	r2,zero,13f64 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   13f24:	e0bffc17 	ldw	r2,-16(fp)
   13f28:	10800017 	ldw	r2,0(r2)
   13f2c:	10800717 	ldw	r2,28(r2)
   13f30:	10000926 	beq	r2,zero,13f58 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   13f34:	e0bffc17 	ldw	r2,-16(fp)
   13f38:	10800017 	ldw	r2,0(r2)
   13f3c:	10800717 	ldw	r2,28(r2)
   13f40:	e1bfff17 	ldw	r6,-4(fp)
   13f44:	e17ffe17 	ldw	r5,-8(fp)
   13f48:	e13ffc17 	ldw	r4,-16(fp)
   13f4c:	103ee83a 	callr	r2
   13f50:	e0bffb15 	stw	r2,-20(fp)
   13f54:	00000506 	br	13f6c <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   13f58:	00bfde84 	movi	r2,-134
   13f5c:	e0bffb15 	stw	r2,-20(fp)
   13f60:	00000206 	br	13f6c <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   13f64:	00bfebc4 	movi	r2,-81
   13f68:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   13f6c:	e0bffb17 	ldw	r2,-20(fp)
   13f70:	1000070e 	bge	r2,zero,13f90 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   13f74:	0013e980 	call	13e98 <alt_get_errno>
   13f78:	1007883a 	mov	r3,r2
   13f7c:	e0bffb17 	ldw	r2,-20(fp)
   13f80:	0085c83a 	sub	r2,zero,r2
   13f84:	18800015 	stw	r2,0(r3)
    rc = -1;
   13f88:	00bfffc4 	movi	r2,-1
   13f8c:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   13f90:	e0bffb17 	ldw	r2,-20(fp)
}
   13f94:	e037883a 	mov	sp,fp
   13f98:	dfc00117 	ldw	ra,4(sp)
   13f9c:	df000017 	ldw	fp,0(sp)
   13fa0:	dec00204 	addi	sp,sp,8
   13fa4:	f800283a 	ret

00013fa8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   13fa8:	defffd04 	addi	sp,sp,-12
   13fac:	dfc00215 	stw	ra,8(sp)
   13fb0:	df000115 	stw	fp,4(sp)
   13fb4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   13fb8:	0009883a 	mov	r4,zero
   13fbc:	00144200 	call	14420 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   13fc0:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   13fc4:	00144580 	call	14458 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   13fc8:	01820034 	movhi	r6,2048
   13fcc:	31811504 	addi	r6,r6,1108
   13fd0:	01420034 	movhi	r5,2048
   13fd4:	29411504 	addi	r5,r5,1108
   13fd8:	01020034 	movhi	r4,2048
   13fdc:	21011504 	addi	r4,r4,1108
   13fe0:	001966c0 	call	1966c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   13fe4:	001939c0 	call	1939c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   13fe8:	010000b4 	movhi	r4,2
   13fec:	2124ff04 	addi	r4,r4,-27652
   13ff0:	001a6c40 	call	1a6c4 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   13ff4:	d0a04a17 	ldw	r2,-32472(gp)
   13ff8:	d0e04b17 	ldw	r3,-32468(gp)
   13ffc:	d1204c17 	ldw	r4,-32464(gp)
   14000:	200d883a 	mov	r6,r4
   14004:	180b883a 	mov	r5,r3
   14008:	1009883a 	mov	r4,r2
   1400c:	000524c0 	call	524c <main>
   14010:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   14014:	01000044 	movi	r4,1
   14018:	0013bd00 	call	13bd0 <close>
  exit (result);
   1401c:	e13fff17 	ldw	r4,-4(fp)
   14020:	001a6d80 	call	1a6d8 <exit>

00014024 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   14024:	defffe04 	addi	sp,sp,-8
   14028:	df000115 	stw	fp,4(sp)
   1402c:	df000104 	addi	fp,sp,4
   14030:	e13fff15 	stw	r4,-4(fp)
}
   14034:	0001883a 	nop
   14038:	e037883a 	mov	sp,fp
   1403c:	df000017 	ldw	fp,0(sp)
   14040:	dec00104 	addi	sp,sp,4
   14044:	f800283a 	ret

00014048 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   14048:	defffe04 	addi	sp,sp,-8
   1404c:	df000115 	stw	fp,4(sp)
   14050:	df000104 	addi	fp,sp,4
   14054:	e13fff15 	stw	r4,-4(fp)
}
   14058:	0001883a 	nop
   1405c:	e037883a 	mov	sp,fp
   14060:	df000017 	ldw	fp,0(sp)
   14064:	dec00104 	addi	sp,sp,4
   14068:	f800283a 	ret

0001406c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1406c:	defffe04 	addi	sp,sp,-8
   14070:	dfc00115 	stw	ra,4(sp)
   14074:	df000015 	stw	fp,0(sp)
   14078:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1407c:	d0a00f17 	ldw	r2,-32708(gp)
   14080:	10000326 	beq	r2,zero,14090 <alt_get_errno+0x24>
   14084:	d0a00f17 	ldw	r2,-32708(gp)
   14088:	103ee83a 	callr	r2
   1408c:	00000106 	br	14094 <alt_get_errno+0x28>
   14090:	d0a04804 	addi	r2,gp,-32480
}
   14094:	e037883a 	mov	sp,fp
   14098:	dfc00117 	ldw	ra,4(sp)
   1409c:	df000017 	ldw	fp,0(sp)
   140a0:	dec00204 	addi	sp,sp,8
   140a4:	f800283a 	ret

000140a8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   140a8:	defff904 	addi	sp,sp,-28
   140ac:	dfc00615 	stw	ra,24(sp)
   140b0:	df000515 	stw	fp,20(sp)
   140b4:	df000504 	addi	fp,sp,20
   140b8:	e13ffd15 	stw	r4,-12(fp)
   140bc:	e17ffe15 	stw	r5,-8(fp)
   140c0:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   140c4:	e0bffd17 	ldw	r2,-12(fp)
   140c8:	10000616 	blt	r2,zero,140e4 <read+0x3c>
   140cc:	e0bffd17 	ldw	r2,-12(fp)
   140d0:	10c00324 	muli	r3,r2,12
   140d4:	00820034 	movhi	r2,2048
   140d8:	10841f04 	addi	r2,r2,4220
   140dc:	1885883a 	add	r2,r3,r2
   140e0:	00000106 	br	140e8 <read+0x40>
   140e4:	0005883a 	mov	r2,zero
   140e8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   140ec:	e0bffb17 	ldw	r2,-20(fp)
   140f0:	10002226 	beq	r2,zero,1417c <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   140f4:	e0bffb17 	ldw	r2,-20(fp)
   140f8:	10800217 	ldw	r2,8(r2)
   140fc:	108000cc 	andi	r2,r2,3
   14100:	10800060 	cmpeqi	r2,r2,1
   14104:	1000181e 	bne	r2,zero,14168 <read+0xc0>
        (fd->dev->read))
   14108:	e0bffb17 	ldw	r2,-20(fp)
   1410c:	10800017 	ldw	r2,0(r2)
   14110:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   14114:	10001426 	beq	r2,zero,14168 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   14118:	e0bffb17 	ldw	r2,-20(fp)
   1411c:	10800017 	ldw	r2,0(r2)
   14120:	10800517 	ldw	r2,20(r2)
   14124:	e0ffff17 	ldw	r3,-4(fp)
   14128:	180d883a 	mov	r6,r3
   1412c:	e17ffe17 	ldw	r5,-8(fp)
   14130:	e13ffb17 	ldw	r4,-20(fp)
   14134:	103ee83a 	callr	r2
   14138:	e0bffc15 	stw	r2,-16(fp)
   1413c:	e0bffc17 	ldw	r2,-16(fp)
   14140:	1000070e 	bge	r2,zero,14160 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   14144:	001406c0 	call	1406c <alt_get_errno>
   14148:	1007883a 	mov	r3,r2
   1414c:	e0bffc17 	ldw	r2,-16(fp)
   14150:	0085c83a 	sub	r2,zero,r2
   14154:	18800015 	stw	r2,0(r3)
          return -1;
   14158:	00bfffc4 	movi	r2,-1
   1415c:	00000c06 	br	14190 <read+0xe8>
        }
        return rval;
   14160:	e0bffc17 	ldw	r2,-16(fp)
   14164:	00000a06 	br	14190 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   14168:	001406c0 	call	1406c <alt_get_errno>
   1416c:	1007883a 	mov	r3,r2
   14170:	00800344 	movi	r2,13
   14174:	18800015 	stw	r2,0(r3)
   14178:	00000406 	br	1418c <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   1417c:	001406c0 	call	1406c <alt_get_errno>
   14180:	1007883a 	mov	r3,r2
   14184:	00801444 	movi	r2,81
   14188:	18800015 	stw	r2,0(r3)
  }
  return -1;
   1418c:	00bfffc4 	movi	r2,-1
}
   14190:	e037883a 	mov	sp,fp
   14194:	dfc00117 	ldw	ra,4(sp)
   14198:	df000017 	ldw	fp,0(sp)
   1419c:	dec00204 	addi	sp,sp,8
   141a0:	f800283a 	ret

000141a4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   141a4:	defffe04 	addi	sp,sp,-8
   141a8:	df000115 	stw	fp,4(sp)
   141ac:	df000104 	addi	fp,sp,4
   141b0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   141b4:	e0bfff17 	ldw	r2,-4(fp)
   141b8:	108000d0 	cmplti	r2,r2,3
   141bc:	10000d1e 	bne	r2,zero,141f4 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   141c0:	00820034 	movhi	r2,2048
   141c4:	10841f04 	addi	r2,r2,4220
   141c8:	e0ffff17 	ldw	r3,-4(fp)
   141cc:	18c00324 	muli	r3,r3,12
   141d0:	10c5883a 	add	r2,r2,r3
   141d4:	10800204 	addi	r2,r2,8
   141d8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   141dc:	00820034 	movhi	r2,2048
   141e0:	10841f04 	addi	r2,r2,4220
   141e4:	e0ffff17 	ldw	r3,-4(fp)
   141e8:	18c00324 	muli	r3,r3,12
   141ec:	10c5883a 	add	r2,r2,r3
   141f0:	10000015 	stw	zero,0(r2)
  }
}
   141f4:	0001883a 	nop
   141f8:	e037883a 	mov	sp,fp
   141fc:	df000017 	ldw	fp,0(sp)
   14200:	dec00104 	addi	sp,sp,4
   14204:	f800283a 	ret

00014208 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   14208:	defff904 	addi	sp,sp,-28
   1420c:	df000615 	stw	fp,24(sp)
   14210:	df000604 	addi	fp,sp,24
   14214:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14218:	0005303a 	rdctl	r2,status
   1421c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14220:	e0fffe17 	ldw	r3,-8(fp)
   14224:	00bfff84 	movi	r2,-2
   14228:	1884703a 	and	r2,r3,r2
   1422c:	1001703a 	wrctl	status,r2
  
  return context;
   14230:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   14234:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   14238:	d0a01117 	ldw	r2,-32700(gp)
   1423c:	10c000c4 	addi	r3,r2,3
   14240:	00bfff04 	movi	r2,-4
   14244:	1884703a 	and	r2,r3,r2
   14248:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   1424c:	d0e01117 	ldw	r3,-32700(gp)
   14250:	e0bfff17 	ldw	r2,-4(fp)
   14254:	1887883a 	add	r3,r3,r2
   14258:	00840034 	movhi	r2,4096
   1425c:	10800004 	addi	r2,r2,0
   14260:	10c0062e 	bgeu	r2,r3,1427c <sbrk+0x74>
   14264:	e0bffb17 	ldw	r2,-20(fp)
   14268:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1426c:	e0bffa17 	ldw	r2,-24(fp)
   14270:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   14274:	00bfffc4 	movi	r2,-1
   14278:	00000b06 	br	142a8 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   1427c:	d0a01117 	ldw	r2,-32700(gp)
   14280:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   14284:	d0e01117 	ldw	r3,-32700(gp)
   14288:	e0bfff17 	ldw	r2,-4(fp)
   1428c:	1885883a 	add	r2,r3,r2
   14290:	d0a01115 	stw	r2,-32700(gp)
   14294:	e0bffb17 	ldw	r2,-20(fp)
   14298:	e0bffc15 	stw	r2,-16(fp)
   1429c:	e0bffc17 	ldw	r2,-16(fp)
   142a0:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   142a4:	e0bffd17 	ldw	r2,-12(fp)
} 
   142a8:	e037883a 	mov	sp,fp
   142ac:	df000017 	ldw	fp,0(sp)
   142b0:	dec00104 	addi	sp,sp,4
   142b4:	f800283a 	ret

000142b8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   142b8:	defffe04 	addi	sp,sp,-8
   142bc:	dfc00115 	stw	ra,4(sp)
   142c0:	df000015 	stw	fp,0(sp)
   142c4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   142c8:	d0a00f17 	ldw	r2,-32708(gp)
   142cc:	10000326 	beq	r2,zero,142dc <alt_get_errno+0x24>
   142d0:	d0a00f17 	ldw	r2,-32708(gp)
   142d4:	103ee83a 	callr	r2
   142d8:	00000106 	br	142e0 <alt_get_errno+0x28>
   142dc:	d0a04804 	addi	r2,gp,-32480
}
   142e0:	e037883a 	mov	sp,fp
   142e4:	dfc00117 	ldw	ra,4(sp)
   142e8:	df000017 	ldw	fp,0(sp)
   142ec:	dec00204 	addi	sp,sp,8
   142f0:	f800283a 	ret

000142f4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   142f4:	defff904 	addi	sp,sp,-28
   142f8:	dfc00615 	stw	ra,24(sp)
   142fc:	df000515 	stw	fp,20(sp)
   14300:	df000504 	addi	fp,sp,20
   14304:	e13ffd15 	stw	r4,-12(fp)
   14308:	e17ffe15 	stw	r5,-8(fp)
   1430c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   14310:	e0bffd17 	ldw	r2,-12(fp)
   14314:	10000616 	blt	r2,zero,14330 <write+0x3c>
   14318:	e0bffd17 	ldw	r2,-12(fp)
   1431c:	10c00324 	muli	r3,r2,12
   14320:	00820034 	movhi	r2,2048
   14324:	10841f04 	addi	r2,r2,4220
   14328:	1885883a 	add	r2,r3,r2
   1432c:	00000106 	br	14334 <write+0x40>
   14330:	0005883a 	mov	r2,zero
   14334:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   14338:	e0bffb17 	ldw	r2,-20(fp)
   1433c:	10002126 	beq	r2,zero,143c4 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   14340:	e0bffb17 	ldw	r2,-20(fp)
   14344:	10800217 	ldw	r2,8(r2)
   14348:	108000cc 	andi	r2,r2,3
   1434c:	10001826 	beq	r2,zero,143b0 <write+0xbc>
   14350:	e0bffb17 	ldw	r2,-20(fp)
   14354:	10800017 	ldw	r2,0(r2)
   14358:	10800617 	ldw	r2,24(r2)
   1435c:	10001426 	beq	r2,zero,143b0 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   14360:	e0bffb17 	ldw	r2,-20(fp)
   14364:	10800017 	ldw	r2,0(r2)
   14368:	10800617 	ldw	r2,24(r2)
   1436c:	e0ffff17 	ldw	r3,-4(fp)
   14370:	180d883a 	mov	r6,r3
   14374:	e17ffe17 	ldw	r5,-8(fp)
   14378:	e13ffb17 	ldw	r4,-20(fp)
   1437c:	103ee83a 	callr	r2
   14380:	e0bffc15 	stw	r2,-16(fp)
   14384:	e0bffc17 	ldw	r2,-16(fp)
   14388:	1000070e 	bge	r2,zero,143a8 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   1438c:	00142b80 	call	142b8 <alt_get_errno>
   14390:	1007883a 	mov	r3,r2
   14394:	e0bffc17 	ldw	r2,-16(fp)
   14398:	0085c83a 	sub	r2,zero,r2
   1439c:	18800015 	stw	r2,0(r3)
        return -1;
   143a0:	00bfffc4 	movi	r2,-1
   143a4:	00000c06 	br	143d8 <write+0xe4>
      }
      return rval;
   143a8:	e0bffc17 	ldw	r2,-16(fp)
   143ac:	00000a06 	br	143d8 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   143b0:	00142b80 	call	142b8 <alt_get_errno>
   143b4:	1007883a 	mov	r3,r2
   143b8:	00800344 	movi	r2,13
   143bc:	18800015 	stw	r2,0(r3)
   143c0:	00000406 	br	143d4 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   143c4:	00142b80 	call	142b8 <alt_get_errno>
   143c8:	1007883a 	mov	r3,r2
   143cc:	00801444 	movi	r2,81
   143d0:	18800015 	stw	r2,0(r3)
  }
  return -1;
   143d4:	00bfffc4 	movi	r2,-1
}
   143d8:	e037883a 	mov	sp,fp
   143dc:	dfc00117 	ldw	ra,4(sp)
   143e0:	df000017 	ldw	fp,0(sp)
   143e4:	dec00204 	addi	sp,sp,8
   143e8:	f800283a 	ret

000143ec <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   143ec:	defffd04 	addi	sp,sp,-12
   143f0:	dfc00215 	stw	ra,8(sp)
   143f4:	df000115 	stw	fp,4(sp)
   143f8:	df000104 	addi	fp,sp,4
   143fc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   14400:	d1600c04 	addi	r5,gp,-32720
   14404:	e13fff17 	ldw	r4,-4(fp)
   14408:	00192f80 	call	192f8 <alt_dev_llist_insert>
}
   1440c:	e037883a 	mov	sp,fp
   14410:	dfc00117 	ldw	ra,4(sp)
   14414:	df000017 	ldw	fp,0(sp)
   14418:	dec00204 	addi	sp,sp,8
   1441c:	f800283a 	ret

00014420 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   14420:	defffd04 	addi	sp,sp,-12
   14424:	dfc00215 	stw	ra,8(sp)
   14428:	df000115 	stw	fp,4(sp)
   1442c:	df000104 	addi	fp,sp,4
   14430:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   14434:	0019b100 	call	19b10 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   14438:	00800044 	movi	r2,1
   1443c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   14440:	0001883a 	nop
   14444:	e037883a 	mov	sp,fp
   14448:	dfc00117 	ldw	ra,4(sp)
   1444c:	df000017 	ldw	fp,0(sp)
   14450:	dec00204 	addi	sp,sp,8
   14454:	f800283a 	ret

00014458 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   14458:	defffd04 	addi	sp,sp,-12
   1445c:	dfc00215 	stw	ra,8(sp)
   14460:	df000115 	stw	fp,4(sp)
   14464:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   14468:	01c0fa04 	movi	r7,1000
   1446c:	000d883a 	mov	r6,zero
   14470:	000b883a 	mov	r5,zero
   14474:	01000134 	movhi	r4,4
   14478:	210c1004 	addi	r4,r4,12352
   1447c:	0017e400 	call	17e40 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   14480:	01020034 	movhi	r4,2048
   14484:	21047f04 	addi	r4,r4,4604
   14488:	00147e00 	call	147e0 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   1448c:	01800144 	movi	r6,5
   14490:	000b883a 	mov	r5,zero
   14494:	01020034 	movhi	r4,2048
   14498:	2104c004 	addi	r4,r4,4864
   1449c:	00165f00 	call	165f0 <altera_avalon_jtag_uart_init>
   144a0:	01020034 	movhi	r4,2048
   144a4:	2104b604 	addi	r4,r4,4824
   144a8:	00143ec0 	call	143ec <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   144ac:	01020034 	movhi	r4,2048
   144b0:	2108d804 	addi	r4,r4,9056
   144b4:	0017c340 	call	17c34 <altera_avalon_lcd_16207_init>
   144b8:	01020034 	movhi	r4,2048
   144bc:	2108ce04 	addi	r4,r4,9016
   144c0:	00143ec0 	call	143ec <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   144c4:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   144c8:	018000c4 	movi	r6,3
   144cc:	000b883a 	mov	r5,zero
   144d0:	01020034 	movhi	r4,2048
   144d4:	21092004 	addi	r4,r4,9344
   144d8:	0017fc40 	call	17fc4 <altera_avalon_uart_init>
   144dc:	01020034 	movhi	r4,2048
   144e0:	21091604 	addi	r4,r4,9304
   144e4:	00143ec0 	call	143ec <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   144e8:	01020034 	movhi	r4,2048
   144ec:	21094704 	addi	r4,r4,9500
   144f0:	00188b00 	call	188b0 <alt_up_ps2_init>
   144f4:	01020034 	movhi	r4,2048
   144f8:	21094704 	addi	r4,r4,9500
   144fc:	00143ec0 	call	143ec <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   14500:	00820034 	movhi	r2,2048
   14504:	10895504 	addi	r2,r2,9556
   14508:	10800a17 	ldw	r2,40(r2)
   1450c:	10800104 	addi	r2,r2,4
   14510:	10800017 	ldw	r2,0(r2)
   14514:	10ffffcc 	andi	r3,r2,65535
   14518:	00820034 	movhi	r2,2048
   1451c:	10895504 	addi	r2,r2,9556
   14520:	10c00c15 	stw	r3,48(r2)
   14524:	00820034 	movhi	r2,2048
   14528:	10895504 	addi	r2,r2,9556
   1452c:	10800a17 	ldw	r2,40(r2)
   14530:	10800104 	addi	r2,r2,4
   14534:	10800017 	ldw	r2,0(r2)
   14538:	1006d43a 	srli	r3,r2,16
   1453c:	00820034 	movhi	r2,2048
   14540:	10895504 	addi	r2,r2,9556
   14544:	10c00d15 	stw	r3,52(r2)
   14548:	00820034 	movhi	r2,2048
   1454c:	10895504 	addi	r2,r2,9556
   14550:	10800c17 	ldw	r2,48(r2)
   14554:	10801068 	cmpgeui	r2,r2,65
   14558:	1000081e 	bne	r2,zero,1457c <alt_sys_init+0x124>
   1455c:	00820034 	movhi	r2,2048
   14560:	10895504 	addi	r2,r2,9556
   14564:	00c00fc4 	movi	r3,63
   14568:	10c00f15 	stw	r3,60(r2)
   1456c:	00820034 	movhi	r2,2048
   14570:	10895504 	addi	r2,r2,9556
   14574:	00c00184 	movi	r3,6
   14578:	10c01015 	stw	r3,64(r2)
   1457c:	00820034 	movhi	r2,2048
   14580:	10895504 	addi	r2,r2,9556
   14584:	10800d17 	ldw	r2,52(r2)
   14588:	10800868 	cmpgeui	r2,r2,33
   1458c:	1000041e 	bne	r2,zero,145a0 <alt_sys_init+0x148>
   14590:	00820034 	movhi	r2,2048
   14594:	10895504 	addi	r2,r2,9556
   14598:	00c007c4 	movi	r3,31
   1459c:	10c01115 	stw	r3,68(r2)
   145a0:	01020034 	movhi	r4,2048
   145a4:	21095504 	addi	r4,r4,9556
   145a8:	0018e380 	call	18e38 <alt_up_char_buffer_init>
   145ac:	01020034 	movhi	r4,2048
   145b0:	21095504 	addi	r4,r4,9556
   145b4:	00143ec0 	call	143ec <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   145b8:	00820034 	movhi	r2,2048
   145bc:	10896704 	addi	r2,r2,9628
   145c0:	10800a17 	ldw	r2,40(r2)
   145c4:	10800017 	ldw	r2,0(r2)
   145c8:	1007883a 	mov	r3,r2
   145cc:	00820034 	movhi	r2,2048
   145d0:	10896704 	addi	r2,r2,9628
   145d4:	10c00b15 	stw	r3,44(r2)
   145d8:	00820034 	movhi	r2,2048
   145dc:	10896704 	addi	r2,r2,9628
   145e0:	10800a17 	ldw	r2,40(r2)
   145e4:	10800104 	addi	r2,r2,4
   145e8:	10800017 	ldw	r2,0(r2)
   145ec:	1007883a 	mov	r3,r2
   145f0:	00820034 	movhi	r2,2048
   145f4:	10896704 	addi	r2,r2,9628
   145f8:	10c00c15 	stw	r3,48(r2)
   145fc:	00820034 	movhi	r2,2048
   14600:	10896704 	addi	r2,r2,9628
   14604:	10800a17 	ldw	r2,40(r2)
   14608:	10800204 	addi	r2,r2,8
   1460c:	10800017 	ldw	r2,0(r2)
   14610:	10ffffcc 	andi	r3,r2,65535
   14614:	00820034 	movhi	r2,2048
   14618:	10896704 	addi	r2,r2,9628
   1461c:	10c00f15 	stw	r3,60(r2)
   14620:	00820034 	movhi	r2,2048
   14624:	10896704 	addi	r2,r2,9628
   14628:	10800a17 	ldw	r2,40(r2)
   1462c:	10800204 	addi	r2,r2,8
   14630:	10800017 	ldw	r2,0(r2)
   14634:	1006d43a 	srli	r3,r2,16
   14638:	00820034 	movhi	r2,2048
   1463c:	10896704 	addi	r2,r2,9628
   14640:	10c01015 	stw	r3,64(r2)
   14644:	00820034 	movhi	r2,2048
   14648:	10896704 	addi	r2,r2,9628
   1464c:	10800a17 	ldw	r2,40(r2)
   14650:	10800304 	addi	r2,r2,12
   14654:	10800017 	ldw	r2,0(r2)
   14658:	1005d07a 	srai	r2,r2,1
   1465c:	10c0004c 	andi	r3,r2,1
   14660:	00820034 	movhi	r2,2048
   14664:	10896704 	addi	r2,r2,9628
   14668:	10c00d15 	stw	r3,52(r2)
   1466c:	00820034 	movhi	r2,2048
   14670:	10896704 	addi	r2,r2,9628
   14674:	10800a17 	ldw	r2,40(r2)
   14678:	10800304 	addi	r2,r2,12
   1467c:	10800017 	ldw	r2,0(r2)
   14680:	1005d13a 	srai	r2,r2,4
   14684:	10c003cc 	andi	r3,r2,15
   14688:	00820034 	movhi	r2,2048
   1468c:	10896704 	addi	r2,r2,9628
   14690:	10c00e15 	stw	r3,56(r2)
   14694:	00820034 	movhi	r2,2048
   14698:	10896704 	addi	r2,r2,9628
   1469c:	10800a17 	ldw	r2,40(r2)
   146a0:	10800304 	addi	r2,r2,12
   146a4:	10800017 	ldw	r2,0(r2)
   146a8:	1005d43a 	srai	r2,r2,16
   146ac:	e0bfff05 	stb	r2,-4(fp)
   146b0:	00820034 	movhi	r2,2048
   146b4:	10896704 	addi	r2,r2,9628
   146b8:	10800a17 	ldw	r2,40(r2)
   146bc:	10800304 	addi	r2,r2,12
   146c0:	10800017 	ldw	r2,0(r2)
   146c4:	1004d63a 	srli	r2,r2,24
   146c8:	e0bfff45 	stb	r2,-3(fp)
   146cc:	00820034 	movhi	r2,2048
   146d0:	10896704 	addi	r2,r2,9628
   146d4:	10800e17 	ldw	r2,56(r2)
   146d8:	10800058 	cmpnei	r2,r2,1
   146dc:	1000041e 	bne	r2,zero,146f0 <alt_sys_init+0x298>
   146e0:	00820034 	movhi	r2,2048
   146e4:	10896704 	addi	r2,r2,9628
   146e8:	10001115 	stw	zero,68(r2)
   146ec:	00000e06 	br	14728 <alt_sys_init+0x2d0>
   146f0:	00820034 	movhi	r2,2048
   146f4:	10896704 	addi	r2,r2,9628
   146f8:	10800e17 	ldw	r2,56(r2)
   146fc:	10800098 	cmpnei	r2,r2,2
   14700:	1000051e 	bne	r2,zero,14718 <alt_sys_init+0x2c0>
   14704:	00820034 	movhi	r2,2048
   14708:	10896704 	addi	r2,r2,9628
   1470c:	00c00044 	movi	r3,1
   14710:	10c01115 	stw	r3,68(r2)
   14714:	00000406 	br	14728 <alt_sys_init+0x2d0>
   14718:	00820034 	movhi	r2,2048
   1471c:	10896704 	addi	r2,r2,9628
   14720:	00c00084 	movi	r3,2
   14724:	10c01115 	stw	r3,68(r2)
   14728:	e0bfff03 	ldbu	r2,-4(fp)
   1472c:	00c00804 	movi	r3,32
   14730:	1885c83a 	sub	r2,r3,r2
   14734:	00ffffc4 	movi	r3,-1
   14738:	1886d83a 	srl	r3,r3,r2
   1473c:	00820034 	movhi	r2,2048
   14740:	10896704 	addi	r2,r2,9628
   14744:	10c01215 	stw	r3,72(r2)
   14748:	e0ffff03 	ldbu	r3,-4(fp)
   1474c:	00820034 	movhi	r2,2048
   14750:	10896704 	addi	r2,r2,9628
   14754:	10801117 	ldw	r2,68(r2)
   14758:	1887883a 	add	r3,r3,r2
   1475c:	00820034 	movhi	r2,2048
   14760:	10896704 	addi	r2,r2,9628
   14764:	10c01315 	stw	r3,76(r2)
   14768:	e0bfff43 	ldbu	r2,-3(fp)
   1476c:	00c00804 	movi	r3,32
   14770:	1885c83a 	sub	r2,r3,r2
   14774:	00ffffc4 	movi	r3,-1
   14778:	1886d83a 	srl	r3,r3,r2
   1477c:	00820034 	movhi	r2,2048
   14780:	10896704 	addi	r2,r2,9628
   14784:	10c01415 	stw	r3,80(r2)
   14788:	01020034 	movhi	r4,2048
   1478c:	21096704 	addi	r4,r4,9628
   14790:	00143ec0 	call	143ec <alt_dev_reg>
}
   14794:	0001883a 	nop
   14798:	e037883a 	mov	sp,fp
   1479c:	dfc00117 	ldw	ra,4(sp)
   147a0:	df000017 	ldw	fp,0(sp)
   147a4:	dec00204 	addi	sp,sp,8
   147a8:	f800283a 	ret

000147ac <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   147ac:	defffd04 	addi	sp,sp,-12
   147b0:	dfc00215 	stw	ra,8(sp)
   147b4:	df000115 	stw	fp,4(sp)
   147b8:	df000104 	addi	fp,sp,4
   147bc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   147c0:	d1601304 	addi	r5,gp,-32692
   147c4:	e13fff17 	ldw	r4,-4(fp)
   147c8:	00192f80 	call	192f8 <alt_dev_llist_insert>
}
   147cc:	e037883a 	mov	sp,fp
   147d0:	dfc00117 	ldw	ra,4(sp)
   147d4:	df000017 	ldw	fp,0(sp)
   147d8:	dec00204 	addi	sp,sp,8
   147dc:	f800283a 	ret

000147e0 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   147e0:	defffc04 	addi	sp,sp,-16
   147e4:	dfc00315 	stw	ra,12(sp)
   147e8:	df000215 	stw	fp,8(sp)
   147ec:	df000204 	addi	fp,sp,8
   147f0:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   147f4:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   147f8:	e13fff17 	ldw	r4,-4(fp)
   147fc:	0015c440 	call	15c44 <alt_read_cfi_width>
   14800:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14804:	e0bffe17 	ldw	r2,-8(fp)
   14808:	1000031e 	bne	r2,zero,14818 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   1480c:	e13fff17 	ldw	r4,-4(fp)
   14810:	001539c0 	call	1539c <alt_set_flash_width_func>
   14814:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14818:	e0bffe17 	ldw	r2,-8(fp)
   1481c:	1000031e 	bne	r2,zero,1482c <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   14820:	e13fff17 	ldw	r4,-4(fp)
   14824:	001567c0 	call	1567c <alt_read_cfi_table>
   14828:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   1482c:	e0bffe17 	ldw	r2,-8(fp)
   14830:	1000031e 	bne	r2,zero,14840 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   14834:	e13fff17 	ldw	r4,-4(fp)
   14838:	00155600 	call	15560 <alt_set_flash_algorithm_func>
   1483c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   14840:	e0bffe17 	ldw	r2,-8(fp)
   14844:	1000041e 	bne	r2,zero,14858 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   14848:	e0bfff17 	ldw	r2,-4(fp)
   1484c:	1009883a 	mov	r4,r2
   14850:	00147ac0 	call	147ac <alt_flash_device_register>
   14854:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   14858:	e0bffe17 	ldw	r2,-8(fp)
}
   1485c:	e037883a 	mov	sp,fp
   14860:	dfc00117 	ldw	ra,4(sp)
   14864:	df000017 	ldw	fp,0(sp)
   14868:	dec00204 	addi	sp,sp,8
   1486c:	f800283a 	ret

00014870 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   14870:	defff104 	addi	sp,sp,-60
   14874:	dfc00e15 	stw	ra,56(sp)
   14878:	df000d15 	stw	fp,52(sp)
   1487c:	df000d04 	addi	fp,sp,52
   14880:	e13ffc15 	stw	r4,-16(fp)
   14884:	e17ffd15 	stw	r5,-12(fp)
   14888:	e1bffe15 	stw	r6,-8(fp)
   1488c:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   14890:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   14894:	e0bfff17 	ldw	r2,-4(fp)
   14898:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   1489c:	e0bffd17 	ldw	r2,-12(fp)
   148a0:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   148a4:	e0bffc17 	ldw	r2,-16(fp)
   148a8:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   148ac:	e03ff515 	stw	zero,-44(fp)
   148b0:	00008706 	br	14ad0 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   148b4:	e0fffa17 	ldw	r3,-24(fp)
   148b8:	e0bff517 	ldw	r2,-44(fp)
   148bc:	1004913a 	slli	r2,r2,4
   148c0:	1885883a 	add	r2,r3,r2
   148c4:	10800d04 	addi	r2,r2,52
   148c8:	10800017 	ldw	r2,0(r2)
   148cc:	e0fffd17 	ldw	r3,-12(fp)
   148d0:	18807c16 	blt	r3,r2,14ac4 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   148d4:	e0fffa17 	ldw	r3,-24(fp)
   148d8:	e0bff517 	ldw	r2,-44(fp)
   148dc:	1004913a 	slli	r2,r2,4
   148e0:	1885883a 	add	r2,r3,r2
   148e4:	10800d04 	addi	r2,r2,52
   148e8:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   148ec:	e13ffa17 	ldw	r4,-24(fp)
   148f0:	e0bff517 	ldw	r2,-44(fp)
   148f4:	1004913a 	slli	r2,r2,4
   148f8:	2085883a 	add	r2,r4,r2
   148fc:	10800e04 	addi	r2,r2,56
   14900:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   14904:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14908:	e0fffd17 	ldw	r3,-12(fp)
   1490c:	18806d0e 	bge	r3,r2,14ac4 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   14910:	e0fffa17 	ldw	r3,-24(fp)
   14914:	e0bff517 	ldw	r2,-44(fp)
   14918:	1004913a 	slli	r2,r2,4
   1491c:	1885883a 	add	r2,r3,r2
   14920:	10800d04 	addi	r2,r2,52
   14924:	10800017 	ldw	r2,0(r2)
   14928:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   1492c:	e03ff615 	stw	zero,-40(fp)
   14930:	00005c06 	br	14aa4 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   14934:	e0fffd17 	ldw	r3,-12(fp)
   14938:	e0bff717 	ldw	r2,-36(fp)
   1493c:	18804d16 	blt	r3,r2,14a74 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   14940:	e0fffa17 	ldw	r3,-24(fp)
   14944:	e0bff517 	ldw	r2,-44(fp)
   14948:	10800104 	addi	r2,r2,4
   1494c:	1004913a 	slli	r2,r2,4
   14950:	1885883a 	add	r2,r3,r2
   14954:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   14958:	e0bff717 	ldw	r2,-36(fp)
   1495c:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   14960:	e0fffd17 	ldw	r3,-12(fp)
   14964:	1880430e 	bge	r3,r2,14a74 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   14968:	e0fffa17 	ldw	r3,-24(fp)
   1496c:	e0bff517 	ldw	r2,-44(fp)
   14970:	10800104 	addi	r2,r2,4
   14974:	1004913a 	slli	r2,r2,4
   14978:	1885883a 	add	r2,r3,r2
   1497c:	10c00017 	ldw	r3,0(r2)
   14980:	e0bff717 	ldw	r2,-36(fp)
   14984:	1887883a 	add	r3,r3,r2
   14988:	e0bffd17 	ldw	r2,-12(fp)
   1498c:	1885c83a 	sub	r2,r3,r2
   14990:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   14994:	e0fffb17 	ldw	r3,-20(fp)
   14998:	e0bfff17 	ldw	r2,-4(fp)
   1499c:	1880010e 	bge	r3,r2,149a4 <alt_flash_cfi_write+0x134>
   149a0:	1805883a 	mov	r2,r3
   149a4:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   149a8:	e0bffa17 	ldw	r2,-24(fp)
   149ac:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   149b0:	e0bffd17 	ldw	r2,-12(fp)
   149b4:	1885883a 	add	r2,r3,r2
   149b8:	e0fffb17 	ldw	r3,-20(fp)
   149bc:	180d883a 	mov	r6,r3
   149c0:	100b883a 	mov	r5,r2
   149c4:	e13ffe17 	ldw	r4,-8(fp)
   149c8:	00086ac0 	call	86ac <memcmp>
   149cc:	10001326 	beq	r2,zero,14a1c <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   149d0:	e0bffa17 	ldw	r2,-24(fp)
   149d4:	10800817 	ldw	r2,32(r2)
   149d8:	e0fffa17 	ldw	r3,-24(fp)
   149dc:	e17ff717 	ldw	r5,-36(fp)
   149e0:	1809883a 	mov	r4,r3
   149e4:	103ee83a 	callr	r2
   149e8:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   149ec:	e0bff417 	ldw	r2,-48(fp)
   149f0:	10000a1e 	bne	r2,zero,14a1c <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   149f4:	e0bffa17 	ldw	r2,-24(fp)
   149f8:	10800917 	ldw	r2,36(r2)
   149fc:	e13ffa17 	ldw	r4,-24(fp)
   14a00:	e0fffb17 	ldw	r3,-20(fp)
   14a04:	d8c00015 	stw	r3,0(sp)
   14a08:	e1fffe17 	ldw	r7,-8(fp)
   14a0c:	e1bffd17 	ldw	r6,-12(fp)
   14a10:	e17ff717 	ldw	r5,-36(fp)
   14a14:	103ee83a 	callr	r2
   14a18:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   14a1c:	e0ffff17 	ldw	r3,-4(fp)
   14a20:	e0bffb17 	ldw	r2,-20(fp)
   14a24:	18802e26 	beq	r3,r2,14ae0 <alt_flash_cfi_write+0x270>
   14a28:	e0bff417 	ldw	r2,-48(fp)
   14a2c:	10002c1e 	bne	r2,zero,14ae0 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   14a30:	e0ffff17 	ldw	r3,-4(fp)
   14a34:	e0bffb17 	ldw	r2,-20(fp)
   14a38:	1885c83a 	sub	r2,r3,r2
   14a3c:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   14a40:	e0fffa17 	ldw	r3,-24(fp)
   14a44:	e0bff517 	ldw	r2,-44(fp)
   14a48:	10800104 	addi	r2,r2,4
   14a4c:	1004913a 	slli	r2,r2,4
   14a50:	1885883a 	add	r2,r3,r2
   14a54:	10c00017 	ldw	r3,0(r2)
   14a58:	e0bff717 	ldw	r2,-36(fp)
   14a5c:	1885883a 	add	r2,r3,r2
   14a60:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   14a64:	e0bffb17 	ldw	r2,-20(fp)
   14a68:	e0fffe17 	ldw	r3,-8(fp)
   14a6c:	1885883a 	add	r2,r3,r2
   14a70:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   14a74:	e0fffa17 	ldw	r3,-24(fp)
   14a78:	e0bff517 	ldw	r2,-44(fp)
   14a7c:	10800104 	addi	r2,r2,4
   14a80:	1004913a 	slli	r2,r2,4
   14a84:	1885883a 	add	r2,r3,r2
   14a88:	10800017 	ldw	r2,0(r2)
   14a8c:	e0fff717 	ldw	r3,-36(fp)
   14a90:	1885883a 	add	r2,r3,r2
   14a94:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14a98:	e0bff617 	ldw	r2,-40(fp)
   14a9c:	10800044 	addi	r2,r2,1
   14aa0:	e0bff615 	stw	r2,-40(fp)
   14aa4:	e0fffa17 	ldw	r3,-24(fp)
   14aa8:	e0bff517 	ldw	r2,-44(fp)
   14aac:	1004913a 	slli	r2,r2,4
   14ab0:	1885883a 	add	r2,r3,r2
   14ab4:	10800f04 	addi	r2,r2,60
   14ab8:	10800017 	ldw	r2,0(r2)
   14abc:	e0fff617 	ldw	r3,-40(fp)
   14ac0:	18bf9c16 	blt	r3,r2,14934 <__alt_data_end+0xf0014934>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14ac4:	e0bff517 	ldw	r2,-44(fp)
   14ac8:	10800044 	addi	r2,r2,1
   14acc:	e0bff515 	stw	r2,-44(fp)
   14ad0:	e0bffa17 	ldw	r2,-24(fp)
   14ad4:	10800c17 	ldw	r2,48(r2)
   14ad8:	e0fff517 	ldw	r3,-44(fp)
   14adc:	18bf7516 	blt	r3,r2,148b4 <__alt_data_end+0xf00148b4>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   14ae0:	e0bffa17 	ldw	r2,-24(fp)
   14ae4:	10c00a17 	ldw	r3,40(r2)
   14ae8:	e0bff917 	ldw	r2,-28(fp)
   14aec:	1885883a 	add	r2,r3,r2
   14af0:	e0fff817 	ldw	r3,-32(fp)
   14af4:	180b883a 	mov	r5,r3
   14af8:	1009883a 	mov	r4,r2
   14afc:	00192440 	call	19244 <alt_dcache_flush>
  return ret_code;
   14b00:	e0bff417 	ldw	r2,-48(fp)
}
   14b04:	e037883a 	mov	sp,fp
   14b08:	dfc00117 	ldw	ra,4(sp)
   14b0c:	df000017 	ldw	fp,0(sp)
   14b10:	dec00204 	addi	sp,sp,8
   14b14:	f800283a 	ret

00014b18 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   14b18:	defffa04 	addi	sp,sp,-24
   14b1c:	df000515 	stw	fp,20(sp)
   14b20:	df000504 	addi	fp,sp,20
   14b24:	e13ffd15 	stw	r4,-12(fp)
   14b28:	e17ffe15 	stw	r5,-8(fp)
   14b2c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   14b30:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   14b34:	e0bffd17 	ldw	r2,-12(fp)
   14b38:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   14b3c:	e0bffc17 	ldw	r2,-16(fp)
   14b40:	10c00c17 	ldw	r3,48(r2)
   14b44:	e0bfff17 	ldw	r2,-4(fp)
   14b48:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   14b4c:	e0bffc17 	ldw	r2,-16(fp)
   14b50:	10800c17 	ldw	r2,48(r2)
   14b54:	1000031e 	bne	r2,zero,14b64 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   14b58:	00bffec4 	movi	r2,-5
   14b5c:	e0bffb15 	stw	r2,-20(fp)
   14b60:	00000b06 	br	14b90 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14b64:	e0bffc17 	ldw	r2,-16(fp)
   14b68:	10800c17 	ldw	r2,48(r2)
   14b6c:	10800250 	cmplti	r2,r2,9
   14b70:	1000031e 	bne	r2,zero,14b80 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   14b74:	00bffd04 	movi	r2,-12
   14b78:	e0bffb15 	stw	r2,-20(fp)
   14b7c:	00000406 	br	14b90 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   14b80:	e0bffc17 	ldw	r2,-16(fp)
   14b84:	10c00d04 	addi	r3,r2,52
   14b88:	e0bffe17 	ldw	r2,-8(fp)
   14b8c:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   14b90:	e0bffb17 	ldw	r2,-20(fp)
}
   14b94:	e037883a 	mov	sp,fp
   14b98:	df000017 	ldw	fp,0(sp)
   14b9c:	dec00104 	addi	sp,sp,4
   14ba0:	f800283a 	ret

00014ba4 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   14ba4:	defff904 	addi	sp,sp,-28
   14ba8:	dfc00615 	stw	ra,24(sp)
   14bac:	df000515 	stw	fp,20(sp)
   14bb0:	df000504 	addi	fp,sp,20
   14bb4:	e13ffc15 	stw	r4,-16(fp)
   14bb8:	e17ffd15 	stw	r5,-12(fp)
   14bbc:	e1bffe15 	stw	r6,-8(fp)
   14bc0:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14bc4:	e0bffc17 	ldw	r2,-16(fp)
   14bc8:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   14bcc:	e0bffb17 	ldw	r2,-20(fp)
   14bd0:	10c00a17 	ldw	r3,40(r2)
   14bd4:	e0bffd17 	ldw	r2,-12(fp)
   14bd8:	1885883a 	add	r2,r3,r2
   14bdc:	e0ffff17 	ldw	r3,-4(fp)
   14be0:	180d883a 	mov	r6,r3
   14be4:	100b883a 	mov	r5,r2
   14be8:	e13ffe17 	ldw	r4,-8(fp)
   14bec:	00087280 	call	8728 <memcpy>
  return 0;
   14bf0:	0005883a 	mov	r2,zero
}
   14bf4:	e037883a 	mov	sp,fp
   14bf8:	dfc00117 	ldw	ra,4(sp)
   14bfc:	df000017 	ldw	fp,0(sp)
   14c00:	dec00204 	addi	sp,sp,8
   14c04:	f800283a 	ret

00014c08 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   14c08:	defffa04 	addi	sp,sp,-24
   14c0c:	df000515 	stw	fp,20(sp)
   14c10:	df000504 	addi	fp,sp,20
   14c14:	e13ffd15 	stw	r4,-12(fp)
   14c18:	e17ffe15 	stw	r5,-8(fp)
   14c1c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   14c20:	e0bffd17 	ldw	r2,-12(fp)
   14c24:	10802f17 	ldw	r2,188(r2)
   14c28:	10800058 	cmpnei	r2,r2,1
   14c2c:	1000091e 	bne	r2,zero,14c54 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   14c30:	e0bffd17 	ldw	r2,-12(fp)
   14c34:	10c00a17 	ldw	r3,40(r2)
   14c38:	e0bffe17 	ldw	r2,-8(fp)
   14c3c:	1885883a 	add	r2,r3,r2
   14c40:	e0ffff17 	ldw	r3,-4(fp)
   14c44:	18c00003 	ldbu	r3,0(r3)
   14c48:	18c03fcc 	andi	r3,r3,255
   14c4c:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14c50:	00003f06 	br	14d50 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   14c54:	e0bffd17 	ldw	r2,-12(fp)
   14c58:	10802f17 	ldw	r2,188(r2)
   14c5c:	10800098 	cmpnei	r2,r2,2
   14c60:	1000141e 	bne	r2,zero,14cb4 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   14c64:	e0bfff17 	ldw	r2,-4(fp)
   14c68:	10800003 	ldbu	r2,0(r2)
   14c6c:	10803fcc 	andi	r2,r2,255
   14c70:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   14c74:	e0bfff17 	ldw	r2,-4(fp)
   14c78:	10800044 	addi	r2,r2,1
   14c7c:	10800003 	ldbu	r2,0(r2)
   14c80:	10803fcc 	andi	r2,r2,255
   14c84:	1004923a 	slli	r2,r2,8
   14c88:	1007883a 	mov	r3,r2
   14c8c:	e0bffb0b 	ldhu	r2,-20(fp)
   14c90:	1884b03a 	or	r2,r3,r2
   14c94:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   14c98:	e0bffd17 	ldw	r2,-12(fp)
   14c9c:	10c00a17 	ldw	r3,40(r2)
   14ca0:	e0bffe17 	ldw	r2,-8(fp)
   14ca4:	1885883a 	add	r2,r3,r2
   14ca8:	e0fffb0b 	ldhu	r3,-20(fp)
   14cac:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14cb0:	00002706 	br	14d50 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   14cb4:	e0bffd17 	ldw	r2,-12(fp)
   14cb8:	10802f17 	ldw	r2,188(r2)
   14cbc:	10800118 	cmpnei	r2,r2,4
   14cc0:	1000231e 	bne	r2,zero,14d50 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   14cc4:	e0bfff17 	ldw	r2,-4(fp)
   14cc8:	10800003 	ldbu	r2,0(r2)
   14ccc:	10803fcc 	andi	r2,r2,255
   14cd0:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   14cd4:	e0bfff17 	ldw	r2,-4(fp)
   14cd8:	10800044 	addi	r2,r2,1
   14cdc:	10800003 	ldbu	r2,0(r2)
   14ce0:	10803fcc 	andi	r2,r2,255
   14ce4:	1004923a 	slli	r2,r2,8
   14ce8:	e0fffc17 	ldw	r3,-16(fp)
   14cec:	1884b03a 	or	r2,r3,r2
   14cf0:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   14cf4:	e0bfff17 	ldw	r2,-4(fp)
   14cf8:	10800084 	addi	r2,r2,2
   14cfc:	10800003 	ldbu	r2,0(r2)
   14d00:	10803fcc 	andi	r2,r2,255
   14d04:	1004943a 	slli	r2,r2,16
   14d08:	e0fffc17 	ldw	r3,-16(fp)
   14d0c:	1884b03a 	or	r2,r3,r2
   14d10:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   14d14:	e0bfff17 	ldw	r2,-4(fp)
   14d18:	108000c4 	addi	r2,r2,3
   14d1c:	10800003 	ldbu	r2,0(r2)
   14d20:	10803fcc 	andi	r2,r2,255
   14d24:	1004963a 	slli	r2,r2,24
   14d28:	e0fffc17 	ldw	r3,-16(fp)
   14d2c:	1884b03a 	or	r2,r3,r2
   14d30:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   14d34:	e0bffd17 	ldw	r2,-12(fp)
   14d38:	10c00a17 	ldw	r3,40(r2)
   14d3c:	e0bffe17 	ldw	r2,-8(fp)
   14d40:	1885883a 	add	r2,r3,r2
   14d44:	e0fffc17 	ldw	r3,-16(fp)
   14d48:	10c00035 	stwio	r3,0(r2)
  }

  return;
   14d4c:	0001883a 	nop
   14d50:	0001883a 	nop
}
   14d54:	e037883a 	mov	sp,fp
   14d58:	df000017 	ldw	fp,0(sp)
   14d5c:	dec00104 	addi	sp,sp,4
   14d60:	f800283a 	ret

00014d64 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   14d64:	defff304 	addi	sp,sp,-52
   14d68:	dfc00c15 	stw	ra,48(sp)
   14d6c:	df000b15 	stw	fp,44(sp)
   14d70:	df000b04 	addi	fp,sp,44
   14d74:	e13ffc15 	stw	r4,-16(fp)
   14d78:	e17ffd15 	stw	r5,-12(fp)
   14d7c:	e1bffe15 	stw	r6,-8(fp)
   14d80:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   14d84:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14d88:	e0bffc17 	ldw	r2,-16(fp)
   14d8c:	10c00a17 	ldw	r3,40(r2)
   14d90:	e0bffd17 	ldw	r2,-12(fp)
   14d94:	1885883a 	add	r2,r3,r2
   14d98:	1007883a 	mov	r3,r2
                      flash->mode_width);
   14d9c:	e0bffc17 	ldw	r2,-16(fp)
   14da0:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14da4:	1889283a 	div	r4,r3,r2
   14da8:	2085383a 	mul	r2,r4,r2
   14dac:	1885c83a 	sub	r2,r3,r2
   14db0:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   14db4:	e0bff817 	ldw	r2,-32(fp)
   14db8:	10003b26 	beq	r2,zero,14ea8 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   14dbc:	e0bffc17 	ldw	r2,-16(fp)
   14dc0:	10c02f17 	ldw	r3,188(r2)
   14dc4:	e0bff817 	ldw	r2,-32(fp)
   14dc8:	1885c83a 	sub	r2,r3,r2
   14dcc:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   14dd0:	e03ff615 	stw	zero,-40(fp)
   14dd4:	00001206 	br	14e20 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   14dd8:	e0bffc17 	ldw	r2,-16(fp)
   14ddc:	10800a17 	ldw	r2,40(r2)
   14de0:	e13ffd17 	ldw	r4,-12(fp)
   14de4:	e0fff817 	ldw	r3,-32(fp)
   14de8:	20c9c83a 	sub	r4,r4,r3
   14dec:	e0fff617 	ldw	r3,-40(fp)
   14df0:	20c7883a 	add	r3,r4,r3
   14df4:	10c5883a 	add	r2,r2,r3
   14df8:	10800023 	ldbuio	r2,0(r2)
   14dfc:	10803fcc 	andi	r2,r2,255
   14e00:	1009883a 	mov	r4,r2
   14e04:	e0fffb04 	addi	r3,fp,-20
   14e08:	e0bff617 	ldw	r2,-40(fp)
   14e0c:	1885883a 	add	r2,r3,r2
   14e10:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   14e14:	e0bff617 	ldw	r2,-40(fp)
   14e18:	10800044 	addi	r2,r2,1
   14e1c:	e0bff615 	stw	r2,-40(fp)
   14e20:	e0fff617 	ldw	r3,-40(fp)
   14e24:	e0bff817 	ldw	r2,-32(fp)
   14e28:	18bfeb16 	blt	r3,r2,14dd8 <__alt_data_end+0xf0014dd8>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   14e2c:	e03ff615 	stw	zero,-40(fp)
   14e30:	00000d06 	br	14e68 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   14e34:	e0fff817 	ldw	r3,-32(fp)
   14e38:	e0bff617 	ldw	r2,-40(fp)
   14e3c:	1885883a 	add	r2,r3,r2
   14e40:	e0fff617 	ldw	r3,-40(fp)
   14e44:	e13ffe17 	ldw	r4,-8(fp)
   14e48:	20c7883a 	add	r3,r4,r3
   14e4c:	18c00003 	ldbu	r3,0(r3)
   14e50:	e13ffb04 	addi	r4,fp,-20
   14e54:	2085883a 	add	r2,r4,r2
   14e58:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   14e5c:	e0bff617 	ldw	r2,-40(fp)
   14e60:	10800044 	addi	r2,r2,1
   14e64:	e0bff615 	stw	r2,-40(fp)
   14e68:	e0fff617 	ldw	r3,-40(fp)
   14e6c:	e0bff917 	ldw	r2,-28(fp)
   14e70:	18bff016 	blt	r3,r2,14e34 <__alt_data_end+0xf0014e34>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   14e74:	e0fffd17 	ldw	r3,-12(fp)
   14e78:	e0bff817 	ldw	r2,-32(fp)
   14e7c:	1887c83a 	sub	r3,r3,r2
   14e80:	e13ffb04 	addi	r4,fp,-20
   14e84:	e0800217 	ldw	r2,8(fp)
   14e88:	200d883a 	mov	r6,r4
   14e8c:	180b883a 	mov	r5,r3
   14e90:	e13ffc17 	ldw	r4,-16(fp)
   14e94:	103ee83a 	callr	r2
   14e98:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   14e9c:	e0bff917 	ldw	r2,-28(fp)
   14ea0:	e0bff615 	stw	r2,-40(fp)
   14ea4:	00000106 	br	14eac <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   14ea8:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   14eac:	e0fffd17 	ldw	r3,-12(fp)
   14eb0:	e0bfff17 	ldw	r2,-4(fp)
   14eb4:	1885883a 	add	r2,r3,r2
   14eb8:	e0fffc17 	ldw	r3,-16(fp)
   14ebc:	18c02f17 	ldw	r3,188(r3)
   14ec0:	10c9283a 	div	r4,r2,r3
   14ec4:	20c7383a 	mul	r3,r4,r3
   14ec8:	10c5c83a 	sub	r2,r2,r3
   14ecc:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   14ed0:	00001106 	br	14f18 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   14ed4:	e0fffd17 	ldw	r3,-12(fp)
   14ed8:	e0bff617 	ldw	r2,-40(fp)
   14edc:	1889883a 	add	r4,r3,r2
   14ee0:	e0bff617 	ldw	r2,-40(fp)
   14ee4:	e0fffe17 	ldw	r3,-8(fp)
   14ee8:	1887883a 	add	r3,r3,r2
   14eec:	e0800217 	ldw	r2,8(fp)
   14ef0:	180d883a 	mov	r6,r3
   14ef4:	200b883a 	mov	r5,r4
   14ef8:	e13ffc17 	ldw	r4,-16(fp)
   14efc:	103ee83a 	callr	r2
   14f00:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   14f04:	e0bffc17 	ldw	r2,-16(fp)
   14f08:	10802f17 	ldw	r2,188(r2)
   14f0c:	e0fff617 	ldw	r3,-40(fp)
   14f10:	1885883a 	add	r2,r3,r2
   14f14:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   14f18:	e0bff517 	ldw	r2,-44(fp)
   14f1c:	1000051e 	bne	r2,zero,14f34 <alt_flash_program_block+0x1d0>
   14f20:	e0ffff17 	ldw	r3,-4(fp)
   14f24:	e0bffa17 	ldw	r2,-24(fp)
   14f28:	1885c83a 	sub	r2,r3,r2
   14f2c:	e0fff617 	ldw	r3,-40(fp)
   14f30:	18bfe816 	blt	r3,r2,14ed4 <__alt_data_end+0xf0014ed4>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   14f34:	e0bffa17 	ldw	r2,-24(fp)
   14f38:	10003c26 	beq	r2,zero,1502c <alt_flash_program_block+0x2c8>
   14f3c:	e0bff517 	ldw	r2,-44(fp)
   14f40:	10003a1e 	bne	r2,zero,1502c <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   14f44:	e0bffc17 	ldw	r2,-16(fp)
   14f48:	10c02f17 	ldw	r3,188(r2)
   14f4c:	e0bffa17 	ldw	r2,-24(fp)
   14f50:	1885c83a 	sub	r2,r3,r2
   14f54:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   14f58:	e03ff715 	stw	zero,-36(fp)
   14f5c:	00000d06 	br	14f94 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   14f60:	e0fff617 	ldw	r3,-40(fp)
   14f64:	e0bff717 	ldw	r2,-36(fp)
   14f68:	1885883a 	add	r2,r3,r2
   14f6c:	e0fffe17 	ldw	r3,-8(fp)
   14f70:	1885883a 	add	r2,r3,r2
   14f74:	10c00003 	ldbu	r3,0(r2)
   14f78:	e13ffb04 	addi	r4,fp,-20
   14f7c:	e0bff717 	ldw	r2,-36(fp)
   14f80:	2085883a 	add	r2,r4,r2
   14f84:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   14f88:	e0bff717 	ldw	r2,-36(fp)
   14f8c:	10800044 	addi	r2,r2,1
   14f90:	e0bff715 	stw	r2,-36(fp)
   14f94:	e0fff717 	ldw	r3,-36(fp)
   14f98:	e0bffa17 	ldw	r2,-24(fp)
   14f9c:	18bff016 	blt	r3,r2,14f60 <__alt_data_end+0xf0014f60>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   14fa0:	e03ff715 	stw	zero,-36(fp)
   14fa4:	00001406 	br	14ff8 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   14fa8:	e0fffa17 	ldw	r3,-24(fp)
   14fac:	e0bff717 	ldw	r2,-36(fp)
   14fb0:	1885883a 	add	r2,r3,r2
   14fb4:	e0fffc17 	ldw	r3,-16(fp)
   14fb8:	18c00a17 	ldw	r3,40(r3)
   14fbc:	e17ffd17 	ldw	r5,-12(fp)
   14fc0:	e13fff17 	ldw	r4,-4(fp)
   14fc4:	290b883a 	add	r5,r5,r4
   14fc8:	e13ff717 	ldw	r4,-36(fp)
   14fcc:	2909883a 	add	r4,r5,r4
   14fd0:	1907883a 	add	r3,r3,r4
   14fd4:	18c00023 	ldbuio	r3,0(r3)
   14fd8:	18c03fcc 	andi	r3,r3,255
   14fdc:	1809883a 	mov	r4,r3
   14fe0:	e0fffb04 	addi	r3,fp,-20
   14fe4:	1885883a 	add	r2,r3,r2
   14fe8:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   14fec:	e0bff717 	ldw	r2,-36(fp)
   14ff0:	10800044 	addi	r2,r2,1
   14ff4:	e0bff715 	stw	r2,-36(fp)
   14ff8:	e0fff717 	ldw	r3,-36(fp)
   14ffc:	e0bff817 	ldw	r2,-32(fp)
   15000:	18bfe916 	blt	r3,r2,14fa8 <__alt_data_end+0xf0014fa8>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   15004:	e0fffd17 	ldw	r3,-12(fp)
   15008:	e0bff617 	ldw	r2,-40(fp)
   1500c:	1887883a 	add	r3,r3,r2
   15010:	e13ffb04 	addi	r4,fp,-20
   15014:	e0800217 	ldw	r2,8(fp)
   15018:	200d883a 	mov	r6,r4
   1501c:	180b883a 	mov	r5,r3
   15020:	e13ffc17 	ldw	r4,-16(fp)
   15024:	103ee83a 	callr	r2
   15028:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   1502c:	e0bff517 	ldw	r2,-44(fp)
}
   15030:	e037883a 	mov	sp,fp
   15034:	dfc00117 	ldw	ra,4(sp)
   15038:	df000017 	ldw	fp,0(sp)
   1503c:	dec00204 	addi	sp,sp,8
   15040:	f800283a 	ret

00015044 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   15044:	defffd04 	addi	sp,sp,-12
   15048:	df000215 	stw	fp,8(sp)
   1504c:	df000204 	addi	fp,sp,8
   15050:	e13ffe15 	stw	r4,-8(fp)
   15054:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   15058:	e0bffe17 	ldw	r2,-8(fp)
   1505c:	10c00a17 	ldw	r3,40(r2)
   15060:	e0bfff17 	ldw	r2,-4(fp)
   15064:	1885883a 	add	r2,r3,r2
   15068:	10800023 	ldbuio	r2,0(r2)
   1506c:	10803fcc 	andi	r2,r2,255
}
   15070:	e037883a 	mov	sp,fp
   15074:	df000017 	ldw	fp,0(sp)
   15078:	dec00104 	addi	sp,sp,4
   1507c:	f800283a 	ret

00015080 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   15080:	defffd04 	addi	sp,sp,-12
   15084:	df000215 	stw	fp,8(sp)
   15088:	df000204 	addi	fp,sp,8
   1508c:	e13ffe15 	stw	r4,-8(fp)
   15090:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   15094:	e0bffe17 	ldw	r2,-8(fp)
   15098:	10c00a17 	ldw	r3,40(r2)
   1509c:	e0bfff17 	ldw	r2,-4(fp)
   150a0:	1085883a 	add	r2,r2,r2
   150a4:	1885883a 	add	r2,r3,r2
   150a8:	1080002b 	ldhuio	r2,0(r2)
   150ac:	10bfffcc 	andi	r2,r2,65535
}
   150b0:	e037883a 	mov	sp,fp
   150b4:	df000017 	ldw	fp,0(sp)
   150b8:	dec00104 	addi	sp,sp,4
   150bc:	f800283a 	ret

000150c0 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   150c0:	defffd04 	addi	sp,sp,-12
   150c4:	df000215 	stw	fp,8(sp)
   150c8:	df000204 	addi	fp,sp,8
   150cc:	e13ffe15 	stw	r4,-8(fp)
   150d0:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   150d4:	e0bffe17 	ldw	r2,-8(fp)
   150d8:	10c00a17 	ldw	r3,40(r2)
   150dc:	e0bfff17 	ldw	r2,-4(fp)
   150e0:	1085883a 	add	r2,r2,r2
   150e4:	1085883a 	add	r2,r2,r2
   150e8:	1885883a 	add	r2,r3,r2
   150ec:	10800037 	ldwio	r2,0(r2)
}
   150f0:	e037883a 	mov	sp,fp
   150f4:	df000017 	ldw	fp,0(sp)
   150f8:	dec00104 	addi	sp,sp,4
   150fc:	f800283a 	ret

00015100 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15100:	defffc04 	addi	sp,sp,-16
   15104:	df000315 	stw	fp,12(sp)
   15108:	df000304 	addi	fp,sp,12
   1510c:	e13ffd15 	stw	r4,-12(fp)
   15110:	e17ffe15 	stw	r5,-8(fp)
   15114:	3005883a 	mov	r2,r6
   15118:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   1511c:	e0bffe17 	ldw	r2,-8(fp)
   15120:	e0fffd17 	ldw	r3,-12(fp)
   15124:	1885883a 	add	r2,r3,r2
   15128:	e0ffff03 	ldbu	r3,-4(fp)
   1512c:	10c00025 	stbio	r3,0(r2)
  return;
   15130:	0001883a 	nop
}
   15134:	e037883a 	mov	sp,fp
   15138:	df000017 	ldw	fp,0(sp)
   1513c:	dec00104 	addi	sp,sp,4
   15140:	f800283a 	ret

00015144 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15144:	defffc04 	addi	sp,sp,-16
   15148:	df000315 	stw	fp,12(sp)
   1514c:	df000304 	addi	fp,sp,12
   15150:	e13ffd15 	stw	r4,-12(fp)
   15154:	e17ffe15 	stw	r5,-8(fp)
   15158:	3005883a 	mov	r2,r6
   1515c:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   15160:	e0bffe17 	ldw	r2,-8(fp)
   15164:	1080004c 	andi	r2,r2,1
   15168:	10000826 	beq	r2,zero,1518c <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   1516c:	e0bffe17 	ldw	r2,-8(fp)
   15170:	1085883a 	add	r2,r2,r2
   15174:	1007883a 	mov	r3,r2
   15178:	e0bffd17 	ldw	r2,-12(fp)
   1517c:	10c5883a 	add	r2,r2,r3
   15180:	e0ffff03 	ldbu	r3,-4(fp)
   15184:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   15188:	00000806 	br	151ac <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   1518c:	e0bffe17 	ldw	r2,-8(fp)
   15190:	1085883a 	add	r2,r2,r2
   15194:	10800044 	addi	r2,r2,1
   15198:	e0fffd17 	ldw	r3,-12(fp)
   1519c:	1885883a 	add	r2,r3,r2
   151a0:	e0ffff03 	ldbu	r3,-4(fp)
   151a4:	10c00025 	stbio	r3,0(r2)
  }
  return;
   151a8:	0001883a 	nop
}
   151ac:	e037883a 	mov	sp,fp
   151b0:	df000017 	ldw	fp,0(sp)
   151b4:	dec00104 	addi	sp,sp,4
   151b8:	f800283a 	ret

000151bc <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   151bc:	defffc04 	addi	sp,sp,-16
   151c0:	df000315 	stw	fp,12(sp)
   151c4:	df000304 	addi	fp,sp,12
   151c8:	e13ffd15 	stw	r4,-12(fp)
   151cc:	e17ffe15 	stw	r5,-8(fp)
   151d0:	3005883a 	mov	r2,r6
   151d4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   151d8:	e0bffe17 	ldw	r2,-8(fp)
   151dc:	1085883a 	add	r2,r2,r2
   151e0:	1085883a 	add	r2,r2,r2
   151e4:	1007883a 	mov	r3,r2
   151e8:	e0bffd17 	ldw	r2,-12(fp)
   151ec:	10c5883a 	add	r2,r2,r3
   151f0:	e0ffff03 	ldbu	r3,-4(fp)
   151f4:	10c00025 	stbio	r3,0(r2)
  return;
   151f8:	0001883a 	nop
}
   151fc:	e037883a 	mov	sp,fp
   15200:	df000017 	ldw	fp,0(sp)
   15204:	dec00104 	addi	sp,sp,4
   15208:	f800283a 	ret

0001520c <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1520c:	defffc04 	addi	sp,sp,-16
   15210:	df000315 	stw	fp,12(sp)
   15214:	df000304 	addi	fp,sp,12
   15218:	e13ffd15 	stw	r4,-12(fp)
   1521c:	e17ffe15 	stw	r5,-8(fp)
   15220:	3005883a 	mov	r2,r6
   15224:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   15228:	e0bffe17 	ldw	r2,-8(fp)
   1522c:	1085883a 	add	r2,r2,r2
   15230:	1007883a 	mov	r3,r2
   15234:	e0bffd17 	ldw	r2,-12(fp)
   15238:	10c5883a 	add	r2,r2,r3
   1523c:	e0ffff03 	ldbu	r3,-4(fp)
   15240:	10c0002d 	sthio	r3,0(r2)
  return;
   15244:	0001883a 	nop
}
   15248:	e037883a 	mov	sp,fp
   1524c:	df000017 	ldw	fp,0(sp)
   15250:	dec00104 	addi	sp,sp,4
   15254:	f800283a 	ret

00015258 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15258:	defffc04 	addi	sp,sp,-16
   1525c:	df000315 	stw	fp,12(sp)
   15260:	df000304 	addi	fp,sp,12
   15264:	e13ffd15 	stw	r4,-12(fp)
   15268:	e17ffe15 	stw	r5,-8(fp)
   1526c:	3005883a 	mov	r2,r6
   15270:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   15274:	e0bffe17 	ldw	r2,-8(fp)
   15278:	1085883a 	add	r2,r2,r2
   1527c:	1085883a 	add	r2,r2,r2
   15280:	1007883a 	mov	r3,r2
   15284:	e0bffd17 	ldw	r2,-12(fp)
   15288:	10c5883a 	add	r2,r2,r3
   1528c:	e0ffff03 	ldbu	r3,-4(fp)
   15290:	10c0002d 	sthio	r3,0(r2)
  return;
   15294:	0001883a 	nop
}
   15298:	e037883a 	mov	sp,fp
   1529c:	df000017 	ldw	fp,0(sp)
   152a0:	dec00104 	addi	sp,sp,4
   152a4:	f800283a 	ret

000152a8 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   152a8:	defffc04 	addi	sp,sp,-16
   152ac:	df000315 	stw	fp,12(sp)
   152b0:	df000304 	addi	fp,sp,12
   152b4:	e13ffd15 	stw	r4,-12(fp)
   152b8:	e17ffe15 	stw	r5,-8(fp)
   152bc:	3005883a 	mov	r2,r6
   152c0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   152c4:	e0bffe17 	ldw	r2,-8(fp)
   152c8:	1085883a 	add	r2,r2,r2
   152cc:	1085883a 	add	r2,r2,r2
   152d0:	1007883a 	mov	r3,r2
   152d4:	e0bffd17 	ldw	r2,-12(fp)
   152d8:	10c5883a 	add	r2,r2,r3
   152dc:	e0ffff03 	ldbu	r3,-4(fp)
   152e0:	10c00035 	stwio	r3,0(r2)
  return;
   152e4:	0001883a 	nop
}
   152e8:	e037883a 	mov	sp,fp
   152ec:	df000017 	ldw	fp,0(sp)
   152f0:	dec00104 	addi	sp,sp,4
   152f4:	f800283a 	ret

000152f8 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   152f8:	defffd04 	addi	sp,sp,-12
   152fc:	df000215 	stw	fp,8(sp)
   15300:	df000204 	addi	fp,sp,8
   15304:	e13ffe15 	stw	r4,-8(fp)
   15308:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   1530c:	e0bfff17 	ldw	r2,-4(fp)
   15310:	10c03fcc 	andi	r3,r2,255
   15314:	e0bffe17 	ldw	r2,-8(fp)
   15318:	10c00025 	stbio	r3,0(r2)
  return;
   1531c:	0001883a 	nop
}
   15320:	e037883a 	mov	sp,fp
   15324:	df000017 	ldw	fp,0(sp)
   15328:	dec00104 	addi	sp,sp,4
   1532c:	f800283a 	ret

00015330 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   15330:	defffd04 	addi	sp,sp,-12
   15334:	df000215 	stw	fp,8(sp)
   15338:	df000204 	addi	fp,sp,8
   1533c:	e13ffe15 	stw	r4,-8(fp)
   15340:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   15344:	e0bfff17 	ldw	r2,-4(fp)
   15348:	10ffffcc 	andi	r3,r2,65535
   1534c:	e0bffe17 	ldw	r2,-8(fp)
   15350:	10c0002d 	sthio	r3,0(r2)
  return;
   15354:	0001883a 	nop
}
   15358:	e037883a 	mov	sp,fp
   1535c:	df000017 	ldw	fp,0(sp)
   15360:	dec00104 	addi	sp,sp,4
   15364:	f800283a 	ret

00015368 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   15368:	defffd04 	addi	sp,sp,-12
   1536c:	df000215 	stw	fp,8(sp)
   15370:	df000204 	addi	fp,sp,8
   15374:	e13ffe15 	stw	r4,-8(fp)
   15378:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   1537c:	e0ffff17 	ldw	r3,-4(fp)
   15380:	e0bffe17 	ldw	r2,-8(fp)
   15384:	10c00035 	stwio	r3,0(r2)
  return;
   15388:	0001883a 	nop
}
   1538c:	e037883a 	mov	sp,fp
   15390:	df000017 	ldw	fp,0(sp)
   15394:	dec00104 	addi	sp,sp,4
   15398:	f800283a 	ret

0001539c <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   1539c:	defffd04 	addi	sp,sp,-12
   153a0:	df000215 	stw	fp,8(sp)
   153a4:	df000204 	addi	fp,sp,8
   153a8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   153ac:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   153b0:	e0bfff17 	ldw	r2,-4(fp)
   153b4:	10802f17 	ldw	r2,188(r2)
   153b8:	10c000a0 	cmpeqi	r3,r2,2
   153bc:	1800231e 	bne	r3,zero,1544c <alt_set_flash_width_func+0xb0>
   153c0:	10c00120 	cmpeqi	r3,r2,4
   153c4:	1800371e 	bne	r3,zero,154a4 <alt_set_flash_width_func+0x108>
   153c8:	10800060 	cmpeqi	r2,r2,1
   153cc:	10003e26 	beq	r2,zero,154c8 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   153d0:	e0ffff17 	ldw	r3,-4(fp)
   153d4:	00800074 	movhi	r2,1
   153d8:	1094be04 	addi	r2,r2,21240
   153dc:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   153e0:	e0bfff17 	ldw	r2,-4(fp)
   153e4:	10803017 	ldw	r2,192(r2)
   153e8:	10800058 	cmpnei	r2,r2,1
   153ec:	1000051e 	bne	r2,zero,15404 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   153f0:	e0ffff17 	ldw	r3,-4(fp)
   153f4:	00800074 	movhi	r2,1
   153f8:	10944004 	addi	r2,r2,20736
   153fc:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   15400:	00003406 	br	154d4 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   15404:	e0bfff17 	ldw	r2,-4(fp)
   15408:	10803017 	ldw	r2,192(r2)
   1540c:	10800098 	cmpnei	r2,r2,2
   15410:	1000051e 	bne	r2,zero,15428 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   15414:	e0ffff17 	ldw	r3,-4(fp)
   15418:	00800074 	movhi	r2,1
   1541c:	10945104 	addi	r2,r2,20804
   15420:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   15424:	00002b06 	br	154d4 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   15428:	e0bfff17 	ldw	r2,-4(fp)
   1542c:	10803017 	ldw	r2,192(r2)
   15430:	10800118 	cmpnei	r2,r2,4
   15434:	1000271e 	bne	r2,zero,154d4 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   15438:	e0ffff17 	ldw	r3,-4(fp)
   1543c:	00800074 	movhi	r2,1
   15440:	10946f04 	addi	r2,r2,20924
   15444:	18803415 	stw	r2,208(r3)
      }
      break;
   15448:	00002206 	br	154d4 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   1544c:	e0ffff17 	ldw	r3,-4(fp)
   15450:	00800074 	movhi	r2,1
   15454:	1094cc04 	addi	r2,r2,21296
   15458:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   1545c:	e0bfff17 	ldw	r2,-4(fp)
   15460:	10803017 	ldw	r2,192(r2)
   15464:	10800098 	cmpnei	r2,r2,2
   15468:	1000051e 	bne	r2,zero,15480 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   1546c:	e0ffff17 	ldw	r3,-4(fp)
   15470:	00800074 	movhi	r2,1
   15474:	10948304 	addi	r2,r2,21004
   15478:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   1547c:	00001706 	br	154dc <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   15480:	e0bfff17 	ldw	r2,-4(fp)
   15484:	10803017 	ldw	r2,192(r2)
   15488:	10800118 	cmpnei	r2,r2,4
   1548c:	1000131e 	bne	r2,zero,154dc <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   15490:	e0ffff17 	ldw	r3,-4(fp)
   15494:	00800074 	movhi	r2,1
   15498:	10949604 	addi	r2,r2,21080
   1549c:	18803415 	stw	r2,208(r3)
      }

      break;
   154a0:	00000e06 	br	154dc <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   154a4:	e0ffff17 	ldw	r3,-4(fp)
   154a8:	00800074 	movhi	r2,1
   154ac:	1094da04 	addi	r2,r2,21352
   154b0:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   154b4:	e0ffff17 	ldw	r3,-4(fp)
   154b8:	00800074 	movhi	r2,1
   154bc:	1094aa04 	addi	r2,r2,21160
   154c0:	18803415 	stw	r2,208(r3)
      break;
   154c4:	00000606 	br	154e0 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   154c8:	00bffcc4 	movi	r2,-13
   154cc:	e0bffe15 	stw	r2,-8(fp)
   154d0:	00000306 	br	154e0 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   154d4:	0001883a 	nop
   154d8:	00000106 	br	154e0 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   154dc:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   154e0:	e0bffe17 	ldw	r2,-8(fp)
   154e4:	1000191e 	bne	r2,zero,1554c <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   154e8:	e0bfff17 	ldw	r2,-4(fp)
   154ec:	10803017 	ldw	r2,192(r2)
   154f0:	10c000a0 	cmpeqi	r3,r2,2
   154f4:	1800091e 	bne	r3,zero,1551c <alt_set_flash_width_func+0x180>
   154f8:	10c00120 	cmpeqi	r3,r2,4
   154fc:	18000c1e 	bne	r3,zero,15530 <alt_set_flash_width_func+0x194>
   15500:	10800060 	cmpeqi	r2,r2,1
   15504:	10000f26 	beq	r2,zero,15544 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   15508:	e0ffff17 	ldw	r3,-4(fp)
   1550c:	00800074 	movhi	r2,1
   15510:	10941104 	addi	r2,r2,20548
   15514:	18803515 	stw	r2,212(r3)
        break;
   15518:	00000c06 	br	1554c <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   1551c:	e0ffff17 	ldw	r3,-4(fp)
   15520:	00800074 	movhi	r2,1
   15524:	10942004 	addi	r2,r2,20608
   15528:	18803515 	stw	r2,212(r3)
        break;
   1552c:	00000706 	br	1554c <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   15530:	e0ffff17 	ldw	r3,-4(fp)
   15534:	00800074 	movhi	r2,1
   15538:	10943004 	addi	r2,r2,20672
   1553c:	18803515 	stw	r2,212(r3)
        break;
   15540:	00000206 	br	1554c <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   15544:	00bffcc4 	movi	r2,-13
   15548:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   1554c:	e0bffe17 	ldw	r2,-8(fp)
}
   15550:	e037883a 	mov	sp,fp
   15554:	df000017 	ldw	fp,0(sp)
   15558:	dec00104 	addi	sp,sp,4
   1555c:	f800283a 	ret

00015560 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   15560:	defffd04 	addi	sp,sp,-12
   15564:	df000215 	stw	fp,8(sp)
   15568:	df000204 	addi	fp,sp,8
   1556c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   15570:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   15574:	e0bfff17 	ldw	r2,-4(fp)
   15578:	10802e17 	ldw	r2,184(r2)
   1557c:	10c000a0 	cmpeqi	r3,r2,2
   15580:	1800051e 	bne	r3,zero,15598 <alt_set_flash_algorithm_func+0x38>
   15584:	10c000e0 	cmpeqi	r3,r2,3
   15588:	18000c1e 	bne	r3,zero,155bc <alt_set_flash_algorithm_func+0x5c>
   1558c:	10800060 	cmpeqi	r2,r2,1
   15590:	10000a1e 	bne	r2,zero,155bc <alt_set_flash_algorithm_func+0x5c>
   15594:	00001206 	br	155e0 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   15598:	e0ffff17 	ldw	r3,-4(fp)
   1559c:	008000b4 	movhi	r2,2
   155a0:	10a6e704 	addi	r2,r2,-25700
   155a4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   155a8:	e0ffff17 	ldw	r3,-4(fp)
   155ac:	008000b4 	movhi	r2,2
   155b0:	10a6cd04 	addi	r2,r2,-25804
   155b4:	18800915 	stw	r2,36(r3)
      break;
   155b8:	00000b06 	br	155e8 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   155bc:	e0ffff17 	ldw	r3,-4(fp)
   155c0:	008000b4 	movhi	r2,2
   155c4:	10a80504 	addi	r2,r2,-24556
   155c8:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   155cc:	e0ffff17 	ldw	r3,-4(fp)
   155d0:	008000b4 	movhi	r2,2
   155d4:	10a7e504 	addi	r2,r2,-24684
   155d8:	18800915 	stw	r2,36(r3)
      break;
   155dc:	00000206 	br	155e8 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   155e0:	00bffec4 	movi	r2,-5
   155e4:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   155e8:	e0bffe17 	ldw	r2,-8(fp)
}
   155ec:	e037883a 	mov	sp,fp
   155f0:	df000017 	ldw	fp,0(sp)
   155f4:	dec00104 	addi	sp,sp,4
   155f8:	f800283a 	ret

000155fc <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   155fc:	defffb04 	addi	sp,sp,-20
   15600:	dfc00415 	stw	ra,16(sp)
   15604:	df000315 	stw	fp,12(sp)
   15608:	df000304 	addi	fp,sp,12
   1560c:	e13ffe15 	stw	r4,-8(fp)
   15610:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   15614:	e0bffe17 	ldw	r2,-8(fp)
   15618:	10803517 	ldw	r2,212(r2)
   1561c:	e17fff17 	ldw	r5,-4(fp)
   15620:	e13ffe17 	ldw	r4,-8(fp)
   15624:	103ee83a 	callr	r2
   15628:	10803fcc 	andi	r2,r2,255
   1562c:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   15630:	e0bffe17 	ldw	r2,-8(fp)
   15634:	10803517 	ldw	r2,212(r2)
   15638:	e0ffff17 	ldw	r3,-4(fp)
   1563c:	18c00044 	addi	r3,r3,1
   15640:	180b883a 	mov	r5,r3
   15644:	e13ffe17 	ldw	r4,-8(fp)
   15648:	103ee83a 	callr	r2
   1564c:	10803fcc 	andi	r2,r2,255
   15650:	1004923a 	slli	r2,r2,8
   15654:	1007883a 	mov	r3,r2
   15658:	e0bffd0b 	ldhu	r2,-12(fp)
   1565c:	1884b03a 	or	r2,r3,r2
   15660:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   15664:	e0bffd0b 	ldhu	r2,-12(fp)
}
   15668:	e037883a 	mov	sp,fp
   1566c:	dfc00117 	ldw	ra,4(sp)
   15670:	df000017 	ldw	fp,0(sp)
   15674:	dec00204 	addi	sp,sp,8
   15678:	f800283a 	ret

0001567c <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   1567c:	defff304 	addi	sp,sp,-52
   15680:	dfc00c15 	stw	ra,48(sp)
   15684:	df000b15 	stw	fp,44(sp)
   15688:	df000b04 	addi	fp,sp,44
   1568c:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   15690:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   15694:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   15698:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   1569c:	e13fff17 	ldw	r4,-4(fp)
   156a0:	00163b40 	call	163b4 <alt_check_primary_table>
   156a4:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   156a8:	e0bff717 	ldw	r2,-36(fp)
   156ac:	10015f1e 	bne	r2,zero,15c2c <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   156b0:	e0bfff17 	ldw	r2,-4(fp)
   156b4:	10803517 	ldw	r2,212(r2)
   156b8:	014004c4 	movi	r5,19
   156bc:	e13fff17 	ldw	r4,-4(fp)
   156c0:	103ee83a 	callr	r2
   156c4:	10c03fcc 	andi	r3,r2,255
   156c8:	e0bfff17 	ldw	r2,-4(fp)
   156cc:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   156d0:	e0bfff17 	ldw	r2,-4(fp)
   156d4:	10803517 	ldw	r2,212(r2)
   156d8:	014007c4 	movi	r5,31
   156dc:	e13fff17 	ldw	r4,-4(fp)
   156e0:	103ee83a 	callr	r2
   156e4:	10803fcc 	andi	r2,r2,255
   156e8:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   156ec:	e0bfff17 	ldw	r2,-4(fp)
   156f0:	10803517 	ldw	r2,212(r2)
   156f4:	014008c4 	movi	r5,35
   156f8:	e13fff17 	ldw	r4,-4(fp)
   156fc:	103ee83a 	callr	r2
   15700:	10803fcc 	andi	r2,r2,255
   15704:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15708:	e0bffa17 	ldw	r2,-24(fp)
   1570c:	10000226 	beq	r2,zero,15718 <alt_read_cfi_table+0x9c>
   15710:	e0bffb17 	ldw	r2,-20(fp)
   15714:	1000041e 	bne	r2,zero,15728 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   15718:	e0bfff17 	ldw	r2,-4(fp)
   1571c:	00c0fa04 	movi	r3,1000
   15720:	10c03115 	stw	r3,196(r2)
   15724:	00000706 	br	15744 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   15728:	00c00044 	movi	r3,1
   1572c:	e0bffa17 	ldw	r2,-24(fp)
   15730:	1886983a 	sll	r3,r3,r2
   15734:	e0bffb17 	ldw	r2,-20(fp)
   15738:	1886983a 	sll	r3,r3,r2
   1573c:	e0bfff17 	ldw	r2,-4(fp)
   15740:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   15744:	e0bfff17 	ldw	r2,-4(fp)
   15748:	10803517 	ldw	r2,212(r2)
   1574c:	01400844 	movi	r5,33
   15750:	e13fff17 	ldw	r4,-4(fp)
   15754:	103ee83a 	callr	r2
   15758:	10803fcc 	andi	r2,r2,255
   1575c:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   15760:	e0bfff17 	ldw	r2,-4(fp)
   15764:	10803517 	ldw	r2,212(r2)
   15768:	01400944 	movi	r5,37
   1576c:	e13fff17 	ldw	r4,-4(fp)
   15770:	103ee83a 	callr	r2
   15774:	10803fcc 	andi	r2,r2,255
   15778:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   1577c:	e0bffa17 	ldw	r2,-24(fp)
   15780:	10000226 	beq	r2,zero,1578c <alt_read_cfi_table+0x110>
   15784:	e0bffb17 	ldw	r2,-20(fp)
   15788:	1000051e 	bne	r2,zero,157a0 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   1578c:	e0ffff17 	ldw	r3,-4(fp)
   15790:	00804c74 	movhi	r2,305
   15794:	108b4004 	addi	r2,r2,11520
   15798:	18803215 	stw	r2,200(r3)
   1579c:	00000806 	br	157c0 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   157a0:	00c00044 	movi	r3,1
   157a4:	e0bffa17 	ldw	r2,-24(fp)
   157a8:	1886983a 	sll	r3,r3,r2
   157ac:	e0bffb17 	ldw	r2,-20(fp)
   157b0:	1884983a 	sll	r2,r3,r2
   157b4:	10c0fa24 	muli	r3,r2,1000
   157b8:	e0bfff17 	ldw	r2,-4(fp)
   157bc:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   157c0:	e0bfff17 	ldw	r2,-4(fp)
   157c4:	10803517 	ldw	r2,212(r2)
   157c8:	014009c4 	movi	r5,39
   157cc:	e13fff17 	ldw	r4,-4(fp)
   157d0:	103ee83a 	callr	r2
   157d4:	10803fcc 	andi	r2,r2,255
   157d8:	00c00044 	movi	r3,1
   157dc:	1884983a 	sll	r2,r3,r2
   157e0:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   157e4:	e0bfff17 	ldw	r2,-4(fp)
   157e8:	10803517 	ldw	r2,212(r2)
   157ec:	01400b04 	movi	r5,44
   157f0:	e13fff17 	ldw	r4,-4(fp)
   157f4:	103ee83a 	callr	r2
   157f8:	10c03fcc 	andi	r3,r2,255
   157fc:	e0bfff17 	ldw	r2,-4(fp)
   15800:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   15804:	e0bfff17 	ldw	r2,-4(fp)
   15808:	10800c17 	ldw	r2,48(r2)
   1580c:	10800250 	cmplti	r2,r2,9
   15810:	1000031e 	bne	r2,zero,15820 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   15814:	00bffd04 	movi	r2,-12
   15818:	e0bff715 	stw	r2,-36(fp)
   1581c:	00006006 	br	159a0 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15820:	e03ff515 	stw	zero,-44(fp)
   15824:	00005506 	br	1597c <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   15828:	e0bff517 	ldw	r2,-44(fp)
   1582c:	1085883a 	add	r2,r2,r2
   15830:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   15834:	10800b44 	addi	r2,r2,45
   15838:	100b883a 	mov	r5,r2
   1583c:	e13fff17 	ldw	r4,-4(fp)
   15840:	00155fc0 	call	155fc <alt_read_16bit_query_entry>
   15844:	10ffffcc 	andi	r3,r2,65535
   15848:	e13fff17 	ldw	r4,-4(fp)
   1584c:	e0bff517 	ldw	r2,-44(fp)
   15850:	1004913a 	slli	r2,r2,4
   15854:	2085883a 	add	r2,r4,r2
   15858:	10800f04 	addi	r2,r2,60
   1585c:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   15860:	e0ffff17 	ldw	r3,-4(fp)
   15864:	e0bff517 	ldw	r2,-44(fp)
   15868:	1004913a 	slli	r2,r2,4
   1586c:	1885883a 	add	r2,r3,r2
   15870:	10800f04 	addi	r2,r2,60
   15874:	10800017 	ldw	r2,0(r2)
   15878:	10c00044 	addi	r3,r2,1
   1587c:	e13fff17 	ldw	r4,-4(fp)
   15880:	e0bff517 	ldw	r2,-44(fp)
   15884:	1004913a 	slli	r2,r2,4
   15888:	2085883a 	add	r2,r4,r2
   1588c:	10800f04 	addi	r2,r2,60
   15890:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   15894:	e0bff517 	ldw	r2,-44(fp)
   15898:	1085883a 	add	r2,r2,r2
   1589c:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   158a0:	10800bc4 	addi	r2,r2,47
   158a4:	100b883a 	mov	r5,r2
   158a8:	e13fff17 	ldw	r4,-4(fp)
   158ac:	00155fc0 	call	155fc <alt_read_16bit_query_entry>
   158b0:	10ffffcc 	andi	r3,r2,65535
   158b4:	e13fff17 	ldw	r4,-4(fp)
   158b8:	e0bff517 	ldw	r2,-44(fp)
   158bc:	10800104 	addi	r2,r2,4
   158c0:	1004913a 	slli	r2,r2,4
   158c4:	2085883a 	add	r2,r4,r2
   158c8:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   158cc:	e0ffff17 	ldw	r3,-4(fp)
   158d0:	e0bff517 	ldw	r2,-44(fp)
   158d4:	10800104 	addi	r2,r2,4
   158d8:	1004913a 	slli	r2,r2,4
   158dc:	1885883a 	add	r2,r3,r2
   158e0:	10800017 	ldw	r2,0(r2)
   158e4:	1006923a 	slli	r3,r2,8
   158e8:	e13fff17 	ldw	r4,-4(fp)
   158ec:	e0bff517 	ldw	r2,-44(fp)
   158f0:	10800104 	addi	r2,r2,4
   158f4:	1004913a 	slli	r2,r2,4
   158f8:	2085883a 	add	r2,r4,r2
   158fc:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   15900:	e0ffff17 	ldw	r3,-4(fp)
   15904:	e0bff517 	ldw	r2,-44(fp)
   15908:	1004913a 	slli	r2,r2,4
   1590c:	1885883a 	add	r2,r3,r2
   15910:	10800f04 	addi	r2,r2,60
   15914:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   15918:	e13fff17 	ldw	r4,-4(fp)
   1591c:	e0bff517 	ldw	r2,-44(fp)
   15920:	10800104 	addi	r2,r2,4
   15924:	1004913a 	slli	r2,r2,4
   15928:	2085883a 	add	r2,r4,r2
   1592c:	10800017 	ldw	r2,0(r2)
   15930:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   15934:	e13fff17 	ldw	r4,-4(fp)
   15938:	e0bff517 	ldw	r2,-44(fp)
   1593c:	1004913a 	slli	r2,r2,4
   15940:	2085883a 	add	r2,r4,r2
   15944:	10800e04 	addi	r2,r2,56
   15948:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   1594c:	e0ffff17 	ldw	r3,-4(fp)
   15950:	e0bff517 	ldw	r2,-44(fp)
   15954:	1004913a 	slli	r2,r2,4
   15958:	1885883a 	add	r2,r3,r2
   1595c:	10800e04 	addi	r2,r2,56
   15960:	10800017 	ldw	r2,0(r2)
   15964:	e0fff817 	ldw	r3,-32(fp)
   15968:	1885883a 	add	r2,r3,r2
   1596c:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15970:	e0bff517 	ldw	r2,-44(fp)
   15974:	10800044 	addi	r2,r2,1
   15978:	e0bff515 	stw	r2,-44(fp)
   1597c:	e0bfff17 	ldw	r2,-4(fp)
   15980:	10800c17 	ldw	r2,48(r2)
   15984:	e0fff517 	ldw	r3,-44(fp)
   15988:	18bfa716 	blt	r3,r2,15828 <__alt_data_end+0xf0015828>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   1598c:	e0fff817 	ldw	r3,-32(fp)
   15990:	e0bffc17 	ldw	r2,-16(fp)
   15994:	18800226 	beq	r3,r2,159a0 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   15998:	00bffb44 	movi	r2,-19
   1599c:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   159a0:	e0bfff17 	ldw	r2,-4(fp)
   159a4:	10803517 	ldw	r2,212(r2)
   159a8:	e0ffff17 	ldw	r3,-4(fp)
   159ac:	18c03317 	ldw	r3,204(r3)
   159b0:	18c003c4 	addi	r3,r3,15
   159b4:	180b883a 	mov	r5,r3
   159b8:	e13fff17 	ldw	r4,-4(fp)
   159bc:	103ee83a 	callr	r2
   159c0:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   159c4:	e0bfff17 	ldw	r2,-4(fp)
   159c8:	10802e17 	ldw	r2,184(r2)
   159cc:	10800098 	cmpnei	r2,r2,2
   159d0:	1000601e 	bne	r2,zero,15b54 <alt_read_cfi_table+0x4d8>
   159d4:	e0bffd03 	ldbu	r2,-12(fp)
   159d8:	108000d8 	cmpnei	r2,r2,3
   159dc:	10005d1e 	bne	r2,zero,15b54 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   159e0:	e0bfff17 	ldw	r2,-4(fp)
   159e4:	10800c17 	ldw	r2,48(r2)
   159e8:	10bfffc4 	addi	r2,r2,-1
   159ec:	e0bff515 	stw	r2,-44(fp)
   159f0:	e03ff615 	stw	zero,-40(fp)
   159f4:	00005406 	br	15b48 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   159f8:	e0ffff17 	ldw	r3,-4(fp)
   159fc:	e0bff517 	ldw	r2,-44(fp)
   15a00:	1004913a 	slli	r2,r2,4
   15a04:	1885883a 	add	r2,r3,r2
   15a08:	10800e04 	addi	r2,r2,56
   15a0c:	10800017 	ldw	r2,0(r2)
   15a10:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   15a14:	e0ffff17 	ldw	r3,-4(fp)
   15a18:	e0bff617 	ldw	r2,-40(fp)
   15a1c:	1004913a 	slli	r2,r2,4
   15a20:	1885883a 	add	r2,r3,r2
   15a24:	10800e04 	addi	r2,r2,56
   15a28:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   15a2c:	e13fff17 	ldw	r4,-4(fp)
   15a30:	e0bff517 	ldw	r2,-44(fp)
   15a34:	1004913a 	slli	r2,r2,4
   15a38:	2085883a 	add	r2,r4,r2
   15a3c:	10800e04 	addi	r2,r2,56
   15a40:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   15a44:	e0ffff17 	ldw	r3,-4(fp)
   15a48:	e0bff617 	ldw	r2,-40(fp)
   15a4c:	1004913a 	slli	r2,r2,4
   15a50:	1885883a 	add	r2,r3,r2
   15a54:	10800e04 	addi	r2,r2,56
   15a58:	e0fffe17 	ldw	r3,-8(fp)
   15a5c:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   15a60:	e0ffff17 	ldw	r3,-4(fp)
   15a64:	e0bff517 	ldw	r2,-44(fp)
   15a68:	10800104 	addi	r2,r2,4
   15a6c:	1004913a 	slli	r2,r2,4
   15a70:	1885883a 	add	r2,r3,r2
   15a74:	10800017 	ldw	r2,0(r2)
   15a78:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   15a7c:	e0ffff17 	ldw	r3,-4(fp)
   15a80:	e0bff617 	ldw	r2,-40(fp)
   15a84:	10800104 	addi	r2,r2,4
   15a88:	1004913a 	slli	r2,r2,4
   15a8c:	1885883a 	add	r2,r3,r2
   15a90:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   15a94:	e13fff17 	ldw	r4,-4(fp)
   15a98:	e0bff517 	ldw	r2,-44(fp)
   15a9c:	10800104 	addi	r2,r2,4
   15aa0:	1004913a 	slli	r2,r2,4
   15aa4:	2085883a 	add	r2,r4,r2
   15aa8:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   15aac:	e0ffff17 	ldw	r3,-4(fp)
   15ab0:	e0bff617 	ldw	r2,-40(fp)
   15ab4:	10800104 	addi	r2,r2,4
   15ab8:	1004913a 	slli	r2,r2,4
   15abc:	1885883a 	add	r2,r3,r2
   15ac0:	e0fffe17 	ldw	r3,-8(fp)
   15ac4:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   15ac8:	e0ffff17 	ldw	r3,-4(fp)
   15acc:	e0bff517 	ldw	r2,-44(fp)
   15ad0:	1004913a 	slli	r2,r2,4
   15ad4:	1885883a 	add	r2,r3,r2
   15ad8:	10800f04 	addi	r2,r2,60
   15adc:	10800017 	ldw	r2,0(r2)
   15ae0:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   15ae4:	e0ffff17 	ldw	r3,-4(fp)
   15ae8:	e0bff617 	ldw	r2,-40(fp)
   15aec:	1004913a 	slli	r2,r2,4
   15af0:	1885883a 	add	r2,r3,r2
   15af4:	10800f04 	addi	r2,r2,60
   15af8:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   15afc:	e13fff17 	ldw	r4,-4(fp)
   15b00:	e0bff517 	ldw	r2,-44(fp)
   15b04:	1004913a 	slli	r2,r2,4
   15b08:	2085883a 	add	r2,r4,r2
   15b0c:	10800f04 	addi	r2,r2,60
   15b10:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   15b14:	e0ffff17 	ldw	r3,-4(fp)
   15b18:	e0bff617 	ldw	r2,-40(fp)
   15b1c:	1004913a 	slli	r2,r2,4
   15b20:	1885883a 	add	r2,r3,r2
   15b24:	10800f04 	addi	r2,r2,60
   15b28:	e0fffe17 	ldw	r3,-8(fp)
   15b2c:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   15b30:	e0bff517 	ldw	r2,-44(fp)
   15b34:	10bfffc4 	addi	r2,r2,-1
   15b38:	e0bff515 	stw	r2,-44(fp)
   15b3c:	e0bff617 	ldw	r2,-40(fp)
   15b40:	10800044 	addi	r2,r2,1
   15b44:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15b48:	e0bff617 	ldw	r2,-40(fp)
   15b4c:	e0fff517 	ldw	r3,-44(fp)
   15b50:	18bfa90e 	bge	r3,r2,159f8 <__alt_data_end+0xf00159f8>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15b54:	e03ff515 	stw	zero,-44(fp)
   15b58:	00001306 	br	15ba8 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   15b5c:	e0ffff17 	ldw	r3,-4(fp)
   15b60:	e0bff517 	ldw	r2,-44(fp)
   15b64:	1004913a 	slli	r2,r2,4
   15b68:	1885883a 	add	r2,r3,r2
   15b6c:	10800d04 	addi	r2,r2,52
   15b70:	e0fff917 	ldw	r3,-28(fp)
   15b74:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   15b78:	e0ffff17 	ldw	r3,-4(fp)
   15b7c:	e0bff517 	ldw	r2,-44(fp)
   15b80:	1004913a 	slli	r2,r2,4
   15b84:	1885883a 	add	r2,r3,r2
   15b88:	10800e04 	addi	r2,r2,56
   15b8c:	10800017 	ldw	r2,0(r2)
   15b90:	e0fff917 	ldw	r3,-28(fp)
   15b94:	1885883a 	add	r2,r3,r2
   15b98:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15b9c:	e0bff517 	ldw	r2,-44(fp)
   15ba0:	10800044 	addi	r2,r2,1
   15ba4:	e0bff515 	stw	r2,-44(fp)
   15ba8:	e0bfff17 	ldw	r2,-4(fp)
   15bac:	10800c17 	ldw	r2,48(r2)
   15bb0:	e0fff517 	ldw	r3,-44(fp)
   15bb4:	18bfe916 	blt	r3,r2,15b5c <__alt_data_end+0xf0015b5c>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   15bb8:	e0bfff17 	ldw	r2,-4(fp)
   15bbc:	10802e17 	ldw	r2,184(r2)
   15bc0:	10c000a0 	cmpeqi	r3,r2,2
   15bc4:	1800051e 	bne	r3,zero,15bdc <alt_read_cfi_table+0x560>
   15bc8:	10c000e0 	cmpeqi	r3,r2,3
   15bcc:	18000c1e 	bne	r3,zero,15c00 <alt_read_cfi_table+0x584>
   15bd0:	10800060 	cmpeqi	r2,r2,1
   15bd4:	10000a1e 	bne	r2,zero,15c00 <alt_read_cfi_table+0x584>
   15bd8:	00001206 	br	15c24 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15bdc:	e0bfff17 	ldw	r2,-4(fp)
   15be0:	10803417 	ldw	r2,208(r2)
   15be4:	e0ffff17 	ldw	r3,-4(fp)
   15be8:	18c00a17 	ldw	r3,40(r3)
   15bec:	01803c04 	movi	r6,240
   15bf0:	01401544 	movi	r5,85
   15bf4:	1809883a 	mov	r4,r3
   15bf8:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   15bfc:	00000b06 	br	15c2c <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15c00:	e0bfff17 	ldw	r2,-4(fp)
   15c04:	10803417 	ldw	r2,208(r2)
   15c08:	e0ffff17 	ldw	r3,-4(fp)
   15c0c:	18c00a17 	ldw	r3,40(r3)
   15c10:	01803fc4 	movi	r6,255
   15c14:	01401544 	movi	r5,85
   15c18:	1809883a 	mov	r4,r3
   15c1c:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   15c20:	00000206 	br	15c2c <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   15c24:	00bffec4 	movi	r2,-5
   15c28:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   15c2c:	e0bff717 	ldw	r2,-36(fp)
}
   15c30:	e037883a 	mov	sp,fp
   15c34:	dfc00117 	ldw	ra,4(sp)
   15c38:	df000017 	ldw	fp,0(sp)
   15c3c:	dec00204 	addi	sp,sp,8
   15c40:	f800283a 	ret

00015c44 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   15c44:	defff704 	addi	sp,sp,-36
   15c48:	dfc00815 	stw	ra,32(sp)
   15c4c:	df000715 	stw	fp,28(sp)
   15c50:	df000704 	addi	fp,sp,28
   15c54:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   15c58:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15c5c:	e0bfff17 	ldw	r2,-4(fp)
   15c60:	10800a17 	ldw	r2,40(r2)
   15c64:	01802604 	movi	r6,152
   15c68:	01401544 	movi	r5,85
   15c6c:	1009883a 	mov	r4,r2
   15c70:	00151000 	call	15100 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   15c74:	e03ff915 	stw	zero,-28(fp)
   15c78:	00000f06 	br	15cb8 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   15c7c:	e0bfff17 	ldw	r2,-4(fp)
   15c80:	10800a17 	ldw	r2,40(r2)
   15c84:	e0fff917 	ldw	r3,-28(fp)
   15c88:	18c00404 	addi	r3,r3,16
   15c8c:	10c5883a 	add	r2,r2,r3
   15c90:	10800023 	ldbuio	r2,0(r2)
   15c94:	10803fcc 	andi	r2,r2,255
   15c98:	1009883a 	mov	r4,r2
   15c9c:	e0fffb84 	addi	r3,fp,-18
   15ca0:	e0bff917 	ldw	r2,-28(fp)
   15ca4:	1885883a 	add	r2,r3,r2
   15ca8:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   15cac:	e0bff917 	ldw	r2,-28(fp)
   15cb0:	10800044 	addi	r2,r2,1
   15cb4:	e0bff915 	stw	r2,-28(fp)
   15cb8:	e0bff917 	ldw	r2,-28(fp)
   15cbc:	108000d0 	cmplti	r2,r2,3
   15cc0:	103fee1e 	bne	r2,zero,15c7c <__alt_data_end+0xf0015c7c>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15cc4:	e0bffb83 	ldbu	r2,-18(fp)
   15cc8:	10803fcc 	andi	r2,r2,255
   15ccc:	10801458 	cmpnei	r2,r2,81
   15cd0:	10001d1e 	bne	r2,zero,15d48 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   15cd4:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15cd8:	10803fcc 	andi	r2,r2,255
   15cdc:	10801498 	cmpnei	r2,r2,82
   15ce0:	1000191e 	bne	r2,zero,15d48 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   15ce4:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   15ce8:	10803fcc 	andi	r2,r2,255
   15cec:	10801658 	cmpnei	r2,r2,89
   15cf0:	1000151e 	bne	r2,zero,15d48 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   15cf4:	e0bfff17 	ldw	r2,-4(fp)
   15cf8:	00c00044 	movi	r3,1
   15cfc:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   15d00:	e0bfff17 	ldw	r2,-4(fp)
   15d04:	00c00044 	movi	r3,1
   15d08:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   15d0c:	e0bfff17 	ldw	r2,-4(fp)
   15d10:	10800a17 	ldw	r2,40(r2)
   15d14:	10800a04 	addi	r2,r2,40
   15d18:	1080002b 	ldhuio	r2,0(r2)
   15d1c:	10bfffcc 	andi	r2,r2,65535
   15d20:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   15d24:	e0bffb0b 	ldhu	r2,-20(fp)
   15d28:	10800044 	addi	r2,r2,1
   15d2c:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   15d30:	e0bffb0b 	ldhu	r2,-20(fp)
   15d34:	1080004c 	andi	r2,r2,1
   15d38:	1001981e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   15d3c:	00bffb44 	movi	r2,-19
   15d40:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   15d44:	00019506 	br	1639c <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15d48:	e0bfff17 	ldw	r2,-4(fp)
   15d4c:	10800a17 	ldw	r2,40(r2)
   15d50:	01802604 	movi	r6,152
   15d54:	01401544 	movi	r5,85
   15d58:	1009883a 	mov	r4,r2
   15d5c:	00151440 	call	15144 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   15d60:	e03ff915 	stw	zero,-28(fp)
   15d64:	00000f06 	br	15da4 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15d68:	e0bfff17 	ldw	r2,-4(fp)
   15d6c:	10800a17 	ldw	r2,40(r2)
   15d70:	e0fff917 	ldw	r3,-28(fp)
   15d74:	18c00804 	addi	r3,r3,32
   15d78:	10c5883a 	add	r2,r2,r3
   15d7c:	10800023 	ldbuio	r2,0(r2)
   15d80:	10803fcc 	andi	r2,r2,255
   15d84:	1009883a 	mov	r4,r2
   15d88:	e0fffb84 	addi	r3,fp,-18
   15d8c:	e0bff917 	ldw	r2,-28(fp)
   15d90:	1885883a 	add	r2,r3,r2
   15d94:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   15d98:	e0bff917 	ldw	r2,-28(fp)
   15d9c:	10800044 	addi	r2,r2,1
   15da0:	e0bff915 	stw	r2,-28(fp)
   15da4:	e0bff917 	ldw	r2,-28(fp)
   15da8:	10800190 	cmplti	r2,r2,6
   15dac:	103fee1e 	bne	r2,zero,15d68 <__alt_data_end+0xf0015d68>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   15db0:	e0bffb83 	ldbu	r2,-18(fp)
   15db4:	10803fcc 	andi	r2,r2,255
   15db8:	10801458 	cmpnei	r2,r2,81
   15dbc:	1000291e 	bne	r2,zero,15e64 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   15dc0:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   15dc4:	10803fcc 	andi	r2,r2,255
   15dc8:	10801458 	cmpnei	r2,r2,81
   15dcc:	1000251e 	bne	r2,zero,15e64 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   15dd0:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   15dd4:	10803fcc 	andi	r2,r2,255
   15dd8:	10801498 	cmpnei	r2,r2,82
   15ddc:	1000211e 	bne	r2,zero,15e64 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   15de0:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   15de4:	10803fcc 	andi	r2,r2,255
   15de8:	10801498 	cmpnei	r2,r2,82
   15dec:	10001d1e 	bne	r2,zero,15e64 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   15df0:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   15df4:	10803fcc 	andi	r2,r2,255
   15df8:	10801658 	cmpnei	r2,r2,89
   15dfc:	1000191e 	bne	r2,zero,15e64 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   15e00:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   15e04:	10803fcc 	andi	r2,r2,255
   15e08:	10801658 	cmpnei	r2,r2,89
   15e0c:	1000151e 	bne	r2,zero,15e64 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   15e10:	e0bfff17 	ldw	r2,-4(fp)
   15e14:	00c00044 	movi	r3,1
   15e18:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   15e1c:	e0bfff17 	ldw	r2,-4(fp)
   15e20:	00c00084 	movi	r3,2
   15e24:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15e28:	e0bfff17 	ldw	r2,-4(fp)
   15e2c:	10800a17 	ldw	r2,40(r2)
   15e30:	10801404 	addi	r2,r2,80
   15e34:	1080002b 	ldhuio	r2,0(r2)
   15e38:	10bfffcc 	andi	r2,r2,65535
   15e3c:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   15e40:	e0bffb0b 	ldhu	r2,-20(fp)
   15e44:	10800044 	addi	r2,r2,1
   15e48:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   15e4c:	e0bffb0b 	ldhu	r2,-20(fp)
   15e50:	1080004c 	andi	r2,r2,1
   15e54:	1001511e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   15e58:	00bffb44 	movi	r2,-19
   15e5c:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   15e60:	00014e06 	br	1639c <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15e64:	e0bfff17 	ldw	r2,-4(fp)
   15e68:	10800a17 	ldw	r2,40(r2)
   15e6c:	01802604 	movi	r6,152
   15e70:	01401544 	movi	r5,85
   15e74:	1009883a 	mov	r4,r2
   15e78:	001520c0 	call	1520c <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   15e7c:	e03ff915 	stw	zero,-28(fp)
   15e80:	00000f06 	br	15ec0 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15e84:	e0bfff17 	ldw	r2,-4(fp)
   15e88:	10800a17 	ldw	r2,40(r2)
   15e8c:	e0fff917 	ldw	r3,-28(fp)
   15e90:	18c00804 	addi	r3,r3,32
   15e94:	10c5883a 	add	r2,r2,r3
   15e98:	10800023 	ldbuio	r2,0(r2)
   15e9c:	10803fcc 	andi	r2,r2,255
   15ea0:	1009883a 	mov	r4,r2
   15ea4:	e0fffb84 	addi	r3,fp,-18
   15ea8:	e0bff917 	ldw	r2,-28(fp)
   15eac:	1885883a 	add	r2,r3,r2
   15eb0:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   15eb4:	e0bff917 	ldw	r2,-28(fp)
   15eb8:	10800044 	addi	r2,r2,1
   15ebc:	e0bff915 	stw	r2,-28(fp)
   15ec0:	e0bff917 	ldw	r2,-28(fp)
   15ec4:	10800190 	cmplti	r2,r2,6
   15ec8:	103fee1e 	bne	r2,zero,15e84 <__alt_data_end+0xf0015e84>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   15ecc:	e0bffb83 	ldbu	r2,-18(fp)
   15ed0:	10803fcc 	andi	r2,r2,255
   15ed4:	10801458 	cmpnei	r2,r2,81
   15ed8:	1000261e 	bne	r2,zero,15f74 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   15edc:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   15ee0:	10803fcc 	andi	r2,r2,255
   15ee4:	1000231e 	bne	r2,zero,15f74 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   15ee8:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   15eec:	10803fcc 	andi	r2,r2,255
   15ef0:	10801498 	cmpnei	r2,r2,82
   15ef4:	10001f1e 	bne	r2,zero,15f74 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   15ef8:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   15efc:	10803fcc 	andi	r2,r2,255
   15f00:	10001c1e 	bne	r2,zero,15f74 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15f04:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   15f08:	10803fcc 	andi	r2,r2,255
   15f0c:	10801658 	cmpnei	r2,r2,89
   15f10:	1000181e 	bne	r2,zero,15f74 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   15f14:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15f18:	10803fcc 	andi	r2,r2,255
   15f1c:	1000151e 	bne	r2,zero,15f74 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   15f20:	e0bfff17 	ldw	r2,-4(fp)
   15f24:	00c00084 	movi	r3,2
   15f28:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   15f2c:	e0bfff17 	ldw	r2,-4(fp)
   15f30:	00c00084 	movi	r3,2
   15f34:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15f38:	e0bfff17 	ldw	r2,-4(fp)
   15f3c:	10800a17 	ldw	r2,40(r2)
   15f40:	10801404 	addi	r2,r2,80
   15f44:	1080002b 	ldhuio	r2,0(r2)
   15f48:	10bfffcc 	andi	r2,r2,65535
   15f4c:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   15f50:	e0bffb0b 	ldhu	r2,-20(fp)
   15f54:	10800044 	addi	r2,r2,1
   15f58:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   15f5c:	e0bffb0b 	ldhu	r2,-20(fp)
   15f60:	1080008c 	andi	r2,r2,2
   15f64:	10010d1e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   15f68:	00bffb44 	movi	r2,-19
   15f6c:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   15f70:	00010a06 	br	1639c <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15f74:	e0bfff17 	ldw	r2,-4(fp)
   15f78:	10800a17 	ldw	r2,40(r2)
   15f7c:	01802604 	movi	r6,152
   15f80:	01401544 	movi	r5,85
   15f84:	1009883a 	mov	r4,r2
   15f88:	00152a80 	call	152a8 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   15f8c:	e03ff915 	stw	zero,-28(fp)
   15f90:	00000f06 	br	15fd0 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15f94:	e0bfff17 	ldw	r2,-4(fp)
   15f98:	10800a17 	ldw	r2,40(r2)
   15f9c:	e0fff917 	ldw	r3,-28(fp)
   15fa0:	18c01004 	addi	r3,r3,64
   15fa4:	10c5883a 	add	r2,r2,r3
   15fa8:	10800023 	ldbuio	r2,0(r2)
   15fac:	10803fcc 	andi	r2,r2,255
   15fb0:	1009883a 	mov	r4,r2
   15fb4:	e0fffb84 	addi	r3,fp,-18
   15fb8:	e0bff917 	ldw	r2,-28(fp)
   15fbc:	1885883a 	add	r2,r3,r2
   15fc0:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   15fc4:	e0bff917 	ldw	r2,-28(fp)
   15fc8:	10800044 	addi	r2,r2,1
   15fcc:	e0bff915 	stw	r2,-28(fp)
   15fd0:	e0bff917 	ldw	r2,-28(fp)
   15fd4:	10800310 	cmplti	r2,r2,12
   15fd8:	103fee1e 	bne	r2,zero,15f94 <__alt_data_end+0xf0015f94>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   15fdc:	e0bffb83 	ldbu	r2,-18(fp)
   15fe0:	10803fcc 	andi	r2,r2,255
   15fe4:	10801458 	cmpnei	r2,r2,81
   15fe8:	1000371e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   15fec:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   15ff0:	10803fcc 	andi	r2,r2,255
   15ff4:	1000341e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   15ff8:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   15ffc:	10803fcc 	andi	r2,r2,255
   16000:	1000311e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   16004:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   16008:	10803fcc 	andi	r2,r2,255
   1600c:	10002e1e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   16010:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   16014:	10803fcc 	andi	r2,r2,255
   16018:	10801498 	cmpnei	r2,r2,82
   1601c:	10002a1e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   16020:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   16024:	10803fcc 	andi	r2,r2,255
   16028:	1000271e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   1602c:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   16030:	10803fcc 	andi	r2,r2,255
   16034:	1000241e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   16038:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   1603c:	10803fcc 	andi	r2,r2,255
   16040:	1000211e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   16044:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   16048:	10803fcc 	andi	r2,r2,255
   1604c:	10801658 	cmpnei	r2,r2,89
   16050:	10001d1e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   16054:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   16058:	10803fcc 	andi	r2,r2,255
   1605c:	10001a1e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   16060:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   16064:	10803fcc 	andi	r2,r2,255
   16068:	1000171e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   1606c:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   16070:	10803fcc 	andi	r2,r2,255
   16074:	1000141e 	bne	r2,zero,160c8 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   16078:	e0bfff17 	ldw	r2,-4(fp)
   1607c:	00c00104 	movi	r3,4
   16080:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   16084:	e0bfff17 	ldw	r2,-4(fp)
   16088:	00c00104 	movi	r3,4
   1608c:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16090:	e0bfff17 	ldw	r2,-4(fp)
   16094:	10800a17 	ldw	r2,40(r2)
   16098:	10802804 	addi	r2,r2,160
   1609c:	10800037 	ldwio	r2,0(r2)
   160a0:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   160a4:	e0bffb0b 	ldhu	r2,-20(fp)
   160a8:	10800044 	addi	r2,r2,1
   160ac:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   160b0:	e0bffb0b 	ldhu	r2,-20(fp)
   160b4:	1080010c 	andi	r2,r2,4
   160b8:	1000b81e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   160bc:	00bffb44 	movi	r2,-19
   160c0:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   160c4:	0000b506 	br	1639c <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   160c8:	e0bfff17 	ldw	r2,-4(fp)
   160cc:	10800a17 	ldw	r2,40(r2)
   160d0:	01802604 	movi	r6,152
   160d4:	01401544 	movi	r5,85
   160d8:	1009883a 	mov	r4,r2
   160dc:	00152580 	call	15258 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   160e0:	e03ff915 	stw	zero,-28(fp)
   160e4:	00000f06 	br	16124 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   160e8:	e0bfff17 	ldw	r2,-4(fp)
   160ec:	10800a17 	ldw	r2,40(r2)
   160f0:	e0fff917 	ldw	r3,-28(fp)
   160f4:	18c01004 	addi	r3,r3,64
   160f8:	10c5883a 	add	r2,r2,r3
   160fc:	10800023 	ldbuio	r2,0(r2)
   16100:	10803fcc 	andi	r2,r2,255
   16104:	1009883a 	mov	r4,r2
   16108:	e0fffb84 	addi	r3,fp,-18
   1610c:	e0bff917 	ldw	r2,-28(fp)
   16110:	1885883a 	add	r2,r3,r2
   16114:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   16118:	e0bff917 	ldw	r2,-28(fp)
   1611c:	10800044 	addi	r2,r2,1
   16120:	e0bff915 	stw	r2,-28(fp)
   16124:	e0bff917 	ldw	r2,-28(fp)
   16128:	10800310 	cmplti	r2,r2,12
   1612c:	103fee1e 	bne	r2,zero,160e8 <__alt_data_end+0xf00160e8>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   16130:	e0bffb83 	ldbu	r2,-18(fp)
   16134:	10803fcc 	andi	r2,r2,255
   16138:	10801458 	cmpnei	r2,r2,81
   1613c:	10003a1e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   16140:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   16144:	10803fcc 	andi	r2,r2,255
   16148:	1000371e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   1614c:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   16150:	10803fcc 	andi	r2,r2,255
   16154:	10801458 	cmpnei	r2,r2,81
   16158:	1000331e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   1615c:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   16160:	10803fcc 	andi	r2,r2,255
   16164:	1000301e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   16168:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   1616c:	10803fcc 	andi	r2,r2,255
   16170:	10801498 	cmpnei	r2,r2,82
   16174:	10002c1e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16178:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   1617c:	10803fcc 	andi	r2,r2,255
   16180:	1000291e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16184:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16188:	10803fcc 	andi	r2,r2,255
   1618c:	10801498 	cmpnei	r2,r2,82
   16190:	1000251e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   16194:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16198:	10803fcc 	andi	r2,r2,255
   1619c:	1000221e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   161a0:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   161a4:	10803fcc 	andi	r2,r2,255
   161a8:	10801658 	cmpnei	r2,r2,89
   161ac:	10001e1e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   161b0:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   161b4:	10803fcc 	andi	r2,r2,255
   161b8:	10001b1e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   161bc:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   161c0:	10803fcc 	andi	r2,r2,255
   161c4:	10801658 	cmpnei	r2,r2,89
   161c8:	1000171e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   161cc:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   161d0:	10803fcc 	andi	r2,r2,255
   161d4:	1000141e 	bne	r2,zero,16228 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   161d8:	e0bfff17 	ldw	r2,-4(fp)
   161dc:	00c00084 	movi	r3,2
   161e0:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   161e4:	e0bfff17 	ldw	r2,-4(fp)
   161e8:	00c00104 	movi	r3,4
   161ec:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   161f0:	e0bfff17 	ldw	r2,-4(fp)
   161f4:	10800a17 	ldw	r2,40(r2)
   161f8:	10802804 	addi	r2,r2,160
   161fc:	10800037 	ldwio	r2,0(r2)
   16200:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   16204:	e0bffb0b 	ldhu	r2,-20(fp)
   16208:	10800044 	addi	r2,r2,1
   1620c:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   16210:	e0bffb0b 	ldhu	r2,-20(fp)
   16214:	1080010c 	andi	r2,r2,4
   16218:	1000601e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   1621c:	00bffb44 	movi	r2,-19
   16220:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   16224:	00005d06 	br	1639c <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16228:	e0bfff17 	ldw	r2,-4(fp)
   1622c:	10800a17 	ldw	r2,40(r2)
   16230:	01802604 	movi	r6,152
   16234:	01401544 	movi	r5,85
   16238:	1009883a 	mov	r4,r2
   1623c:	00151bc0 	call	151bc <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   16240:	e03ff915 	stw	zero,-28(fp)
   16244:	00000f06 	br	16284 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   16248:	e0bfff17 	ldw	r2,-4(fp)
   1624c:	10800a17 	ldw	r2,40(r2)
   16250:	e0fff917 	ldw	r3,-28(fp)
   16254:	18c01004 	addi	r3,r3,64
   16258:	10c5883a 	add	r2,r2,r3
   1625c:	10800023 	ldbuio	r2,0(r2)
   16260:	10803fcc 	andi	r2,r2,255
   16264:	1009883a 	mov	r4,r2
   16268:	e0fffb84 	addi	r3,fp,-18
   1626c:	e0bff917 	ldw	r2,-28(fp)
   16270:	1885883a 	add	r2,r3,r2
   16274:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   16278:	e0bff917 	ldw	r2,-28(fp)
   1627c:	10800044 	addi	r2,r2,1
   16280:	e0bff915 	stw	r2,-28(fp)
   16284:	e0bff917 	ldw	r2,-28(fp)
   16288:	10800310 	cmplti	r2,r2,12
   1628c:	103fee1e 	bne	r2,zero,16248 <__alt_data_end+0xf0016248>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   16290:	e0bffb83 	ldbu	r2,-18(fp)
   16294:	10803fcc 	andi	r2,r2,255
   16298:	10801458 	cmpnei	r2,r2,81
   1629c:	10003f1e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   162a0:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   162a4:	10803fcc 	andi	r2,r2,255
   162a8:	10801458 	cmpnei	r2,r2,81
   162ac:	10003b1e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   162b0:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   162b4:	10803fcc 	andi	r2,r2,255
   162b8:	10801458 	cmpnei	r2,r2,81
   162bc:	1000371e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   162c0:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   162c4:	10803fcc 	andi	r2,r2,255
   162c8:	10801458 	cmpnei	r2,r2,81
   162cc:	1000331e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   162d0:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   162d4:	10803fcc 	andi	r2,r2,255
   162d8:	10801498 	cmpnei	r2,r2,82
   162dc:	10002f1e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   162e0:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   162e4:	10803fcc 	andi	r2,r2,255
   162e8:	10801498 	cmpnei	r2,r2,82
   162ec:	10002b1e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   162f0:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   162f4:	10803fcc 	andi	r2,r2,255
   162f8:	10801498 	cmpnei	r2,r2,82
   162fc:	1000271e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   16300:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   16304:	10803fcc 	andi	r2,r2,255
   16308:	10801498 	cmpnei	r2,r2,82
   1630c:	1000231e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   16310:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   16314:	10803fcc 	andi	r2,r2,255
   16318:	10801658 	cmpnei	r2,r2,89
   1631c:	10001f1e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   16320:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   16324:	10803fcc 	andi	r2,r2,255
   16328:	10801658 	cmpnei	r2,r2,89
   1632c:	10001b1e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   16330:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   16334:	10803fcc 	andi	r2,r2,255
   16338:	10801658 	cmpnei	r2,r2,89
   1633c:	1000171e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   16340:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   16344:	10803fcc 	andi	r2,r2,255
   16348:	10801658 	cmpnei	r2,r2,89
   1634c:	1000131e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   16350:	e0bfff17 	ldw	r2,-4(fp)
   16354:	00c00044 	movi	r3,1
   16358:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   1635c:	e0bfff17 	ldw	r2,-4(fp)
   16360:	00c00104 	movi	r3,4
   16364:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16368:	e0bfff17 	ldw	r2,-4(fp)
   1636c:	10800a17 	ldw	r2,40(r2)
   16370:	10802804 	addi	r2,r2,160
   16374:	10800037 	ldwio	r2,0(r2)
   16378:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   1637c:	e0bffb0b 	ldhu	r2,-20(fp)
   16380:	10800044 	addi	r2,r2,1
   16384:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   16388:	e0bffb0b 	ldhu	r2,-20(fp)
   1638c:	1080010c 	andi	r2,r2,4
   16390:	1000021e 	bne	r2,zero,1639c <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   16394:	00bffb44 	movi	r2,-19
   16398:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   1639c:	e0bffa17 	ldw	r2,-24(fp)
}
   163a0:	e037883a 	mov	sp,fp
   163a4:	dfc00117 	ldw	ra,4(sp)
   163a8:	df000017 	ldw	fp,0(sp)
   163ac:	dec00204 	addi	sp,sp,8
   163b0:	f800283a 	ret

000163b4 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   163b4:	defffa04 	addi	sp,sp,-24
   163b8:	dfc00515 	stw	ra,20(sp)
   163bc:	df000415 	stw	fp,16(sp)
   163c0:	df000404 	addi	fp,sp,16
   163c4:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   163c8:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   163cc:	01400544 	movi	r5,21
   163d0:	e13fff17 	ldw	r4,-4(fp)
   163d4:	00155fc0 	call	155fc <alt_read_16bit_query_entry>
   163d8:	10ffffcc 	andi	r3,r2,65535
   163dc:	e0bfff17 	ldw	r2,-4(fp)
   163e0:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   163e4:	e03ffc15 	stw	zero,-16(fp)
   163e8:	00001106 	br	16430 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   163ec:	e0bfff17 	ldw	r2,-4(fp)
   163f0:	10803517 	ldw	r2,212(r2)
   163f4:	e0ffff17 	ldw	r3,-4(fp)
   163f8:	19003317 	ldw	r4,204(r3)
   163fc:	e0fffc17 	ldw	r3,-16(fp)
   16400:	20c7883a 	add	r3,r4,r3
   16404:	180b883a 	mov	r5,r3
   16408:	e13fff17 	ldw	r4,-4(fp)
   1640c:	103ee83a 	callr	r2
   16410:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   16414:	e0fffe04 	addi	r3,fp,-8
   16418:	e0bffc17 	ldw	r2,-16(fp)
   1641c:	1885883a 	add	r2,r3,r2
   16420:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   16424:	e0bffc17 	ldw	r2,-16(fp)
   16428:	10800044 	addi	r2,r2,1
   1642c:	e0bffc15 	stw	r2,-16(fp)
   16430:	e0bffc17 	ldw	r2,-16(fp)
   16434:	108000d0 	cmplti	r2,r2,3
   16438:	103fec1e 	bne	r2,zero,163ec <__alt_data_end+0xf00163ec>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   1643c:	e0bffe03 	ldbu	r2,-8(fp)
   16440:	10803fcc 	andi	r2,r2,255
   16444:	10801418 	cmpnei	r2,r2,80
   16448:	1000081e 	bne	r2,zero,1646c <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   1644c:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   16450:	10803fcc 	andi	r2,r2,255
   16454:	10801498 	cmpnei	r2,r2,82
   16458:	1000041e 	bne	r2,zero,1646c <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   1645c:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   16460:	10803fcc 	andi	r2,r2,255
   16464:	10801260 	cmpeqi	r2,r2,73
   16468:	1000021e 	bne	r2,zero,16474 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   1646c:	00bffb44 	movi	r2,-19
   16470:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   16474:	e0bffd17 	ldw	r2,-12(fp)
}
   16478:	e037883a 	mov	sp,fp
   1647c:	dfc00117 	ldw	ra,4(sp)
   16480:	df000017 	ldw	fp,0(sp)
   16484:	dec00204 	addi	sp,sp,8
   16488:	f800283a 	ret

0001648c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1648c:	defffa04 	addi	sp,sp,-24
   16490:	dfc00515 	stw	ra,20(sp)
   16494:	df000415 	stw	fp,16(sp)
   16498:	df000404 	addi	fp,sp,16
   1649c:	e13ffd15 	stw	r4,-12(fp)
   164a0:	e17ffe15 	stw	r5,-8(fp)
   164a4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   164a8:	e0bffd17 	ldw	r2,-12(fp)
   164ac:	10800017 	ldw	r2,0(r2)
   164b0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   164b4:	e0bffc17 	ldw	r2,-16(fp)
   164b8:	10c00a04 	addi	r3,r2,40
   164bc:	e0bffd17 	ldw	r2,-12(fp)
   164c0:	10800217 	ldw	r2,8(r2)
   164c4:	100f883a 	mov	r7,r2
   164c8:	e1bfff17 	ldw	r6,-4(fp)
   164cc:	e17ffe17 	ldw	r5,-8(fp)
   164d0:	1809883a 	mov	r4,r3
   164d4:	0016aac0 	call	16aac <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   164d8:	e037883a 	mov	sp,fp
   164dc:	dfc00117 	ldw	ra,4(sp)
   164e0:	df000017 	ldw	fp,0(sp)
   164e4:	dec00204 	addi	sp,sp,8
   164e8:	f800283a 	ret

000164ec <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   164ec:	defffa04 	addi	sp,sp,-24
   164f0:	dfc00515 	stw	ra,20(sp)
   164f4:	df000415 	stw	fp,16(sp)
   164f8:	df000404 	addi	fp,sp,16
   164fc:	e13ffd15 	stw	r4,-12(fp)
   16500:	e17ffe15 	stw	r5,-8(fp)
   16504:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16508:	e0bffd17 	ldw	r2,-12(fp)
   1650c:	10800017 	ldw	r2,0(r2)
   16510:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   16514:	e0bffc17 	ldw	r2,-16(fp)
   16518:	10c00a04 	addi	r3,r2,40
   1651c:	e0bffd17 	ldw	r2,-12(fp)
   16520:	10800217 	ldw	r2,8(r2)
   16524:	100f883a 	mov	r7,r2
   16528:	e1bfff17 	ldw	r6,-4(fp)
   1652c:	e17ffe17 	ldw	r5,-8(fp)
   16530:	1809883a 	mov	r4,r3
   16534:	0016cc80 	call	16cc8 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   16538:	e037883a 	mov	sp,fp
   1653c:	dfc00117 	ldw	ra,4(sp)
   16540:	df000017 	ldw	fp,0(sp)
   16544:	dec00204 	addi	sp,sp,8
   16548:	f800283a 	ret

0001654c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   1654c:	defffc04 	addi	sp,sp,-16
   16550:	dfc00315 	stw	ra,12(sp)
   16554:	df000215 	stw	fp,8(sp)
   16558:	df000204 	addi	fp,sp,8
   1655c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16560:	e0bfff17 	ldw	r2,-4(fp)
   16564:	10800017 	ldw	r2,0(r2)
   16568:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   1656c:	e0bffe17 	ldw	r2,-8(fp)
   16570:	10c00a04 	addi	r3,r2,40
   16574:	e0bfff17 	ldw	r2,-4(fp)
   16578:	10800217 	ldw	r2,8(r2)
   1657c:	100b883a 	mov	r5,r2
   16580:	1809883a 	mov	r4,r3
   16584:	00169540 	call	16954 <altera_avalon_jtag_uart_close>
}
   16588:	e037883a 	mov	sp,fp
   1658c:	dfc00117 	ldw	ra,4(sp)
   16590:	df000017 	ldw	fp,0(sp)
   16594:	dec00204 	addi	sp,sp,8
   16598:	f800283a 	ret

0001659c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   1659c:	defffa04 	addi	sp,sp,-24
   165a0:	dfc00515 	stw	ra,20(sp)
   165a4:	df000415 	stw	fp,16(sp)
   165a8:	df000404 	addi	fp,sp,16
   165ac:	e13ffd15 	stw	r4,-12(fp)
   165b0:	e17ffe15 	stw	r5,-8(fp)
   165b4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   165b8:	e0bffd17 	ldw	r2,-12(fp)
   165bc:	10800017 	ldw	r2,0(r2)
   165c0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   165c4:	e0bffc17 	ldw	r2,-16(fp)
   165c8:	10800a04 	addi	r2,r2,40
   165cc:	e1bfff17 	ldw	r6,-4(fp)
   165d0:	e17ffe17 	ldw	r5,-8(fp)
   165d4:	1009883a 	mov	r4,r2
   165d8:	00169bc0 	call	169bc <altera_avalon_jtag_uart_ioctl>
}
   165dc:	e037883a 	mov	sp,fp
   165e0:	dfc00117 	ldw	ra,4(sp)
   165e4:	df000017 	ldw	fp,0(sp)
   165e8:	dec00204 	addi	sp,sp,8
   165ec:	f800283a 	ret

000165f0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   165f0:	defffb04 	addi	sp,sp,-20
   165f4:	dfc00415 	stw	ra,16(sp)
   165f8:	df000315 	stw	fp,12(sp)
   165fc:	df000304 	addi	fp,sp,12
   16600:	e13ffd15 	stw	r4,-12(fp)
   16604:	e17ffe15 	stw	r5,-8(fp)
   16608:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1660c:	e0bffd17 	ldw	r2,-12(fp)
   16610:	00c00044 	movi	r3,1
   16614:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   16618:	e0bffd17 	ldw	r2,-12(fp)
   1661c:	10800017 	ldw	r2,0(r2)
   16620:	10800104 	addi	r2,r2,4
   16624:	1007883a 	mov	r3,r2
   16628:	e0bffd17 	ldw	r2,-12(fp)
   1662c:	10800817 	ldw	r2,32(r2)
   16630:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   16634:	e0bfff17 	ldw	r2,-4(fp)
   16638:	01800074 	movhi	r6,1
   1663c:	3199a904 	addi	r6,r6,26276
   16640:	e17ffd17 	ldw	r5,-12(fp)
   16644:	1009883a 	mov	r4,r2
   16648:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   1664c:	e0bffd17 	ldw	r2,-12(fp)
   16650:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   16654:	e0bffd17 	ldw	r2,-12(fp)
   16658:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1665c:	d0e04d17 	ldw	r3,-32460(gp)
   16660:	e1fffd17 	ldw	r7,-12(fp)
   16664:	01800074 	movhi	r6,1
   16668:	319a2d04 	addi	r6,r6,26804
   1666c:	180b883a 	mov	r5,r3
   16670:	1009883a 	mov	r4,r2
   16674:	00191180 	call	19118 <alt_alarm_start>
   16678:	1000040e 	bge	r2,zero,1668c <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   1667c:	e0fffd17 	ldw	r3,-12(fp)
   16680:	00a00034 	movhi	r2,32768
   16684:	10bfffc4 	addi	r2,r2,-1
   16688:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   1668c:	0001883a 	nop
   16690:	e037883a 	mov	sp,fp
   16694:	dfc00117 	ldw	ra,4(sp)
   16698:	df000017 	ldw	fp,0(sp)
   1669c:	dec00204 	addi	sp,sp,8
   166a0:	f800283a 	ret

000166a4 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   166a4:	defff704 	addi	sp,sp,-36
   166a8:	df000815 	stw	fp,32(sp)
   166ac:	df000804 	addi	fp,sp,32
   166b0:	e13ffe15 	stw	r4,-8(fp)
   166b4:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   166b8:	e0bffe17 	ldw	r2,-8(fp)
   166bc:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   166c0:	e0bffa17 	ldw	r2,-24(fp)
   166c4:	10800017 	ldw	r2,0(r2)
   166c8:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   166cc:	e0bffb17 	ldw	r2,-20(fp)
   166d0:	10800104 	addi	r2,r2,4
   166d4:	10800037 	ldwio	r2,0(r2)
   166d8:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   166dc:	e0bffc17 	ldw	r2,-16(fp)
   166e0:	1080c00c 	andi	r2,r2,768
   166e4:	10006d26 	beq	r2,zero,1689c <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   166e8:	e0bffc17 	ldw	r2,-16(fp)
   166ec:	1080400c 	andi	r2,r2,256
   166f0:	10003526 	beq	r2,zero,167c8 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   166f4:	00800074 	movhi	r2,1
   166f8:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   166fc:	e0bffa17 	ldw	r2,-24(fp)
   16700:	10800a17 	ldw	r2,40(r2)
   16704:	10800044 	addi	r2,r2,1
   16708:	1081ffcc 	andi	r2,r2,2047
   1670c:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   16710:	e0bffa17 	ldw	r2,-24(fp)
   16714:	10c00b17 	ldw	r3,44(r2)
   16718:	e0bffd17 	ldw	r2,-12(fp)
   1671c:	18801526 	beq	r3,r2,16774 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   16720:	e0bffb17 	ldw	r2,-20(fp)
   16724:	10800037 	ldwio	r2,0(r2)
   16728:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   1672c:	e0bff817 	ldw	r2,-32(fp)
   16730:	10a0000c 	andi	r2,r2,32768
   16734:	10001126 	beq	r2,zero,1677c <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   16738:	e0bffa17 	ldw	r2,-24(fp)
   1673c:	10800a17 	ldw	r2,40(r2)
   16740:	e0fff817 	ldw	r3,-32(fp)
   16744:	1809883a 	mov	r4,r3
   16748:	e0fffa17 	ldw	r3,-24(fp)
   1674c:	1885883a 	add	r2,r3,r2
   16750:	10800e04 	addi	r2,r2,56
   16754:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16758:	e0bffa17 	ldw	r2,-24(fp)
   1675c:	10800a17 	ldw	r2,40(r2)
   16760:	10800044 	addi	r2,r2,1
   16764:	10c1ffcc 	andi	r3,r2,2047
   16768:	e0bffa17 	ldw	r2,-24(fp)
   1676c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   16770:	003fe206 	br	166fc <__alt_data_end+0xf00166fc>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   16774:	0001883a 	nop
   16778:	00000106 	br	16780 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   1677c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   16780:	e0bff817 	ldw	r2,-32(fp)
   16784:	10bfffec 	andhi	r2,r2,65535
   16788:	10000f26 	beq	r2,zero,167c8 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1678c:	e0bffa17 	ldw	r2,-24(fp)
   16790:	10c00817 	ldw	r3,32(r2)
   16794:	00bfff84 	movi	r2,-2
   16798:	1886703a 	and	r3,r3,r2
   1679c:	e0bffa17 	ldw	r2,-24(fp)
   167a0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   167a4:	e0bffb17 	ldw	r2,-20(fp)
   167a8:	10800104 	addi	r2,r2,4
   167ac:	1007883a 	mov	r3,r2
   167b0:	e0bffa17 	ldw	r2,-24(fp)
   167b4:	10800817 	ldw	r2,32(r2)
   167b8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   167bc:	e0bffb17 	ldw	r2,-20(fp)
   167c0:	10800104 	addi	r2,r2,4
   167c4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   167c8:	e0bffc17 	ldw	r2,-16(fp)
   167cc:	1080800c 	andi	r2,r2,512
   167d0:	103fbe26 	beq	r2,zero,166cc <__alt_data_end+0xf00166cc>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   167d4:	e0bffc17 	ldw	r2,-16(fp)
   167d8:	1004d43a 	srli	r2,r2,16
   167dc:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   167e0:	00001406 	br	16834 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   167e4:	e0bffb17 	ldw	r2,-20(fp)
   167e8:	e0fffa17 	ldw	r3,-24(fp)
   167ec:	18c00d17 	ldw	r3,52(r3)
   167f0:	e13ffa17 	ldw	r4,-24(fp)
   167f4:	20c7883a 	add	r3,r4,r3
   167f8:	18c20e04 	addi	r3,r3,2104
   167fc:	18c00003 	ldbu	r3,0(r3)
   16800:	18c03fcc 	andi	r3,r3,255
   16804:	18c0201c 	xori	r3,r3,128
   16808:	18ffe004 	addi	r3,r3,-128
   1680c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16810:	e0bffa17 	ldw	r2,-24(fp)
   16814:	10800d17 	ldw	r2,52(r2)
   16818:	10800044 	addi	r2,r2,1
   1681c:	10c1ffcc 	andi	r3,r2,2047
   16820:	e0bffa17 	ldw	r2,-24(fp)
   16824:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   16828:	e0bff917 	ldw	r2,-28(fp)
   1682c:	10bfffc4 	addi	r2,r2,-1
   16830:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   16834:	e0bff917 	ldw	r2,-28(fp)
   16838:	10000526 	beq	r2,zero,16850 <altera_avalon_jtag_uart_irq+0x1ac>
   1683c:	e0bffa17 	ldw	r2,-24(fp)
   16840:	10c00d17 	ldw	r3,52(r2)
   16844:	e0bffa17 	ldw	r2,-24(fp)
   16848:	10800c17 	ldw	r2,48(r2)
   1684c:	18bfe51e 	bne	r3,r2,167e4 <__alt_data_end+0xf00167e4>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   16850:	e0bff917 	ldw	r2,-28(fp)
   16854:	103f9d26 	beq	r2,zero,166cc <__alt_data_end+0xf00166cc>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16858:	e0bffa17 	ldw	r2,-24(fp)
   1685c:	10c00817 	ldw	r3,32(r2)
   16860:	00bfff44 	movi	r2,-3
   16864:	1886703a 	and	r3,r3,r2
   16868:	e0bffa17 	ldw	r2,-24(fp)
   1686c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16870:	e0bffa17 	ldw	r2,-24(fp)
   16874:	10800017 	ldw	r2,0(r2)
   16878:	10800104 	addi	r2,r2,4
   1687c:	1007883a 	mov	r3,r2
   16880:	e0bffa17 	ldw	r2,-24(fp)
   16884:	10800817 	ldw	r2,32(r2)
   16888:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1688c:	e0bffb17 	ldw	r2,-20(fp)
   16890:	10800104 	addi	r2,r2,4
   16894:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   16898:	003f8c06 	br	166cc <__alt_data_end+0xf00166cc>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   1689c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   168a0:	0001883a 	nop
   168a4:	e037883a 	mov	sp,fp
   168a8:	df000017 	ldw	fp,0(sp)
   168ac:	dec00104 	addi	sp,sp,4
   168b0:	f800283a 	ret

000168b4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   168b4:	defff804 	addi	sp,sp,-32
   168b8:	df000715 	stw	fp,28(sp)
   168bc:	df000704 	addi	fp,sp,28
   168c0:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   168c4:	e0bffb17 	ldw	r2,-20(fp)
   168c8:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   168cc:	e0bff917 	ldw	r2,-28(fp)
   168d0:	10800017 	ldw	r2,0(r2)
   168d4:	10800104 	addi	r2,r2,4
   168d8:	10800037 	ldwio	r2,0(r2)
   168dc:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   168e0:	e0bffa17 	ldw	r2,-24(fp)
   168e4:	1081000c 	andi	r2,r2,1024
   168e8:	10000b26 	beq	r2,zero,16918 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   168ec:	e0bff917 	ldw	r2,-28(fp)
   168f0:	10800017 	ldw	r2,0(r2)
   168f4:	10800104 	addi	r2,r2,4
   168f8:	1007883a 	mov	r3,r2
   168fc:	e0bff917 	ldw	r2,-28(fp)
   16900:	10800817 	ldw	r2,32(r2)
   16904:	10810014 	ori	r2,r2,1024
   16908:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   1690c:	e0bff917 	ldw	r2,-28(fp)
   16910:	10000915 	stw	zero,36(r2)
   16914:	00000a06 	br	16940 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   16918:	e0bff917 	ldw	r2,-28(fp)
   1691c:	10c00917 	ldw	r3,36(r2)
   16920:	00a00034 	movhi	r2,32768
   16924:	10bfff04 	addi	r2,r2,-4
   16928:	10c00536 	bltu	r2,r3,16940 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   1692c:	e0bff917 	ldw	r2,-28(fp)
   16930:	10800917 	ldw	r2,36(r2)
   16934:	10c00044 	addi	r3,r2,1
   16938:	e0bff917 	ldw	r2,-28(fp)
   1693c:	10c00915 	stw	r3,36(r2)
   16940:	d0a04d17 	ldw	r2,-32460(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   16944:	e037883a 	mov	sp,fp
   16948:	df000017 	ldw	fp,0(sp)
   1694c:	dec00104 	addi	sp,sp,4
   16950:	f800283a 	ret

00016954 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   16954:	defffd04 	addi	sp,sp,-12
   16958:	df000215 	stw	fp,8(sp)
   1695c:	df000204 	addi	fp,sp,8
   16960:	e13ffe15 	stw	r4,-8(fp)
   16964:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16968:	00000506 	br	16980 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   1696c:	e0bfff17 	ldw	r2,-4(fp)
   16970:	1090000c 	andi	r2,r2,16384
   16974:	10000226 	beq	r2,zero,16980 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16978:	00bffd44 	movi	r2,-11
   1697c:	00000b06 	br	169ac <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16980:	e0bffe17 	ldw	r2,-8(fp)
   16984:	10c00d17 	ldw	r3,52(r2)
   16988:	e0bffe17 	ldw	r2,-8(fp)
   1698c:	10800c17 	ldw	r2,48(r2)
   16990:	18800526 	beq	r3,r2,169a8 <altera_avalon_jtag_uart_close+0x54>
   16994:	e0bffe17 	ldw	r2,-8(fp)
   16998:	10c00917 	ldw	r3,36(r2)
   1699c:	e0bffe17 	ldw	r2,-8(fp)
   169a0:	10800117 	ldw	r2,4(r2)
   169a4:	18bff136 	bltu	r3,r2,1696c <__alt_data_end+0xf001696c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   169a8:	0005883a 	mov	r2,zero
}
   169ac:	e037883a 	mov	sp,fp
   169b0:	df000017 	ldw	fp,0(sp)
   169b4:	dec00104 	addi	sp,sp,4
   169b8:	f800283a 	ret

000169bc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   169bc:	defffa04 	addi	sp,sp,-24
   169c0:	df000515 	stw	fp,20(sp)
   169c4:	df000504 	addi	fp,sp,20
   169c8:	e13ffd15 	stw	r4,-12(fp)
   169cc:	e17ffe15 	stw	r5,-8(fp)
   169d0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   169d4:	00bff9c4 	movi	r2,-25
   169d8:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   169dc:	e0bffe17 	ldw	r2,-8(fp)
   169e0:	10da8060 	cmpeqi	r3,r2,27137
   169e4:	1800031e 	bne	r3,zero,169f4 <altera_avalon_jtag_uart_ioctl+0x38>
   169e8:	109a80a0 	cmpeqi	r2,r2,27138
   169ec:	1000181e 	bne	r2,zero,16a50 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   169f0:	00002906 	br	16a98 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   169f4:	e0bffd17 	ldw	r2,-12(fp)
   169f8:	10c00117 	ldw	r3,4(r2)
   169fc:	00a00034 	movhi	r2,32768
   16a00:	10bfffc4 	addi	r2,r2,-1
   16a04:	18802126 	beq	r3,r2,16a8c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   16a08:	e0bfff17 	ldw	r2,-4(fp)
   16a0c:	10800017 	ldw	r2,0(r2)
   16a10:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   16a14:	e0bffc17 	ldw	r2,-16(fp)
   16a18:	10800090 	cmplti	r2,r2,2
   16a1c:	1000061e 	bne	r2,zero,16a38 <altera_avalon_jtag_uart_ioctl+0x7c>
   16a20:	e0fffc17 	ldw	r3,-16(fp)
   16a24:	00a00034 	movhi	r2,32768
   16a28:	10bfffc4 	addi	r2,r2,-1
   16a2c:	18800226 	beq	r3,r2,16a38 <altera_avalon_jtag_uart_ioctl+0x7c>
   16a30:	e0bffc17 	ldw	r2,-16(fp)
   16a34:	00000206 	br	16a40 <altera_avalon_jtag_uart_ioctl+0x84>
   16a38:	00a00034 	movhi	r2,32768
   16a3c:	10bfff84 	addi	r2,r2,-2
   16a40:	e0fffd17 	ldw	r3,-12(fp)
   16a44:	18800115 	stw	r2,4(r3)
      rc = 0;
   16a48:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16a4c:	00000f06 	br	16a8c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   16a50:	e0bffd17 	ldw	r2,-12(fp)
   16a54:	10c00117 	ldw	r3,4(r2)
   16a58:	00a00034 	movhi	r2,32768
   16a5c:	10bfffc4 	addi	r2,r2,-1
   16a60:	18800c26 	beq	r3,r2,16a94 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   16a64:	e0bffd17 	ldw	r2,-12(fp)
   16a68:	10c00917 	ldw	r3,36(r2)
   16a6c:	e0bffd17 	ldw	r2,-12(fp)
   16a70:	10800117 	ldw	r2,4(r2)
   16a74:	1885803a 	cmpltu	r2,r3,r2
   16a78:	10c03fcc 	andi	r3,r2,255
   16a7c:	e0bfff17 	ldw	r2,-4(fp)
   16a80:	10c00015 	stw	r3,0(r2)
      rc = 0;
   16a84:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16a88:	00000206 	br	16a94 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   16a8c:	0001883a 	nop
   16a90:	00000106 	br	16a98 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   16a94:	0001883a 	nop

  default:
    break;
  }

  return rc;
   16a98:	e0bffb17 	ldw	r2,-20(fp)
}
   16a9c:	e037883a 	mov	sp,fp
   16aa0:	df000017 	ldw	fp,0(sp)
   16aa4:	dec00104 	addi	sp,sp,4
   16aa8:	f800283a 	ret

00016aac <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   16aac:	defff304 	addi	sp,sp,-52
   16ab0:	dfc00c15 	stw	ra,48(sp)
   16ab4:	df000b15 	stw	fp,44(sp)
   16ab8:	df000b04 	addi	fp,sp,44
   16abc:	e13ffc15 	stw	r4,-16(fp)
   16ac0:	e17ffd15 	stw	r5,-12(fp)
   16ac4:	e1bffe15 	stw	r6,-8(fp)
   16ac8:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   16acc:	e0bffd17 	ldw	r2,-12(fp)
   16ad0:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16ad4:	00004706 	br	16bf4 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   16ad8:	e0bffc17 	ldw	r2,-16(fp)
   16adc:	10800a17 	ldw	r2,40(r2)
   16ae0:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   16ae4:	e0bffc17 	ldw	r2,-16(fp)
   16ae8:	10800b17 	ldw	r2,44(r2)
   16aec:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   16af0:	e0fff717 	ldw	r3,-36(fp)
   16af4:	e0bff817 	ldw	r2,-32(fp)
   16af8:	18800536 	bltu	r3,r2,16b10 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   16afc:	e0fff717 	ldw	r3,-36(fp)
   16b00:	e0bff817 	ldw	r2,-32(fp)
   16b04:	1885c83a 	sub	r2,r3,r2
   16b08:	e0bff615 	stw	r2,-40(fp)
   16b0c:	00000406 	br	16b20 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   16b10:	00c20004 	movi	r3,2048
   16b14:	e0bff817 	ldw	r2,-32(fp)
   16b18:	1885c83a 	sub	r2,r3,r2
   16b1c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   16b20:	e0bff617 	ldw	r2,-40(fp)
   16b24:	10001e26 	beq	r2,zero,16ba0 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   16b28:	e0fffe17 	ldw	r3,-8(fp)
   16b2c:	e0bff617 	ldw	r2,-40(fp)
   16b30:	1880022e 	bgeu	r3,r2,16b3c <altera_avalon_jtag_uart_read+0x90>
        n = space;
   16b34:	e0bffe17 	ldw	r2,-8(fp)
   16b38:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   16b3c:	e0bffc17 	ldw	r2,-16(fp)
   16b40:	10c00e04 	addi	r3,r2,56
   16b44:	e0bff817 	ldw	r2,-32(fp)
   16b48:	1885883a 	add	r2,r3,r2
   16b4c:	e1bff617 	ldw	r6,-40(fp)
   16b50:	100b883a 	mov	r5,r2
   16b54:	e13ff517 	ldw	r4,-44(fp)
   16b58:	00087280 	call	8728 <memcpy>
      ptr   += n;
   16b5c:	e0fff517 	ldw	r3,-44(fp)
   16b60:	e0bff617 	ldw	r2,-40(fp)
   16b64:	1885883a 	add	r2,r3,r2
   16b68:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   16b6c:	e0fffe17 	ldw	r3,-8(fp)
   16b70:	e0bff617 	ldw	r2,-40(fp)
   16b74:	1885c83a 	sub	r2,r3,r2
   16b78:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16b7c:	e0fff817 	ldw	r3,-32(fp)
   16b80:	e0bff617 	ldw	r2,-40(fp)
   16b84:	1885883a 	add	r2,r3,r2
   16b88:	10c1ffcc 	andi	r3,r2,2047
   16b8c:	e0bffc17 	ldw	r2,-16(fp)
   16b90:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   16b94:	e0bffe17 	ldw	r2,-8(fp)
   16b98:	00bfcf16 	blt	zero,r2,16ad8 <__alt_data_end+0xf0016ad8>
   16b9c:	00000106 	br	16ba4 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   16ba0:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   16ba4:	e0fff517 	ldw	r3,-44(fp)
   16ba8:	e0bffd17 	ldw	r2,-12(fp)
   16bac:	1880141e 	bne	r3,r2,16c00 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   16bb0:	e0bfff17 	ldw	r2,-4(fp)
   16bb4:	1090000c 	andi	r2,r2,16384
   16bb8:	1000131e 	bne	r2,zero,16c08 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   16bbc:	0001883a 	nop
   16bc0:	e0bffc17 	ldw	r2,-16(fp)
   16bc4:	10c00a17 	ldw	r3,40(r2)
   16bc8:	e0bff717 	ldw	r2,-36(fp)
   16bcc:	1880051e 	bne	r3,r2,16be4 <altera_avalon_jtag_uart_read+0x138>
   16bd0:	e0bffc17 	ldw	r2,-16(fp)
   16bd4:	10c00917 	ldw	r3,36(r2)
   16bd8:	e0bffc17 	ldw	r2,-16(fp)
   16bdc:	10800117 	ldw	r2,4(r2)
   16be0:	18bff736 	bltu	r3,r2,16bc0 <__alt_data_end+0xf0016bc0>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   16be4:	e0bffc17 	ldw	r2,-16(fp)
   16be8:	10c00a17 	ldw	r3,40(r2)
   16bec:	e0bff717 	ldw	r2,-36(fp)
   16bf0:	18800726 	beq	r3,r2,16c10 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16bf4:	e0bffe17 	ldw	r2,-8(fp)
   16bf8:	00bfb716 	blt	zero,r2,16ad8 <__alt_data_end+0xf0016ad8>
   16bfc:	00000506 	br	16c14 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   16c00:	0001883a 	nop
   16c04:	00000306 	br	16c14 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   16c08:	0001883a 	nop
   16c0c:	00000106 	br	16c14 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   16c10:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   16c14:	e0fff517 	ldw	r3,-44(fp)
   16c18:	e0bffd17 	ldw	r2,-12(fp)
   16c1c:	18801826 	beq	r3,r2,16c80 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16c20:	0005303a 	rdctl	r2,status
   16c24:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16c28:	e0fffb17 	ldw	r3,-20(fp)
   16c2c:	00bfff84 	movi	r2,-2
   16c30:	1884703a 	and	r2,r3,r2
   16c34:	1001703a 	wrctl	status,r2
  
  return context;
   16c38:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   16c3c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16c40:	e0bffc17 	ldw	r2,-16(fp)
   16c44:	10800817 	ldw	r2,32(r2)
   16c48:	10c00054 	ori	r3,r2,1
   16c4c:	e0bffc17 	ldw	r2,-16(fp)
   16c50:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16c54:	e0bffc17 	ldw	r2,-16(fp)
   16c58:	10800017 	ldw	r2,0(r2)
   16c5c:	10800104 	addi	r2,r2,4
   16c60:	1007883a 	mov	r3,r2
   16c64:	e0bffc17 	ldw	r2,-16(fp)
   16c68:	10800817 	ldw	r2,32(r2)
   16c6c:	18800035 	stwio	r2,0(r3)
   16c70:	e0bffa17 	ldw	r2,-24(fp)
   16c74:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16c78:	e0bff917 	ldw	r2,-28(fp)
   16c7c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   16c80:	e0fff517 	ldw	r3,-44(fp)
   16c84:	e0bffd17 	ldw	r2,-12(fp)
   16c88:	18800426 	beq	r3,r2,16c9c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   16c8c:	e0fff517 	ldw	r3,-44(fp)
   16c90:	e0bffd17 	ldw	r2,-12(fp)
   16c94:	1885c83a 	sub	r2,r3,r2
   16c98:	00000606 	br	16cb4 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   16c9c:	e0bfff17 	ldw	r2,-4(fp)
   16ca0:	1090000c 	andi	r2,r2,16384
   16ca4:	10000226 	beq	r2,zero,16cb0 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   16ca8:	00bffd44 	movi	r2,-11
   16cac:	00000106 	br	16cb4 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   16cb0:	00bffec4 	movi	r2,-5
}
   16cb4:	e037883a 	mov	sp,fp
   16cb8:	dfc00117 	ldw	ra,4(sp)
   16cbc:	df000017 	ldw	fp,0(sp)
   16cc0:	dec00204 	addi	sp,sp,8
   16cc4:	f800283a 	ret

00016cc8 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   16cc8:	defff304 	addi	sp,sp,-52
   16ccc:	dfc00c15 	stw	ra,48(sp)
   16cd0:	df000b15 	stw	fp,44(sp)
   16cd4:	df000b04 	addi	fp,sp,44
   16cd8:	e13ffc15 	stw	r4,-16(fp)
   16cdc:	e17ffd15 	stw	r5,-12(fp)
   16ce0:	e1bffe15 	stw	r6,-8(fp)
   16ce4:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   16ce8:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   16cec:	e0bffd17 	ldw	r2,-12(fp)
   16cf0:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   16cf4:	00003706 	br	16dd4 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   16cf8:	e0bffc17 	ldw	r2,-16(fp)
   16cfc:	10800c17 	ldw	r2,48(r2)
   16d00:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   16d04:	e0bffc17 	ldw	r2,-16(fp)
   16d08:	10800d17 	ldw	r2,52(r2)
   16d0c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   16d10:	e0fff917 	ldw	r3,-28(fp)
   16d14:	e0bff517 	ldw	r2,-44(fp)
   16d18:	1880062e 	bgeu	r3,r2,16d34 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   16d1c:	e0fff517 	ldw	r3,-44(fp)
   16d20:	e0bff917 	ldw	r2,-28(fp)
   16d24:	1885c83a 	sub	r2,r3,r2
   16d28:	10bfffc4 	addi	r2,r2,-1
   16d2c:	e0bff615 	stw	r2,-40(fp)
   16d30:	00000b06 	br	16d60 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   16d34:	e0bff517 	ldw	r2,-44(fp)
   16d38:	10000526 	beq	r2,zero,16d50 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   16d3c:	00c20004 	movi	r3,2048
   16d40:	e0bff917 	ldw	r2,-28(fp)
   16d44:	1885c83a 	sub	r2,r3,r2
   16d48:	e0bff615 	stw	r2,-40(fp)
   16d4c:	00000406 	br	16d60 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   16d50:	00c1ffc4 	movi	r3,2047
   16d54:	e0bff917 	ldw	r2,-28(fp)
   16d58:	1885c83a 	sub	r2,r3,r2
   16d5c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   16d60:	e0bff617 	ldw	r2,-40(fp)
   16d64:	10001e26 	beq	r2,zero,16de0 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   16d68:	e0fffe17 	ldw	r3,-8(fp)
   16d6c:	e0bff617 	ldw	r2,-40(fp)
   16d70:	1880022e 	bgeu	r3,r2,16d7c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   16d74:	e0bffe17 	ldw	r2,-8(fp)
   16d78:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   16d7c:	e0bffc17 	ldw	r2,-16(fp)
   16d80:	10c20e04 	addi	r3,r2,2104
   16d84:	e0bff917 	ldw	r2,-28(fp)
   16d88:	1885883a 	add	r2,r3,r2
   16d8c:	e1bff617 	ldw	r6,-40(fp)
   16d90:	e17ffd17 	ldw	r5,-12(fp)
   16d94:	1009883a 	mov	r4,r2
   16d98:	00087280 	call	8728 <memcpy>
      ptr   += n;
   16d9c:	e0fffd17 	ldw	r3,-12(fp)
   16da0:	e0bff617 	ldw	r2,-40(fp)
   16da4:	1885883a 	add	r2,r3,r2
   16da8:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   16dac:	e0fffe17 	ldw	r3,-8(fp)
   16db0:	e0bff617 	ldw	r2,-40(fp)
   16db4:	1885c83a 	sub	r2,r3,r2
   16db8:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16dbc:	e0fff917 	ldw	r3,-28(fp)
   16dc0:	e0bff617 	ldw	r2,-40(fp)
   16dc4:	1885883a 	add	r2,r3,r2
   16dc8:	10c1ffcc 	andi	r3,r2,2047
   16dcc:	e0bffc17 	ldw	r2,-16(fp)
   16dd0:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   16dd4:	e0bffe17 	ldw	r2,-8(fp)
   16dd8:	00bfc716 	blt	zero,r2,16cf8 <__alt_data_end+0xf0016cf8>
   16ddc:	00000106 	br	16de4 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   16de0:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16de4:	0005303a 	rdctl	r2,status
   16de8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16dec:	e0fffb17 	ldw	r3,-20(fp)
   16df0:	00bfff84 	movi	r2,-2
   16df4:	1884703a 	and	r2,r3,r2
   16df8:	1001703a 	wrctl	status,r2
  
  return context;
   16dfc:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   16e00:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16e04:	e0bffc17 	ldw	r2,-16(fp)
   16e08:	10800817 	ldw	r2,32(r2)
   16e0c:	10c00094 	ori	r3,r2,2
   16e10:	e0bffc17 	ldw	r2,-16(fp)
   16e14:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16e18:	e0bffc17 	ldw	r2,-16(fp)
   16e1c:	10800017 	ldw	r2,0(r2)
   16e20:	10800104 	addi	r2,r2,4
   16e24:	1007883a 	mov	r3,r2
   16e28:	e0bffc17 	ldw	r2,-16(fp)
   16e2c:	10800817 	ldw	r2,32(r2)
   16e30:	18800035 	stwio	r2,0(r3)
   16e34:	e0bffa17 	ldw	r2,-24(fp)
   16e38:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16e3c:	e0bff817 	ldw	r2,-32(fp)
   16e40:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   16e44:	e0bffe17 	ldw	r2,-8(fp)
   16e48:	0080100e 	bge	zero,r2,16e8c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   16e4c:	e0bfff17 	ldw	r2,-4(fp)
   16e50:	1090000c 	andi	r2,r2,16384
   16e54:	1000101e 	bne	r2,zero,16e98 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   16e58:	0001883a 	nop
   16e5c:	e0bffc17 	ldw	r2,-16(fp)
   16e60:	10c00d17 	ldw	r3,52(r2)
   16e64:	e0bff517 	ldw	r2,-44(fp)
   16e68:	1880051e 	bne	r3,r2,16e80 <altera_avalon_jtag_uart_write+0x1b8>
   16e6c:	e0bffc17 	ldw	r2,-16(fp)
   16e70:	10c00917 	ldw	r3,36(r2)
   16e74:	e0bffc17 	ldw	r2,-16(fp)
   16e78:	10800117 	ldw	r2,4(r2)
   16e7c:	18bff736 	bltu	r3,r2,16e5c <__alt_data_end+0xf0016e5c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   16e80:	e0bffc17 	ldw	r2,-16(fp)
   16e84:	10800917 	ldw	r2,36(r2)
   16e88:	1000051e 	bne	r2,zero,16ea0 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   16e8c:	e0bffe17 	ldw	r2,-8(fp)
   16e90:	00bfd016 	blt	zero,r2,16dd4 <__alt_data_end+0xf0016dd4>
   16e94:	00000306 	br	16ea4 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   16e98:	0001883a 	nop
   16e9c:	00000106 	br	16ea4 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   16ea0:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   16ea4:	e0fffd17 	ldw	r3,-12(fp)
   16ea8:	e0bff717 	ldw	r2,-36(fp)
   16eac:	18800426 	beq	r3,r2,16ec0 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   16eb0:	e0fffd17 	ldw	r3,-12(fp)
   16eb4:	e0bff717 	ldw	r2,-36(fp)
   16eb8:	1885c83a 	sub	r2,r3,r2
   16ebc:	00000606 	br	16ed8 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   16ec0:	e0bfff17 	ldw	r2,-4(fp)
   16ec4:	1090000c 	andi	r2,r2,16384
   16ec8:	10000226 	beq	r2,zero,16ed4 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   16ecc:	00bffd44 	movi	r2,-11
   16ed0:	00000106 	br	16ed8 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   16ed4:	00bffec4 	movi	r2,-5
}
   16ed8:	e037883a 	mov	sp,fp
   16edc:	dfc00117 	ldw	ra,4(sp)
   16ee0:	df000017 	ldw	fp,0(sp)
   16ee4:	dec00204 	addi	sp,sp,8
   16ee8:	f800283a 	ret

00016eec <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   16eec:	defffa04 	addi	sp,sp,-24
   16ef0:	dfc00515 	stw	ra,20(sp)
   16ef4:	df000415 	stw	fp,16(sp)
   16ef8:	df000404 	addi	fp,sp,16
   16efc:	e13ffe15 	stw	r4,-8(fp)
   16f00:	2805883a 	mov	r2,r5
   16f04:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16f08:	e0bffe17 	ldw	r2,-8(fp)
   16f0c:	10800017 	ldw	r2,0(r2)
   16f10:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   16f14:	008003f4 	movhi	r2,15
   16f18:	10909004 	addi	r2,r2,16960
   16f1c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   16f20:	e0bffe17 	ldw	r2,-8(fp)
   16f24:	10800803 	ldbu	r2,32(r2)
   16f28:	10803fcc 	andi	r2,r2,255
   16f2c:	1080201c 	xori	r2,r2,128
   16f30:	10bfe004 	addi	r2,r2,-128
   16f34:	1000151e 	bne	r2,zero,16f8c <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16f38:	00000906 	br	16f60 <lcd_write_command+0x74>
    if (--i == 0)
   16f3c:	e0bffc17 	ldw	r2,-16(fp)
   16f40:	10bfffc4 	addi	r2,r2,-1
   16f44:	e0bffc15 	stw	r2,-16(fp)
   16f48:	e0bffc17 	ldw	r2,-16(fp)
   16f4c:	1000041e 	bne	r2,zero,16f60 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   16f50:	e0bffe17 	ldw	r2,-8(fp)
   16f54:	00c00044 	movi	r3,1
   16f58:	10c00805 	stb	r3,32(r2)
      return;
   16f5c:	00000c06 	br	16f90 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16f60:	e0bffd17 	ldw	r2,-12(fp)
   16f64:	10800104 	addi	r2,r2,4
   16f68:	10800037 	ldwio	r2,0(r2)
   16f6c:	1080200c 	andi	r2,r2,128
   16f70:	103ff21e 	bne	r2,zero,16f3c <__alt_data_end+0xf0016f3c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   16f74:	01001904 	movi	r4,100
   16f78:	0019ae00 	call	19ae0 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   16f7c:	e0bffd17 	ldw	r2,-12(fp)
   16f80:	e0ffff03 	ldbu	r3,-4(fp)
   16f84:	10c00035 	stwio	r3,0(r2)
   16f88:	00000106 	br	16f90 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16f8c:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   16f90:	e037883a 	mov	sp,fp
   16f94:	dfc00117 	ldw	ra,4(sp)
   16f98:	df000017 	ldw	fp,0(sp)
   16f9c:	dec00204 	addi	sp,sp,8
   16fa0:	f800283a 	ret

00016fa4 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   16fa4:	defffa04 	addi	sp,sp,-24
   16fa8:	dfc00515 	stw	ra,20(sp)
   16fac:	df000415 	stw	fp,16(sp)
   16fb0:	df000404 	addi	fp,sp,16
   16fb4:	e13ffe15 	stw	r4,-8(fp)
   16fb8:	2805883a 	mov	r2,r5
   16fbc:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16fc0:	e0bffe17 	ldw	r2,-8(fp)
   16fc4:	10800017 	ldw	r2,0(r2)
   16fc8:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   16fcc:	008003f4 	movhi	r2,15
   16fd0:	10909004 	addi	r2,r2,16960
   16fd4:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   16fd8:	e0bffe17 	ldw	r2,-8(fp)
   16fdc:	10800803 	ldbu	r2,32(r2)
   16fe0:	10803fcc 	andi	r2,r2,255
   16fe4:	1080201c 	xori	r2,r2,128
   16fe8:	10bfe004 	addi	r2,r2,-128
   16fec:	10001d1e 	bne	r2,zero,17064 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16ff0:	00000906 	br	17018 <lcd_write_data+0x74>
    if (--i == 0)
   16ff4:	e0bffc17 	ldw	r2,-16(fp)
   16ff8:	10bfffc4 	addi	r2,r2,-1
   16ffc:	e0bffc15 	stw	r2,-16(fp)
   17000:	e0bffc17 	ldw	r2,-16(fp)
   17004:	1000041e 	bne	r2,zero,17018 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   17008:	e0bffe17 	ldw	r2,-8(fp)
   1700c:	00c00044 	movi	r3,1
   17010:	10c00805 	stb	r3,32(r2)
      return;
   17014:	00001406 	br	17068 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   17018:	e0bffd17 	ldw	r2,-12(fp)
   1701c:	10800104 	addi	r2,r2,4
   17020:	10800037 	ldwio	r2,0(r2)
   17024:	1080200c 	andi	r2,r2,128
   17028:	103ff21e 	bne	r2,zero,16ff4 <__alt_data_end+0xf0016ff4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1702c:	01001904 	movi	r4,100
   17030:	0019ae00 	call	19ae0 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   17034:	e0bffd17 	ldw	r2,-12(fp)
   17038:	10800204 	addi	r2,r2,8
   1703c:	1007883a 	mov	r3,r2
   17040:	e0bfff03 	ldbu	r2,-4(fp)
   17044:	18800035 	stwio	r2,0(r3)

  sp->address++;
   17048:	e0bffe17 	ldw	r2,-8(fp)
   1704c:	108008c3 	ldbu	r2,35(r2)
   17050:	10800044 	addi	r2,r2,1
   17054:	1007883a 	mov	r3,r2
   17058:	e0bffe17 	ldw	r2,-8(fp)
   1705c:	10c008c5 	stb	r3,35(r2)
   17060:	00000106 	br	17068 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   17064:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   17068:	e037883a 	mov	sp,fp
   1706c:	dfc00117 	ldw	ra,4(sp)
   17070:	df000017 	ldw	fp,0(sp)
   17074:	dec00204 	addi	sp,sp,8
   17078:	f800283a 	ret

0001707c <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   1707c:	defffc04 	addi	sp,sp,-16
   17080:	dfc00315 	stw	ra,12(sp)
   17084:	df000215 	stw	fp,8(sp)
   17088:	df000204 	addi	fp,sp,8
   1708c:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   17090:	01400044 	movi	r5,1
   17094:	e13fff17 	ldw	r4,-4(fp)
   17098:	0016eec0 	call	16eec <lcd_write_command>

  sp->x = 0;
   1709c:	e0bfff17 	ldw	r2,-4(fp)
   170a0:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   170a4:	e0bfff17 	ldw	r2,-4(fp)
   170a8:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   170ac:	e0bfff17 	ldw	r2,-4(fp)
   170b0:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   170b4:	e03ffe15 	stw	zero,-8(fp)
   170b8:	00001b06 	br	17128 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   170bc:	e0bffe17 	ldw	r2,-8(fp)
   170c0:	108018e4 	muli	r2,r2,99
   170c4:	10801004 	addi	r2,r2,64
   170c8:	e0ffff17 	ldw	r3,-4(fp)
   170cc:	1885883a 	add	r2,r3,r2
   170d0:	01801444 	movi	r6,81
   170d4:	01400804 	movi	r5,32
   170d8:	1009883a 	mov	r4,r2
   170dc:	00088700 	call	8870 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   170e0:	e0bffe17 	ldw	r2,-8(fp)
   170e4:	108018e4 	muli	r2,r2,99
   170e8:	10800c04 	addi	r2,r2,48
   170ec:	e0ffff17 	ldw	r3,-4(fp)
   170f0:	1885883a 	add	r2,r3,r2
   170f4:	01800404 	movi	r6,16
   170f8:	01400804 	movi	r5,32
   170fc:	1009883a 	mov	r4,r2
   17100:	00088700 	call	8870 <memset>
    sp->line[y].width = 0;
   17104:	e0ffff17 	ldw	r3,-4(fp)
   17108:	e0bffe17 	ldw	r2,-8(fp)
   1710c:	108018e4 	muli	r2,r2,99
   17110:	1885883a 	add	r2,r3,r2
   17114:	10802444 	addi	r2,r2,145
   17118:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1711c:	e0bffe17 	ldw	r2,-8(fp)
   17120:	10800044 	addi	r2,r2,1
   17124:	e0bffe15 	stw	r2,-8(fp)
   17128:	e0bffe17 	ldw	r2,-8(fp)
   1712c:	10800090 	cmplti	r2,r2,2
   17130:	103fe21e 	bne	r2,zero,170bc <__alt_data_end+0xf00170bc>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   17134:	0001883a 	nop
   17138:	e037883a 	mov	sp,fp
   1713c:	dfc00117 	ldw	ra,4(sp)
   17140:	df000017 	ldw	fp,0(sp)
   17144:	dec00204 	addi	sp,sp,8
   17148:	f800283a 	ret

0001714c <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   1714c:	defff704 	addi	sp,sp,-36
   17150:	dfc00815 	stw	ra,32(sp)
   17154:	df000715 	stw	fp,28(sp)
   17158:	df000704 	addi	fp,sp,28
   1715c:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   17160:	e0bfff17 	ldw	r2,-4(fp)
   17164:	10800943 	ldbu	r2,37(r2)
   17168:	10803fcc 	andi	r2,r2,255
   1716c:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17170:	e03ff915 	stw	zero,-28(fp)
   17174:	00006806 	br	17318 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   17178:	e0ffff17 	ldw	r3,-4(fp)
   1717c:	e0bff917 	ldw	r2,-28(fp)
   17180:	108018e4 	muli	r2,r2,99
   17184:	1885883a 	add	r2,r3,r2
   17188:	10802444 	addi	r2,r2,145
   1718c:	10800003 	ldbu	r2,0(r2)
   17190:	10803fcc 	andi	r2,r2,255
   17194:	1080201c 	xori	r2,r2,128
   17198:	10bfe004 	addi	r2,r2,-128
   1719c:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   171a0:	e0ffff17 	ldw	r3,-4(fp)
   171a4:	e0bff917 	ldw	r2,-28(fp)
   171a8:	108018e4 	muli	r2,r2,99
   171ac:	1885883a 	add	r2,r3,r2
   171b0:	10802484 	addi	r2,r2,146
   171b4:	10800003 	ldbu	r2,0(r2)
   171b8:	10c03fcc 	andi	r3,r2,255
   171bc:	e0bffc17 	ldw	r2,-16(fp)
   171c0:	1885383a 	mul	r2,r3,r2
   171c4:	1005d23a 	srai	r2,r2,8
   171c8:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   171cc:	e0fffb17 	ldw	r3,-20(fp)
   171d0:	e0bffd17 	ldw	r2,-12(fp)
   171d4:	18800116 	blt	r3,r2,171dc <lcd_repaint_screen+0x90>
      offset = 0;
   171d8:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   171dc:	e03ffa15 	stw	zero,-24(fp)
   171e0:	00004706 	br	17300 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   171e4:	e0fffa17 	ldw	r3,-24(fp)
   171e8:	e0bffb17 	ldw	r2,-20(fp)
   171ec:	1885883a 	add	r2,r3,r2
   171f0:	e0fffd17 	ldw	r3,-12(fp)
   171f4:	10c9283a 	div	r4,r2,r3
   171f8:	e0fffd17 	ldw	r3,-12(fp)
   171fc:	20c7383a 	mul	r3,r4,r3
   17200:	10c5c83a 	sub	r2,r2,r3
   17204:	e13fff17 	ldw	r4,-4(fp)
   17208:	e0fff917 	ldw	r3,-28(fp)
   1720c:	18c018e4 	muli	r3,r3,99
   17210:	20c7883a 	add	r3,r4,r3
   17214:	1885883a 	add	r2,r3,r2
   17218:	10801004 	addi	r2,r2,64
   1721c:	10800003 	ldbu	r2,0(r2)
   17220:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   17224:	e0ffff17 	ldw	r3,-4(fp)
   17228:	e0bff917 	ldw	r2,-28(fp)
   1722c:	108018e4 	muli	r2,r2,99
   17230:	1887883a 	add	r3,r3,r2
   17234:	e0bffa17 	ldw	r2,-24(fp)
   17238:	1885883a 	add	r2,r3,r2
   1723c:	10800c04 	addi	r2,r2,48
   17240:	10800003 	ldbu	r2,0(r2)
   17244:	10c03fcc 	andi	r3,r2,255
   17248:	18c0201c 	xori	r3,r3,128
   1724c:	18ffe004 	addi	r3,r3,-128
   17250:	e0bffe07 	ldb	r2,-8(fp)
   17254:	18802726 	beq	r3,r2,172f4 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   17258:	e0fff917 	ldw	r3,-28(fp)
   1725c:	d0a01204 	addi	r2,gp,-32696
   17260:	1885883a 	add	r2,r3,r2
   17264:	10800003 	ldbu	r2,0(r2)
   17268:	1007883a 	mov	r3,r2
   1726c:	e0bffa17 	ldw	r2,-24(fp)
   17270:	1885883a 	add	r2,r3,r2
   17274:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   17278:	e0fffe43 	ldbu	r3,-7(fp)
   1727c:	e0bfff17 	ldw	r2,-4(fp)
   17280:	108008c3 	ldbu	r2,35(r2)
   17284:	10803fcc 	andi	r2,r2,255
   17288:	1080201c 	xori	r2,r2,128
   1728c:	10bfe004 	addi	r2,r2,-128
   17290:	18800a26 	beq	r3,r2,172bc <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   17294:	e0fffe43 	ldbu	r3,-7(fp)
   17298:	00bfe004 	movi	r2,-128
   1729c:	1884b03a 	or	r2,r3,r2
   172a0:	10803fcc 	andi	r2,r2,255
   172a4:	100b883a 	mov	r5,r2
   172a8:	e13fff17 	ldw	r4,-4(fp)
   172ac:	0016eec0 	call	16eec <lcd_write_command>
          sp->address = address;
   172b0:	e0fffe43 	ldbu	r3,-7(fp)
   172b4:	e0bfff17 	ldw	r2,-4(fp)
   172b8:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   172bc:	e0bffe03 	ldbu	r2,-8(fp)
   172c0:	10803fcc 	andi	r2,r2,255
   172c4:	100b883a 	mov	r5,r2
   172c8:	e13fff17 	ldw	r4,-4(fp)
   172cc:	0016fa40 	call	16fa4 <lcd_write_data>
        sp->line[y].visible[x] = c;
   172d0:	e0ffff17 	ldw	r3,-4(fp)
   172d4:	e0bff917 	ldw	r2,-28(fp)
   172d8:	108018e4 	muli	r2,r2,99
   172dc:	1887883a 	add	r3,r3,r2
   172e0:	e0bffa17 	ldw	r2,-24(fp)
   172e4:	1885883a 	add	r2,r3,r2
   172e8:	10800c04 	addi	r2,r2,48
   172ec:	e0fffe03 	ldbu	r3,-8(fp)
   172f0:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   172f4:	e0bffa17 	ldw	r2,-24(fp)
   172f8:	10800044 	addi	r2,r2,1
   172fc:	e0bffa15 	stw	r2,-24(fp)
   17300:	e0bffa17 	ldw	r2,-24(fp)
   17304:	10800410 	cmplti	r2,r2,16
   17308:	103fb61e 	bne	r2,zero,171e4 <__alt_data_end+0xf00171e4>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1730c:	e0bff917 	ldw	r2,-28(fp)
   17310:	10800044 	addi	r2,r2,1
   17314:	e0bff915 	stw	r2,-28(fp)
   17318:	e0bff917 	ldw	r2,-28(fp)
   1731c:	10800090 	cmplti	r2,r2,2
   17320:	103f951e 	bne	r2,zero,17178 <__alt_data_end+0xf0017178>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   17324:	0001883a 	nop
   17328:	e037883a 	mov	sp,fp
   1732c:	dfc00117 	ldw	ra,4(sp)
   17330:	df000017 	ldw	fp,0(sp)
   17334:	dec00204 	addi	sp,sp,8
   17338:	f800283a 	ret

0001733c <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   1733c:	defffc04 	addi	sp,sp,-16
   17340:	dfc00315 	stw	ra,12(sp)
   17344:	df000215 	stw	fp,8(sp)
   17348:	df000204 	addi	fp,sp,8
   1734c:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17350:	e03ffe15 	stw	zero,-8(fp)
   17354:	00001d06 	br	173cc <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   17358:	e0bffe17 	ldw	r2,-8(fp)
   1735c:	00800f16 	blt	zero,r2,1739c <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   17360:	e0bffe17 	ldw	r2,-8(fp)
   17364:	108018e4 	muli	r2,r2,99
   17368:	10801004 	addi	r2,r2,64
   1736c:	e0ffff17 	ldw	r3,-4(fp)
   17370:	1889883a 	add	r4,r3,r2
   17374:	e0bffe17 	ldw	r2,-8(fp)
   17378:	10800044 	addi	r2,r2,1
   1737c:	108018e4 	muli	r2,r2,99
   17380:	10801004 	addi	r2,r2,64
   17384:	e0ffff17 	ldw	r3,-4(fp)
   17388:	1885883a 	add	r2,r3,r2
   1738c:	01801404 	movi	r6,80
   17390:	100b883a 	mov	r5,r2
   17394:	00087280 	call	8728 <memcpy>
   17398:	00000906 	br	173c0 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   1739c:	e0bffe17 	ldw	r2,-8(fp)
   173a0:	108018e4 	muli	r2,r2,99
   173a4:	10801004 	addi	r2,r2,64
   173a8:	e0ffff17 	ldw	r3,-4(fp)
   173ac:	1885883a 	add	r2,r3,r2
   173b0:	01801404 	movi	r6,80
   173b4:	01400804 	movi	r5,32
   173b8:	1009883a 	mov	r4,r2
   173bc:	00088700 	call	8870 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   173c0:	e0bffe17 	ldw	r2,-8(fp)
   173c4:	10800044 	addi	r2,r2,1
   173c8:	e0bffe15 	stw	r2,-8(fp)
   173cc:	e0bffe17 	ldw	r2,-8(fp)
   173d0:	10800090 	cmplti	r2,r2,2
   173d4:	103fe01e 	bne	r2,zero,17358 <__alt_data_end+0xf0017358>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   173d8:	e0bfff17 	ldw	r2,-4(fp)
   173dc:	10800883 	ldbu	r2,34(r2)
   173e0:	10bfffc4 	addi	r2,r2,-1
   173e4:	1007883a 	mov	r3,r2
   173e8:	e0bfff17 	ldw	r2,-4(fp)
   173ec:	10c00885 	stb	r3,34(r2)
}
   173f0:	0001883a 	nop
   173f4:	e037883a 	mov	sp,fp
   173f8:	dfc00117 	ldw	ra,4(sp)
   173fc:	df000017 	ldw	fp,0(sp)
   17400:	dec00204 	addi	sp,sp,8
   17404:	f800283a 	ret

00017408 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   17408:	defff904 	addi	sp,sp,-28
   1740c:	dfc00615 	stw	ra,24(sp)
   17410:	df000515 	stw	fp,20(sp)
   17414:	df000504 	addi	fp,sp,20
   17418:	e13ffe15 	stw	r4,-8(fp)
   1741c:	2805883a 	mov	r2,r5
   17420:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   17424:	e03ffb15 	stw	zero,-20(fp)
   17428:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   1742c:	e0bffe17 	ldw	r2,-8(fp)
   17430:	10800a03 	ldbu	r2,40(r2)
   17434:	10803fcc 	andi	r2,r2,255
   17438:	1080201c 	xori	r2,r2,128
   1743c:	10bfe004 	addi	r2,r2,-128
   17440:	108016d8 	cmpnei	r2,r2,91
   17444:	1000411e 	bne	r2,zero,1754c <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   17448:	e0bffe17 	ldw	r2,-8(fp)
   1744c:	10800a04 	addi	r2,r2,40
   17450:	10800044 	addi	r2,r2,1
   17454:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   17458:	00000c06 	br	1748c <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   1745c:	e0bffb17 	ldw	r2,-20(fp)
   17460:	10c002a4 	muli	r3,r2,10
   17464:	e0bffd17 	ldw	r2,-12(fp)
   17468:	11000044 	addi	r4,r2,1
   1746c:	e13ffd15 	stw	r4,-12(fp)
   17470:	10800003 	ldbu	r2,0(r2)
   17474:	10803fcc 	andi	r2,r2,255
   17478:	1080201c 	xori	r2,r2,128
   1747c:	10bfe004 	addi	r2,r2,-128
   17480:	10bff404 	addi	r2,r2,-48
   17484:	1885883a 	add	r2,r3,r2
   17488:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   1748c:	d0e01717 	ldw	r3,-32676(gp)
   17490:	e0bffd17 	ldw	r2,-12(fp)
   17494:	10800003 	ldbu	r2,0(r2)
   17498:	10803fcc 	andi	r2,r2,255
   1749c:	1080201c 	xori	r2,r2,128
   174a0:	10bfe004 	addi	r2,r2,-128
   174a4:	10800044 	addi	r2,r2,1
   174a8:	1885883a 	add	r2,r3,r2
   174ac:	10800003 	ldbu	r2,0(r2)
   174b0:	10803fcc 	andi	r2,r2,255
   174b4:	1080010c 	andi	r2,r2,4
   174b8:	103fe81e 	bne	r2,zero,1745c <__alt_data_end+0xf001745c>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   174bc:	e0bffd17 	ldw	r2,-12(fp)
   174c0:	10800003 	ldbu	r2,0(r2)
   174c4:	10803fcc 	andi	r2,r2,255
   174c8:	1080201c 	xori	r2,r2,128
   174cc:	10bfe004 	addi	r2,r2,-128
   174d0:	10800ed8 	cmpnei	r2,r2,59
   174d4:	10001f1e 	bne	r2,zero,17554 <lcd_handle_escape+0x14c>
    {
      ptr++;
   174d8:	e0bffd17 	ldw	r2,-12(fp)
   174dc:	10800044 	addi	r2,r2,1
   174e0:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   174e4:	00000c06 	br	17518 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   174e8:	e0bffc17 	ldw	r2,-16(fp)
   174ec:	10c002a4 	muli	r3,r2,10
   174f0:	e0bffd17 	ldw	r2,-12(fp)
   174f4:	11000044 	addi	r4,r2,1
   174f8:	e13ffd15 	stw	r4,-12(fp)
   174fc:	10800003 	ldbu	r2,0(r2)
   17500:	10803fcc 	andi	r2,r2,255
   17504:	1080201c 	xori	r2,r2,128
   17508:	10bfe004 	addi	r2,r2,-128
   1750c:	10bff404 	addi	r2,r2,-48
   17510:	1885883a 	add	r2,r3,r2
   17514:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   17518:	d0e01717 	ldw	r3,-32676(gp)
   1751c:	e0bffd17 	ldw	r2,-12(fp)
   17520:	10800003 	ldbu	r2,0(r2)
   17524:	10803fcc 	andi	r2,r2,255
   17528:	1080201c 	xori	r2,r2,128
   1752c:	10bfe004 	addi	r2,r2,-128
   17530:	10800044 	addi	r2,r2,1
   17534:	1885883a 	add	r2,r3,r2
   17538:	10800003 	ldbu	r2,0(r2)
   1753c:	10803fcc 	andi	r2,r2,255
   17540:	1080010c 	andi	r2,r2,4
   17544:	103fe81e 	bne	r2,zero,174e8 <__alt_data_end+0xf00174e8>
   17548:	00000206 	br	17554 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   1754c:	00bfffc4 	movi	r2,-1
   17550:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   17554:	e0bfff07 	ldb	r2,-4(fp)
   17558:	10c012a0 	cmpeqi	r3,r2,74
   1755c:	1800291e 	bne	r3,zero,17604 <lcd_handle_escape+0x1fc>
   17560:	10c012c8 	cmpgei	r3,r2,75
   17564:	1800031e 	bne	r3,zero,17574 <lcd_handle_escape+0x16c>
   17568:	10801220 	cmpeqi	r2,r2,72
   1756c:	1000061e 	bne	r2,zero,17588 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   17570:	00004a06 	br	1769c <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   17574:	10c012e0 	cmpeqi	r3,r2,75
   17578:	1800281e 	bne	r3,zero,1761c <lcd_handle_escape+0x214>
   1757c:	108019a0 	cmpeqi	r2,r2,102
   17580:	1000011e 	bne	r2,zero,17588 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   17584:	00004506 	br	1769c <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   17588:	e0bffc17 	ldw	r2,-16(fp)
   1758c:	0080050e 	bge	zero,r2,175a4 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   17590:	e0bffc17 	ldw	r2,-16(fp)
   17594:	10bfffc4 	addi	r2,r2,-1
   17598:	1007883a 	mov	r3,r2
   1759c:	e0bffe17 	ldw	r2,-8(fp)
   175a0:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   175a4:	e0bffb17 	ldw	r2,-20(fp)
   175a8:	0080370e 	bge	zero,r2,17688 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   175ac:	e0bffb17 	ldw	r2,-20(fp)
   175b0:	10bfffc4 	addi	r2,r2,-1
   175b4:	1007883a 	mov	r3,r2
   175b8:	e0bffe17 	ldw	r2,-8(fp)
   175bc:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   175c0:	e0bffe17 	ldw	r2,-8(fp)
   175c4:	10800883 	ldbu	r2,34(r2)
   175c8:	10803fcc 	andi	r2,r2,255
   175cc:	10800170 	cmpltui	r2,r2,5
   175d0:	1000061e 	bne	r2,zero,175ec <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   175d4:	e0bffe17 	ldw	r2,-8(fp)
   175d8:	00c00104 	movi	r3,4
   175dc:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   175e0:	00000206 	br	175ec <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   175e4:	e13ffe17 	ldw	r4,-8(fp)
   175e8:	001733c0 	call	1733c <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   175ec:	e0bffe17 	ldw	r2,-8(fp)
   175f0:	10800883 	ldbu	r2,34(r2)
   175f4:	10803fcc 	andi	r2,r2,255
   175f8:	108000e8 	cmpgeui	r2,r2,3
   175fc:	103ff91e 	bne	r2,zero,175e4 <__alt_data_end+0xf00175e4>
        lcd_scroll_up(sp);
    }
    break;
   17600:	00002106 	br	17688 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   17604:	e0bffb17 	ldw	r2,-20(fp)
   17608:	10800098 	cmpnei	r2,r2,2
   1760c:	1000201e 	bne	r2,zero,17690 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   17610:	e13ffe17 	ldw	r4,-8(fp)
   17614:	001707c0 	call	1707c <lcd_clear_screen>
    break;
   17618:	00001d06 	br	17690 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   1761c:	e0bffb17 	ldw	r2,-20(fp)
   17620:	00801d16 	blt	zero,r2,17698 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   17624:	e0bffe17 	ldw	r2,-8(fp)
   17628:	10800843 	ldbu	r2,33(r2)
   1762c:	10803fcc 	andi	r2,r2,255
   17630:	10801428 	cmpgeui	r2,r2,80
   17634:	1000181e 	bne	r2,zero,17698 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   17638:	e0bffe17 	ldw	r2,-8(fp)
   1763c:	10800883 	ldbu	r2,34(r2)
   17640:	10803fcc 	andi	r2,r2,255
   17644:	108018e4 	muli	r2,r2,99
   17648:	10801004 	addi	r2,r2,64
   1764c:	e0fffe17 	ldw	r3,-8(fp)
   17650:	1887883a 	add	r3,r3,r2
   17654:	e0bffe17 	ldw	r2,-8(fp)
   17658:	10800843 	ldbu	r2,33(r2)
   1765c:	10803fcc 	andi	r2,r2,255
   17660:	1889883a 	add	r4,r3,r2
   17664:	e0bffe17 	ldw	r2,-8(fp)
   17668:	10800843 	ldbu	r2,33(r2)
   1766c:	10803fcc 	andi	r2,r2,255
   17670:	00c01404 	movi	r3,80
   17674:	1885c83a 	sub	r2,r3,r2
   17678:	100d883a 	mov	r6,r2
   1767c:	01400804 	movi	r5,32
   17680:	00088700 	call	8870 <memset>
    }
    break;
   17684:	00000406 	br	17698 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   17688:	0001883a 	nop
   1768c:	00000306 	br	1769c <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   17690:	0001883a 	nop
   17694:	00000106 	br	1769c <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   17698:	0001883a 	nop
  }
}
   1769c:	0001883a 	nop
   176a0:	e037883a 	mov	sp,fp
   176a4:	dfc00117 	ldw	ra,4(sp)
   176a8:	df000017 	ldw	fp,0(sp)
   176ac:	dec00204 	addi	sp,sp,8
   176b0:	f800283a 	ret

000176b4 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   176b4:	defff304 	addi	sp,sp,-52
   176b8:	dfc00c15 	stw	ra,48(sp)
   176bc:	df000b15 	stw	fp,44(sp)
   176c0:	df000b04 	addi	fp,sp,44
   176c4:	e13ffc15 	stw	r4,-16(fp)
   176c8:	e17ffd15 	stw	r5,-12(fp)
   176cc:	e1bffe15 	stw	r6,-8(fp)
   176d0:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   176d4:	e0bffe17 	ldw	r2,-8(fp)
   176d8:	e0fffd17 	ldw	r3,-12(fp)
   176dc:	1885883a 	add	r2,r3,r2
   176e0:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   176e4:	e0bffc17 	ldw	r2,-16(fp)
   176e8:	00c00044 	movi	r3,1
   176ec:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   176f0:	00009906 	br	17958 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   176f4:	e0bffd17 	ldw	r2,-12(fp)
   176f8:	10800003 	ldbu	r2,0(r2)
   176fc:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   17700:	e0bffc17 	ldw	r2,-16(fp)
   17704:	10800903 	ldbu	r2,36(r2)
   17708:	10803fcc 	andi	r2,r2,255
   1770c:	1080201c 	xori	r2,r2,128
   17710:	10bfe004 	addi	r2,r2,-128
   17714:	10003716 	blt	r2,zero,177f4 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   17718:	e0bffc17 	ldw	r2,-16(fp)
   1771c:	10800903 	ldbu	r2,36(r2)
   17720:	10803fcc 	andi	r2,r2,255
   17724:	1080201c 	xori	r2,r2,128
   17728:	10bfe004 	addi	r2,r2,-128
   1772c:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   17730:	e0bffa17 	ldw	r2,-24(fp)
   17734:	1000031e 	bne	r2,zero,17744 <altera_avalon_lcd_16207_write+0x90>
   17738:	e0bff907 	ldb	r2,-28(fp)
   1773c:	108016d8 	cmpnei	r2,r2,91
   17740:	10000d1e 	bne	r2,zero,17778 <altera_avalon_lcd_16207_write+0xc4>
   17744:	e0bffa17 	ldw	r2,-24(fp)
   17748:	10001826 	beq	r2,zero,177ac <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   1774c:	d0e01717 	ldw	r3,-32676(gp)
   17750:	e0bff907 	ldb	r2,-28(fp)
   17754:	10800044 	addi	r2,r2,1
   17758:	1885883a 	add	r2,r3,r2
   1775c:	10800003 	ldbu	r2,0(r2)
   17760:	10803fcc 	andi	r2,r2,255
   17764:	1080010c 	andi	r2,r2,4
   17768:	1000101e 	bne	r2,zero,177ac <altera_avalon_lcd_16207_write+0xf8>
   1776c:	e0bff907 	ldb	r2,-28(fp)
   17770:	10800ee0 	cmpeqi	r2,r2,59
   17774:	10000d1e 	bne	r2,zero,177ac <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   17778:	e0fffc17 	ldw	r3,-16(fp)
   1777c:	e0bffa17 	ldw	r2,-24(fp)
   17780:	1885883a 	add	r2,r3,r2
   17784:	10800a04 	addi	r2,r2,40
   17788:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   1778c:	e0bff907 	ldb	r2,-28(fp)
   17790:	100b883a 	mov	r5,r2
   17794:	e13ffc17 	ldw	r4,-16(fp)
   17798:	00174080 	call	17408 <lcd_handle_escape>

        sp->esccount = -1;
   1779c:	e0bffc17 	ldw	r2,-16(fp)
   177a0:	00ffffc4 	movi	r3,-1
   177a4:	10c00905 	stb	r3,36(r2)
   177a8:	00006806 	br	1794c <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   177ac:	e0bffc17 	ldw	r2,-16(fp)
   177b0:	10800903 	ldbu	r2,36(r2)
   177b4:	10803fcc 	andi	r2,r2,255
   177b8:	108001e8 	cmpgeui	r2,r2,7
   177bc:	1000631e 	bne	r2,zero,1794c <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   177c0:	e0fffc17 	ldw	r3,-16(fp)
   177c4:	e0bffa17 	ldw	r2,-24(fp)
   177c8:	1885883a 	add	r2,r3,r2
   177cc:	10800a04 	addi	r2,r2,40
   177d0:	e0fff903 	ldbu	r3,-28(fp)
   177d4:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   177d8:	e0bffc17 	ldw	r2,-16(fp)
   177dc:	10800903 	ldbu	r2,36(r2)
   177e0:	10800044 	addi	r2,r2,1
   177e4:	1007883a 	mov	r3,r2
   177e8:	e0bffc17 	ldw	r2,-16(fp)
   177ec:	10c00905 	stb	r3,36(r2)
   177f0:	00005606 	br	1794c <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   177f4:	e0bff907 	ldb	r2,-28(fp)
   177f8:	108006d8 	cmpnei	r2,r2,27
   177fc:	1000031e 	bne	r2,zero,1780c <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   17800:	e0bffc17 	ldw	r2,-16(fp)
   17804:	10000905 	stb	zero,36(r2)
   17808:	00005006 	br	1794c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   1780c:	e0bff907 	ldb	r2,-28(fp)
   17810:	10800358 	cmpnei	r2,r2,13
   17814:	1000031e 	bne	r2,zero,17824 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   17818:	e0bffc17 	ldw	r2,-16(fp)
   1781c:	10000845 	stb	zero,33(r2)
   17820:	00004a06 	br	1794c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   17824:	e0bff907 	ldb	r2,-28(fp)
   17828:	10800298 	cmpnei	r2,r2,10
   1782c:	1000101e 	bne	r2,zero,17870 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   17830:	e0bffc17 	ldw	r2,-16(fp)
   17834:	10000845 	stb	zero,33(r2)
      sp->y++;
   17838:	e0bffc17 	ldw	r2,-16(fp)
   1783c:	10800883 	ldbu	r2,34(r2)
   17840:	10800044 	addi	r2,r2,1
   17844:	1007883a 	mov	r3,r2
   17848:	e0bffc17 	ldw	r2,-16(fp)
   1784c:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   17850:	e0bffc17 	ldw	r2,-16(fp)
   17854:	10800883 	ldbu	r2,34(r2)
   17858:	10803fcc 	andi	r2,r2,255
   1785c:	108000f0 	cmpltui	r2,r2,3
   17860:	10003a1e 	bne	r2,zero,1794c <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   17864:	e13ffc17 	ldw	r4,-16(fp)
   17868:	001733c0 	call	1733c <lcd_scroll_up>
   1786c:	00003706 	br	1794c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   17870:	e0bff907 	ldb	r2,-28(fp)
   17874:	10800218 	cmpnei	r2,r2,8
   17878:	10000b1e 	bne	r2,zero,178a8 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   1787c:	e0bffc17 	ldw	r2,-16(fp)
   17880:	10800843 	ldbu	r2,33(r2)
   17884:	10803fcc 	andi	r2,r2,255
   17888:	10003026 	beq	r2,zero,1794c <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   1788c:	e0bffc17 	ldw	r2,-16(fp)
   17890:	10800843 	ldbu	r2,33(r2)
   17894:	10bfffc4 	addi	r2,r2,-1
   17898:	1007883a 	mov	r3,r2
   1789c:	e0bffc17 	ldw	r2,-16(fp)
   178a0:	10c00845 	stb	r3,33(r2)
   178a4:	00002906 	br	1794c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   178a8:	d0e01717 	ldw	r3,-32676(gp)
   178ac:	e0bff907 	ldb	r2,-28(fp)
   178b0:	10800044 	addi	r2,r2,1
   178b4:	1885883a 	add	r2,r3,r2
   178b8:	10800003 	ldbu	r2,0(r2)
   178bc:	10803fcc 	andi	r2,r2,255
   178c0:	1080201c 	xori	r2,r2,128
   178c4:	10bfe004 	addi	r2,r2,-128
   178c8:	108025cc 	andi	r2,r2,151
   178cc:	10001f26 	beq	r2,zero,1794c <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   178d0:	e0bffc17 	ldw	r2,-16(fp)
   178d4:	10800883 	ldbu	r2,34(r2)
   178d8:	10803fcc 	andi	r2,r2,255
   178dc:	108000b0 	cmpltui	r2,r2,2
   178e0:	1000021e 	bne	r2,zero,178ec <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   178e4:	e13ffc17 	ldw	r4,-16(fp)
   178e8:	001733c0 	call	1733c <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   178ec:	e0bffc17 	ldw	r2,-16(fp)
   178f0:	10800843 	ldbu	r2,33(r2)
   178f4:	10803fcc 	andi	r2,r2,255
   178f8:	10801428 	cmpgeui	r2,r2,80
   178fc:	10000d1e 	bne	r2,zero,17934 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   17900:	e0bffc17 	ldw	r2,-16(fp)
   17904:	10800883 	ldbu	r2,34(r2)
   17908:	10c03fcc 	andi	r3,r2,255
   1790c:	e0bffc17 	ldw	r2,-16(fp)
   17910:	10800843 	ldbu	r2,33(r2)
   17914:	10803fcc 	andi	r2,r2,255
   17918:	e13ffc17 	ldw	r4,-16(fp)
   1791c:	18c018e4 	muli	r3,r3,99
   17920:	20c7883a 	add	r3,r4,r3
   17924:	1885883a 	add	r2,r3,r2
   17928:	10801004 	addi	r2,r2,64
   1792c:	e0fff903 	ldbu	r3,-28(fp)
   17930:	10c00005 	stb	r3,0(r2)

      sp->x++;
   17934:	e0bffc17 	ldw	r2,-16(fp)
   17938:	10800843 	ldbu	r2,33(r2)
   1793c:	10800044 	addi	r2,r2,1
   17940:	1007883a 	mov	r3,r2
   17944:	e0bffc17 	ldw	r2,-16(fp)
   17948:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   1794c:	e0bffd17 	ldw	r2,-12(fp)
   17950:	10800044 	addi	r2,r2,1
   17954:	e0bffd15 	stw	r2,-12(fp)
   17958:	e0fffd17 	ldw	r3,-12(fp)
   1795c:	e0bff817 	ldw	r2,-32(fp)
   17960:	18bf6436 	bltu	r3,r2,176f4 <__alt_data_end+0xf00176f4>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   17964:	00800404 	movi	r2,16
   17968:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1796c:	e03ff515 	stw	zero,-44(fp)
   17970:	00003706 	br	17a50 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17974:	00801404 	movi	r2,80
   17978:	e0bff715 	stw	r2,-36(fp)
   1797c:	00001106 	br	179c4 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   17980:	e0bff717 	ldw	r2,-36(fp)
   17984:	10bfffc4 	addi	r2,r2,-1
   17988:	e13ffc17 	ldw	r4,-16(fp)
   1798c:	e0fff517 	ldw	r3,-44(fp)
   17990:	18c018e4 	muli	r3,r3,99
   17994:	20c7883a 	add	r3,r4,r3
   17998:	1885883a 	add	r2,r3,r2
   1799c:	10801004 	addi	r2,r2,64
   179a0:	10800003 	ldbu	r2,0(r2)
   179a4:	10803fcc 	andi	r2,r2,255
   179a8:	1080201c 	xori	r2,r2,128
   179ac:	10bfe004 	addi	r2,r2,-128
   179b0:	10800820 	cmpeqi	r2,r2,32
   179b4:	10000626 	beq	r2,zero,179d0 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   179b8:	e0bff717 	ldw	r2,-36(fp)
   179bc:	10bfffc4 	addi	r2,r2,-1
   179c0:	e0bff715 	stw	r2,-36(fp)
   179c4:	e0bff717 	ldw	r2,-36(fp)
   179c8:	00bfed16 	blt	zero,r2,17980 <__alt_data_end+0xf0017980>
   179cc:	00000106 	br	179d4 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   179d0:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   179d4:	e0bff717 	ldw	r2,-36(fp)
   179d8:	10800448 	cmpgei	r2,r2,17
   179dc:	1000031e 	bne	r2,zero,179ec <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   179e0:	00800404 	movi	r2,16
   179e4:	e0bff715 	stw	r2,-36(fp)
   179e8:	00000306 	br	179f8 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   179ec:	e0bff717 	ldw	r2,-36(fp)
   179f0:	10800044 	addi	r2,r2,1
   179f4:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   179f8:	e0bff717 	ldw	r2,-36(fp)
   179fc:	1009883a 	mov	r4,r2
   17a00:	e0fffc17 	ldw	r3,-16(fp)
   17a04:	e0bff517 	ldw	r2,-44(fp)
   17a08:	108018e4 	muli	r2,r2,99
   17a0c:	1885883a 	add	r2,r3,r2
   17a10:	10802444 	addi	r2,r2,145
   17a14:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   17a18:	e0fff617 	ldw	r3,-40(fp)
   17a1c:	e0bff717 	ldw	r2,-36(fp)
   17a20:	1880020e 	bge	r3,r2,17a2c <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   17a24:	e0bff717 	ldw	r2,-36(fp)
   17a28:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   17a2c:	e0fffc17 	ldw	r3,-16(fp)
   17a30:	e0bff517 	ldw	r2,-44(fp)
   17a34:	108018e4 	muli	r2,r2,99
   17a38:	1885883a 	add	r2,r3,r2
   17a3c:	10802484 	addi	r2,r2,146
   17a40:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17a44:	e0bff517 	ldw	r2,-44(fp)
   17a48:	10800044 	addi	r2,r2,1
   17a4c:	e0bff515 	stw	r2,-44(fp)
   17a50:	e0bff517 	ldw	r2,-44(fp)
   17a54:	10800090 	cmplti	r2,r2,2
   17a58:	103fc61e 	bne	r2,zero,17974 <__alt_data_end+0xf0017974>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   17a5c:	e0bff617 	ldw	r2,-40(fp)
   17a60:	10800448 	cmpgei	r2,r2,17
   17a64:	1000031e 	bne	r2,zero,17a74 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   17a68:	e0bffc17 	ldw	r2,-16(fp)
   17a6c:	10000985 	stb	zero,38(r2)
   17a70:	00002d06 	br	17b28 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   17a74:	e0bff617 	ldw	r2,-40(fp)
   17a78:	1085883a 	add	r2,r2,r2
   17a7c:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   17a80:	e0bff617 	ldw	r2,-40(fp)
   17a84:	1007883a 	mov	r3,r2
   17a88:	e0bffc17 	ldw	r2,-16(fp)
   17a8c:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17a90:	e03ff515 	stw	zero,-44(fp)
   17a94:	00002106 	br	17b1c <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   17a98:	e0fffc17 	ldw	r3,-16(fp)
   17a9c:	e0bff517 	ldw	r2,-44(fp)
   17aa0:	108018e4 	muli	r2,r2,99
   17aa4:	1885883a 	add	r2,r3,r2
   17aa8:	10802444 	addi	r2,r2,145
   17aac:	10800003 	ldbu	r2,0(r2)
   17ab0:	10803fcc 	andi	r2,r2,255
   17ab4:	1080201c 	xori	r2,r2,128
   17ab8:	10bfe004 	addi	r2,r2,-128
   17abc:	10800450 	cmplti	r2,r2,17
   17ac0:	1000131e 	bne	r2,zero,17b10 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   17ac4:	e0fffc17 	ldw	r3,-16(fp)
   17ac8:	e0bff517 	ldw	r2,-44(fp)
   17acc:	108018e4 	muli	r2,r2,99
   17ad0:	1885883a 	add	r2,r3,r2
   17ad4:	10802444 	addi	r2,r2,145
   17ad8:	10800003 	ldbu	r2,0(r2)
   17adc:	10803fcc 	andi	r2,r2,255
   17ae0:	1080201c 	xori	r2,r2,128
   17ae4:	10bfe004 	addi	r2,r2,-128
   17ae8:	1006923a 	slli	r3,r2,8
   17aec:	e0bff617 	ldw	r2,-40(fp)
   17af0:	1885283a 	div	r2,r3,r2
   17af4:	1009883a 	mov	r4,r2
   17af8:	e0fffc17 	ldw	r3,-16(fp)
   17afc:	e0bff517 	ldw	r2,-44(fp)
   17b00:	108018e4 	muli	r2,r2,99
   17b04:	1885883a 	add	r2,r3,r2
   17b08:	10802484 	addi	r2,r2,146
   17b0c:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17b10:	e0bff517 	ldw	r2,-44(fp)
   17b14:	10800044 	addi	r2,r2,1
   17b18:	e0bff515 	stw	r2,-44(fp)
   17b1c:	e0bff517 	ldw	r2,-44(fp)
   17b20:	10800090 	cmplti	r2,r2,2
   17b24:	103fdc1e 	bne	r2,zero,17a98 <__alt_data_end+0xf0017a98>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   17b28:	e0bffc17 	ldw	r2,-16(fp)
   17b2c:	10800943 	ldbu	r2,37(r2)
   17b30:	10803fcc 	andi	r2,r2,255
   17b34:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   17b38:	e13ffc17 	ldw	r4,-16(fp)
   17b3c:	001714c0 	call	1714c <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   17b40:	e0bffc17 	ldw	r2,-16(fp)
   17b44:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   17b48:	e0bffc17 	ldw	r2,-16(fp)
   17b4c:	10800943 	ldbu	r2,37(r2)
   17b50:	10c03fcc 	andi	r3,r2,255
   17b54:	e0bffb17 	ldw	r2,-20(fp)
   17b58:	18800426 	beq	r3,r2,17b6c <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   17b5c:	e0bffc17 	ldw	r2,-16(fp)
   17b60:	00c00044 	movi	r3,1
   17b64:	10c009c5 	stb	r3,39(r2)
  }
   17b68:	003fef06 	br	17b28 <__alt_data_end+0xf0017b28>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   17b6c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   17b70:	e0bffe17 	ldw	r2,-8(fp)
}
   17b74:	e037883a 	mov	sp,fp
   17b78:	dfc00117 	ldw	ra,4(sp)
   17b7c:	df000017 	ldw	fp,0(sp)
   17b80:	dec00204 	addi	sp,sp,8
   17b84:	f800283a 	ret

00017b88 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   17b88:	defffc04 	addi	sp,sp,-16
   17b8c:	dfc00315 	stw	ra,12(sp)
   17b90:	df000215 	stw	fp,8(sp)
   17b94:	df000204 	addi	fp,sp,8
   17b98:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   17b9c:	e0bfff17 	ldw	r2,-4(fp)
   17ba0:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   17ba4:	e0bffe17 	ldw	r2,-8(fp)
   17ba8:	10800943 	ldbu	r2,37(r2)
   17bac:	10803fcc 	andi	r2,r2,255
   17bb0:	10c00044 	addi	r3,r2,1
   17bb4:	e0bffe17 	ldw	r2,-8(fp)
   17bb8:	10800983 	ldbu	r2,38(r2)
   17bbc:	10803fcc 	andi	r2,r2,255
   17bc0:	18800316 	blt	r3,r2,17bd0 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   17bc4:	e0bffe17 	ldw	r2,-8(fp)
   17bc8:	10000945 	stb	zero,37(r2)
   17bcc:	00000606 	br	17be8 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   17bd0:	e0bffe17 	ldw	r2,-8(fp)
   17bd4:	10800943 	ldbu	r2,37(r2)
   17bd8:	10800044 	addi	r2,r2,1
   17bdc:	1007883a 	mov	r3,r2
   17be0:	e0bffe17 	ldw	r2,-8(fp)
   17be4:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   17be8:	e0bffe17 	ldw	r2,-8(fp)
   17bec:	10800983 	ldbu	r2,38(r2)
   17bf0:	10803fcc 	andi	r2,r2,255
   17bf4:	10000826 	beq	r2,zero,17c18 <alt_lcd_16207_timeout+0x90>
   17bf8:	e0bffe17 	ldw	r2,-8(fp)
   17bfc:	108009c3 	ldbu	r2,39(r2)
   17c00:	10803fcc 	andi	r2,r2,255
   17c04:	1080201c 	xori	r2,r2,128
   17c08:	10bfe004 	addi	r2,r2,-128
   17c0c:	1000021e 	bne	r2,zero,17c18 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   17c10:	e13ffe17 	ldw	r4,-8(fp)
   17c14:	001714c0 	call	1714c <lcd_repaint_screen>

  return sp->period;
   17c18:	e0bffe17 	ldw	r2,-8(fp)
   17c1c:	10800717 	ldw	r2,28(r2)
}
   17c20:	e037883a 	mov	sp,fp
   17c24:	dfc00117 	ldw	ra,4(sp)
   17c28:	df000017 	ldw	fp,0(sp)
   17c2c:	dec00204 	addi	sp,sp,8
   17c30:	f800283a 	ret

00017c34 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   17c34:	defffc04 	addi	sp,sp,-16
   17c38:	dfc00315 	stw	ra,12(sp)
   17c3c:	df000215 	stw	fp,8(sp)
   17c40:	df000204 	addi	fp,sp,8
   17c44:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   17c48:	e0bfff17 	ldw	r2,-4(fp)
   17c4c:	10800017 	ldw	r2,0(r2)
   17c50:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   17c54:	e0bfff17 	ldw	r2,-4(fp)
   17c58:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   17c5c:	010ea604 	movi	r4,15000
   17c60:	0019ae00 	call	19ae0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17c64:	e0bffe17 	ldw	r2,-8(fp)
   17c68:	00c00c04 	movi	r3,48
   17c6c:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   17c70:	01040104 	movi	r4,4100
   17c74:	0019ae00 	call	19ae0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17c78:	e0bffe17 	ldw	r2,-8(fp)
   17c7c:	00c00c04 	movi	r3,48
   17c80:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   17c84:	0100fa04 	movi	r4,1000
   17c88:	0019ae00 	call	19ae0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17c8c:	e0bffe17 	ldw	r2,-8(fp)
   17c90:	00c00c04 	movi	r3,48
   17c94:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   17c98:	01400e04 	movi	r5,56
   17c9c:	e13fff17 	ldw	r4,-4(fp)
   17ca0:	0016eec0 	call	16eec <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   17ca4:	01400204 	movi	r5,8
   17ca8:	e13fff17 	ldw	r4,-4(fp)
   17cac:	0016eec0 	call	16eec <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   17cb0:	e13fff17 	ldw	r4,-4(fp)
   17cb4:	001707c0 	call	1707c <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   17cb8:	01400184 	movi	r5,6
   17cbc:	e13fff17 	ldw	r4,-4(fp)
   17cc0:	0016eec0 	call	16eec <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   17cc4:	01400304 	movi	r5,12
   17cc8:	e13fff17 	ldw	r4,-4(fp)
   17ccc:	0016eec0 	call	16eec <lcd_write_command>

  sp->esccount = -1;
   17cd0:	e0bfff17 	ldw	r2,-4(fp)
   17cd4:	00ffffc4 	movi	r3,-1
   17cd8:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   17cdc:	e0bfff17 	ldw	r2,-4(fp)
   17ce0:	10800a04 	addi	r2,r2,40
   17ce4:	01800204 	movi	r6,8
   17ce8:	000b883a 	mov	r5,zero
   17cec:	1009883a 	mov	r4,r2
   17cf0:	00088700 	call	8870 <memset>

  sp->scrollpos = 0;
   17cf4:	e0bfff17 	ldw	r2,-4(fp)
   17cf8:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   17cfc:	e0bfff17 	ldw	r2,-4(fp)
   17d00:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   17d04:	e0bfff17 	ldw	r2,-4(fp)
   17d08:	100009c5 	stb	zero,39(r2)
   17d0c:	d0e04d17 	ldw	r3,-32460(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   17d10:	00800284 	movi	r2,10
   17d14:	1885203a 	divu	r2,r3,r2
   17d18:	1007883a 	mov	r3,r2
   17d1c:	e0bfff17 	ldw	r2,-4(fp)
   17d20:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   17d24:	e0bfff17 	ldw	r2,-4(fp)
   17d28:	10c00104 	addi	r3,r2,4
   17d2c:	e0bfff17 	ldw	r2,-4(fp)
   17d30:	10800717 	ldw	r2,28(r2)
   17d34:	e1ffff17 	ldw	r7,-4(fp)
   17d38:	01800074 	movhi	r6,1
   17d3c:	319ee204 	addi	r6,r6,31624
   17d40:	100b883a 	mov	r5,r2
   17d44:	1809883a 	mov	r4,r3
   17d48:	00191180 	call	19118 <alt_alarm_start>
}
   17d4c:	0001883a 	nop
   17d50:	e037883a 	mov	sp,fp
   17d54:	dfc00117 	ldw	ra,4(sp)
   17d58:	df000017 	ldw	fp,0(sp)
   17d5c:	dec00204 	addi	sp,sp,8
   17d60:	f800283a 	ret

00017d64 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17d64:	defffa04 	addi	sp,sp,-24
   17d68:	dfc00515 	stw	ra,20(sp)
   17d6c:	df000415 	stw	fp,16(sp)
   17d70:	df000404 	addi	fp,sp,16
   17d74:	e13ffd15 	stw	r4,-12(fp)
   17d78:	e17ffe15 	stw	r5,-8(fp)
   17d7c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   17d80:	e0bffd17 	ldw	r2,-12(fp)
   17d84:	10800017 	ldw	r2,0(r2)
   17d88:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   17d8c:	e0bffc17 	ldw	r2,-16(fp)
   17d90:	10c00a04 	addi	r3,r2,40
   17d94:	e0bffd17 	ldw	r2,-12(fp)
   17d98:	10800217 	ldw	r2,8(r2)
   17d9c:	100f883a 	mov	r7,r2
   17da0:	e1bfff17 	ldw	r6,-4(fp)
   17da4:	e17ffe17 	ldw	r5,-8(fp)
   17da8:	1809883a 	mov	r4,r3
   17dac:	00176b40 	call	176b4 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   17db0:	e037883a 	mov	sp,fp
   17db4:	dfc00117 	ldw	ra,4(sp)
   17db8:	df000017 	ldw	fp,0(sp)
   17dbc:	dec00204 	addi	sp,sp,8
   17dc0:	f800283a 	ret

00017dc4 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   17dc4:	defff904 	addi	sp,sp,-28
   17dc8:	dfc00615 	stw	ra,24(sp)
   17dcc:	df000515 	stw	fp,20(sp)
   17dd0:	df000504 	addi	fp,sp,20
   17dd4:	e13ffe15 	stw	r4,-8(fp)
   17dd8:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   17ddc:	0007883a 	mov	r3,zero
   17de0:	e0bffe17 	ldw	r2,-8(fp)
   17de4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   17de8:	e0bffe17 	ldw	r2,-8(fp)
   17dec:	10800104 	addi	r2,r2,4
   17df0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17df4:	0005303a 	rdctl	r2,status
   17df8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17dfc:	e0fffc17 	ldw	r3,-16(fp)
   17e00:	00bfff84 	movi	r2,-2
   17e04:	1884703a 	and	r2,r3,r2
   17e08:	1001703a 	wrctl	status,r2
  
  return context;
   17e0c:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   17e10:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   17e14:	00199d80 	call	199d8 <alt_tick>
   17e18:	e0bffb17 	ldw	r2,-20(fp)
   17e1c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17e20:	e0bffd17 	ldw	r2,-12(fp)
   17e24:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   17e28:	0001883a 	nop
   17e2c:	e037883a 	mov	sp,fp
   17e30:	dfc00117 	ldw	ra,4(sp)
   17e34:	df000017 	ldw	fp,0(sp)
   17e38:	dec00204 	addi	sp,sp,8
   17e3c:	f800283a 	ret

00017e40 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   17e40:	defff904 	addi	sp,sp,-28
   17e44:	dfc00615 	stw	ra,24(sp)
   17e48:	df000515 	stw	fp,20(sp)
   17e4c:	df000504 	addi	fp,sp,20
   17e50:	e13ffc15 	stw	r4,-16(fp)
   17e54:	e17ffd15 	stw	r5,-12(fp)
   17e58:	e1bffe15 	stw	r6,-8(fp)
   17e5c:	e1ffff15 	stw	r7,-4(fp)
   17e60:	e0bfff17 	ldw	r2,-4(fp)
   17e64:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   17e68:	d0a04d17 	ldw	r2,-32460(gp)
   17e6c:	1000021e 	bne	r2,zero,17e78 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   17e70:	e0bffb17 	ldw	r2,-20(fp)
   17e74:	d0a04d15 	stw	r2,-32460(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   17e78:	e0bffc17 	ldw	r2,-16(fp)
   17e7c:	10800104 	addi	r2,r2,4
   17e80:	00c001c4 	movi	r3,7
   17e84:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   17e88:	01800074 	movhi	r6,1
   17e8c:	319f7104 	addi	r6,r6,32196
   17e90:	e17ffc17 	ldw	r5,-16(fp)
   17e94:	e13ffe17 	ldw	r4,-8(fp)
   17e98:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   17e9c:	0001883a 	nop
   17ea0:	e037883a 	mov	sp,fp
   17ea4:	dfc00117 	ldw	ra,4(sp)
   17ea8:	df000017 	ldw	fp,0(sp)
   17eac:	dec00204 	addi	sp,sp,8
   17eb0:	f800283a 	ret

00017eb4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   17eb4:	defffa04 	addi	sp,sp,-24
   17eb8:	dfc00515 	stw	ra,20(sp)
   17ebc:	df000415 	stw	fp,16(sp)
   17ec0:	df000404 	addi	fp,sp,16
   17ec4:	e13ffd15 	stw	r4,-12(fp)
   17ec8:	e17ffe15 	stw	r5,-8(fp)
   17ecc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17ed0:	e0bffd17 	ldw	r2,-12(fp)
   17ed4:	10800017 	ldw	r2,0(r2)
   17ed8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   17edc:	e0bffc17 	ldw	r2,-16(fp)
   17ee0:	10c00a04 	addi	r3,r2,40
   17ee4:	e0bffd17 	ldw	r2,-12(fp)
   17ee8:	10800217 	ldw	r2,8(r2)
   17eec:	100f883a 	mov	r7,r2
   17ef0:	e1bfff17 	ldw	r6,-4(fp)
   17ef4:	e17ffe17 	ldw	r5,-8(fp)
   17ef8:	1809883a 	mov	r4,r3
   17efc:	00183c40 	call	183c4 <altera_avalon_uart_read>
      fd->fd_flags);
}
   17f00:	e037883a 	mov	sp,fp
   17f04:	dfc00117 	ldw	ra,4(sp)
   17f08:	df000017 	ldw	fp,0(sp)
   17f0c:	dec00204 	addi	sp,sp,8
   17f10:	f800283a 	ret

00017f14 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17f14:	defffa04 	addi	sp,sp,-24
   17f18:	dfc00515 	stw	ra,20(sp)
   17f1c:	df000415 	stw	fp,16(sp)
   17f20:	df000404 	addi	fp,sp,16
   17f24:	e13ffd15 	stw	r4,-12(fp)
   17f28:	e17ffe15 	stw	r5,-8(fp)
   17f2c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17f30:	e0bffd17 	ldw	r2,-12(fp)
   17f34:	10800017 	ldw	r2,0(r2)
   17f38:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   17f3c:	e0bffc17 	ldw	r2,-16(fp)
   17f40:	10c00a04 	addi	r3,r2,40
   17f44:	e0bffd17 	ldw	r2,-12(fp)
   17f48:	10800217 	ldw	r2,8(r2)
   17f4c:	100f883a 	mov	r7,r2
   17f50:	e1bfff17 	ldw	r6,-4(fp)
   17f54:	e17ffe17 	ldw	r5,-8(fp)
   17f58:	1809883a 	mov	r4,r3
   17f5c:	00185dc0 	call	185dc <altera_avalon_uart_write>
      fd->fd_flags);
}
   17f60:	e037883a 	mov	sp,fp
   17f64:	dfc00117 	ldw	ra,4(sp)
   17f68:	df000017 	ldw	fp,0(sp)
   17f6c:	dec00204 	addi	sp,sp,8
   17f70:	f800283a 	ret

00017f74 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   17f74:	defffc04 	addi	sp,sp,-16
   17f78:	dfc00315 	stw	ra,12(sp)
   17f7c:	df000215 	stw	fp,8(sp)
   17f80:	df000204 	addi	fp,sp,8
   17f84:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17f88:	e0bfff17 	ldw	r2,-4(fp)
   17f8c:	10800017 	ldw	r2,0(r2)
   17f90:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   17f94:	e0bffe17 	ldw	r2,-8(fp)
   17f98:	10c00a04 	addi	r3,r2,40
   17f9c:	e0bfff17 	ldw	r2,-4(fp)
   17fa0:	10800217 	ldw	r2,8(r2)
   17fa4:	100b883a 	mov	r5,r2
   17fa8:	1809883a 	mov	r4,r3
   17fac:	00183340 	call	18334 <altera_avalon_uart_close>
}
   17fb0:	e037883a 	mov	sp,fp
   17fb4:	dfc00117 	ldw	ra,4(sp)
   17fb8:	df000017 	ldw	fp,0(sp)
   17fbc:	dec00204 	addi	sp,sp,8
   17fc0:	f800283a 	ret

00017fc4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   17fc4:	defff904 	addi	sp,sp,-28
   17fc8:	dfc00615 	stw	ra,24(sp)
   17fcc:	df000515 	stw	fp,20(sp)
   17fd0:	df000504 	addi	fp,sp,20
   17fd4:	e13ffd15 	stw	r4,-12(fp)
   17fd8:	e17ffe15 	stw	r5,-8(fp)
   17fdc:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   17fe0:	e0bffd17 	ldw	r2,-12(fp)
   17fe4:	10800017 	ldw	r2,0(r2)
   17fe8:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   17fec:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   17ff0:	1000041e 	bne	r2,zero,18004 <altera_avalon_uart_init+0x40>
   17ff4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   17ff8:	1000021e 	bne	r2,zero,18004 <altera_avalon_uart_init+0x40>
   17ffc:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   18000:	10000226 	beq	r2,zero,1800c <altera_avalon_uart_init+0x48>
   18004:	00800044 	movi	r2,1
   18008:	00000106 	br	18010 <altera_avalon_uart_init+0x4c>
   1800c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   18010:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   18014:	e0bffc17 	ldw	r2,-16(fp)
   18018:	10000d1e 	bne	r2,zero,18050 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   1801c:	e0bffd17 	ldw	r2,-12(fp)
   18020:	00c32004 	movi	r3,3200
   18024:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   18028:	e0bffb17 	ldw	r2,-20(fp)
   1802c:	10800304 	addi	r2,r2,12
   18030:	e0fffd17 	ldw	r3,-12(fp)
   18034:	18c00117 	ldw	r3,4(r3)
   18038:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   1803c:	018000b4 	movhi	r6,2
   18040:	31a01a04 	addi	r6,r6,-32664
   18044:	e17ffd17 	ldw	r5,-12(fp)
   18048:	e13fff17 	ldw	r4,-4(fp)
   1804c:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   18050:	0001883a 	nop
   18054:	e037883a 	mov	sp,fp
   18058:	dfc00117 	ldw	ra,4(sp)
   1805c:	df000017 	ldw	fp,0(sp)
   18060:	dec00204 	addi	sp,sp,8
   18064:	f800283a 	ret

00018068 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   18068:	defff904 	addi	sp,sp,-28
   1806c:	dfc00615 	stw	ra,24(sp)
   18070:	df000515 	stw	fp,20(sp)
   18074:	df000504 	addi	fp,sp,20
   18078:	e13ffe15 	stw	r4,-8(fp)
   1807c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   18080:	e0bffe17 	ldw	r2,-8(fp)
   18084:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   18088:	e0bffb17 	ldw	r2,-20(fp)
   1808c:	10800017 	ldw	r2,0(r2)
   18090:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   18094:	e0bffc17 	ldw	r2,-16(fp)
   18098:	10800204 	addi	r2,r2,8
   1809c:	10800037 	ldwio	r2,0(r2)
   180a0:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   180a4:	e0bffc17 	ldw	r2,-16(fp)
   180a8:	10800204 	addi	r2,r2,8
   180ac:	0007883a 	mov	r3,zero
   180b0:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   180b4:	e0bffc17 	ldw	r2,-16(fp)
   180b8:	10800204 	addi	r2,r2,8
   180bc:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   180c0:	e0bffd17 	ldw	r2,-12(fp)
   180c4:	1080200c 	andi	r2,r2,128
   180c8:	10000326 	beq	r2,zero,180d8 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   180cc:	e17ffd17 	ldw	r5,-12(fp)
   180d0:	e13ffb17 	ldw	r4,-20(fp)
   180d4:	00181080 	call	18108 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   180d8:	e0bffd17 	ldw	r2,-12(fp)
   180dc:	1081100c 	andi	r2,r2,1088
   180e0:	10000326 	beq	r2,zero,180f0 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   180e4:	e17ffd17 	ldw	r5,-12(fp)
   180e8:	e13ffb17 	ldw	r4,-20(fp)
   180ec:	00181ec0 	call	181ec <altera_avalon_uart_txirq>
  }
  

}
   180f0:	0001883a 	nop
   180f4:	e037883a 	mov	sp,fp
   180f8:	dfc00117 	ldw	ra,4(sp)
   180fc:	df000017 	ldw	fp,0(sp)
   18100:	dec00204 	addi	sp,sp,8
   18104:	f800283a 	ret

00018108 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   18108:	defffc04 	addi	sp,sp,-16
   1810c:	df000315 	stw	fp,12(sp)
   18110:	df000304 	addi	fp,sp,12
   18114:	e13ffe15 	stw	r4,-8(fp)
   18118:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   1811c:	e0bfff17 	ldw	r2,-4(fp)
   18120:	108000cc 	andi	r2,r2,3
   18124:	10002c1e 	bne	r2,zero,181d8 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   18128:	e0bffe17 	ldw	r2,-8(fp)
   1812c:	10800317 	ldw	r2,12(r2)
   18130:	e0bffe17 	ldw	r2,-8(fp)
   18134:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18138:	e0bffe17 	ldw	r2,-8(fp)
   1813c:	10800317 	ldw	r2,12(r2)
   18140:	10800044 	addi	r2,r2,1
   18144:	10800fcc 	andi	r2,r2,63
   18148:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   1814c:	e0bffe17 	ldw	r2,-8(fp)
   18150:	10800317 	ldw	r2,12(r2)
   18154:	e0fffe17 	ldw	r3,-8(fp)
   18158:	18c00017 	ldw	r3,0(r3)
   1815c:	18c00037 	ldwio	r3,0(r3)
   18160:	1809883a 	mov	r4,r3
   18164:	e0fffe17 	ldw	r3,-8(fp)
   18168:	1885883a 	add	r2,r3,r2
   1816c:	10800704 	addi	r2,r2,28
   18170:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   18174:	e0bffe17 	ldw	r2,-8(fp)
   18178:	e0fffd17 	ldw	r3,-12(fp)
   1817c:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18180:	e0bffe17 	ldw	r2,-8(fp)
   18184:	10800317 	ldw	r2,12(r2)
   18188:	10800044 	addi	r2,r2,1
   1818c:	10800fcc 	andi	r2,r2,63
   18190:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   18194:	e0bffe17 	ldw	r2,-8(fp)
   18198:	10c00217 	ldw	r3,8(r2)
   1819c:	e0bffd17 	ldw	r2,-12(fp)
   181a0:	18800e1e 	bne	r3,r2,181dc <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   181a4:	e0bffe17 	ldw	r2,-8(fp)
   181a8:	10c00117 	ldw	r3,4(r2)
   181ac:	00bfdfc4 	movi	r2,-129
   181b0:	1886703a 	and	r3,r3,r2
   181b4:	e0bffe17 	ldw	r2,-8(fp)
   181b8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   181bc:	e0bffe17 	ldw	r2,-8(fp)
   181c0:	10800017 	ldw	r2,0(r2)
   181c4:	10800304 	addi	r2,r2,12
   181c8:	e0fffe17 	ldw	r3,-8(fp)
   181cc:	18c00117 	ldw	r3,4(r3)
   181d0:	10c00035 	stwio	r3,0(r2)
   181d4:	00000106 	br	181dc <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   181d8:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   181dc:	e037883a 	mov	sp,fp
   181e0:	df000017 	ldw	fp,0(sp)
   181e4:	dec00104 	addi	sp,sp,4
   181e8:	f800283a 	ret

000181ec <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   181ec:	defffb04 	addi	sp,sp,-20
   181f0:	df000415 	stw	fp,16(sp)
   181f4:	df000404 	addi	fp,sp,16
   181f8:	e13ffc15 	stw	r4,-16(fp)
   181fc:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   18200:	e0bffc17 	ldw	r2,-16(fp)
   18204:	10c00417 	ldw	r3,16(r2)
   18208:	e0bffc17 	ldw	r2,-16(fp)
   1820c:	10800517 	ldw	r2,20(r2)
   18210:	18803226 	beq	r3,r2,182dc <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   18214:	e0bffc17 	ldw	r2,-16(fp)
   18218:	10800617 	ldw	r2,24(r2)
   1821c:	1080008c 	andi	r2,r2,2
   18220:	10000326 	beq	r2,zero,18230 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   18224:	e0bffd17 	ldw	r2,-12(fp)
   18228:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1822c:	10001d26 	beq	r2,zero,182a4 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   18230:	e0bffc17 	ldw	r2,-16(fp)
   18234:	10800417 	ldw	r2,16(r2)
   18238:	e0bffc17 	ldw	r2,-16(fp)
   1823c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   18240:	e0bffc17 	ldw	r2,-16(fp)
   18244:	10800017 	ldw	r2,0(r2)
   18248:	10800104 	addi	r2,r2,4
   1824c:	e0fffc17 	ldw	r3,-16(fp)
   18250:	18c00417 	ldw	r3,16(r3)
   18254:	e13ffc17 	ldw	r4,-16(fp)
   18258:	20c7883a 	add	r3,r4,r3
   1825c:	18c01704 	addi	r3,r3,92
   18260:	18c00003 	ldbu	r3,0(r3)
   18264:	18c03fcc 	andi	r3,r3,255
   18268:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   1826c:	e0bffc17 	ldw	r2,-16(fp)
   18270:	10800417 	ldw	r2,16(r2)
   18274:	10800044 	addi	r2,r2,1
   18278:	e0fffc17 	ldw	r3,-16(fp)
   1827c:	18800415 	stw	r2,16(r3)
   18280:	10c00fcc 	andi	r3,r2,63
   18284:	e0bffc17 	ldw	r2,-16(fp)
   18288:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1828c:	e0bffc17 	ldw	r2,-16(fp)
   18290:	10800117 	ldw	r2,4(r2)
   18294:	10c01014 	ori	r3,r2,64
   18298:	e0bffc17 	ldw	r2,-16(fp)
   1829c:	10c00115 	stw	r3,4(r2)
   182a0:	00000e06 	br	182dc <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   182a4:	e0bffc17 	ldw	r2,-16(fp)
   182a8:	10800017 	ldw	r2,0(r2)
   182ac:	10800204 	addi	r2,r2,8
   182b0:	10800037 	ldwio	r2,0(r2)
   182b4:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   182b8:	e0bffd17 	ldw	r2,-12(fp)
   182bc:	1082000c 	andi	r2,r2,2048
   182c0:	1000061e 	bne	r2,zero,182dc <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   182c4:	e0bffc17 	ldw	r2,-16(fp)
   182c8:	10c00117 	ldw	r3,4(r2)
   182cc:	00bfefc4 	movi	r2,-65
   182d0:	1886703a 	and	r3,r3,r2
   182d4:	e0bffc17 	ldw	r2,-16(fp)
   182d8:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   182dc:	e0bffc17 	ldw	r2,-16(fp)
   182e0:	10c00417 	ldw	r3,16(r2)
   182e4:	e0bffc17 	ldw	r2,-16(fp)
   182e8:	10800517 	ldw	r2,20(r2)
   182ec:	1880061e 	bne	r3,r2,18308 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   182f0:	e0bffc17 	ldw	r2,-16(fp)
   182f4:	10c00117 	ldw	r3,4(r2)
   182f8:	00beefc4 	movi	r2,-1089
   182fc:	1886703a 	and	r3,r3,r2
   18300:	e0bffc17 	ldw	r2,-16(fp)
   18304:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18308:	e0bffc17 	ldw	r2,-16(fp)
   1830c:	10800017 	ldw	r2,0(r2)
   18310:	10800304 	addi	r2,r2,12
   18314:	e0fffc17 	ldw	r3,-16(fp)
   18318:	18c00117 	ldw	r3,4(r3)
   1831c:	10c00035 	stwio	r3,0(r2)
}
   18320:	0001883a 	nop
   18324:	e037883a 	mov	sp,fp
   18328:	df000017 	ldw	fp,0(sp)
   1832c:	dec00104 	addi	sp,sp,4
   18330:	f800283a 	ret

00018334 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   18334:	defffd04 	addi	sp,sp,-12
   18338:	df000215 	stw	fp,8(sp)
   1833c:	df000204 	addi	fp,sp,8
   18340:	e13ffe15 	stw	r4,-8(fp)
   18344:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   18348:	00000506 	br	18360 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   1834c:	e0bfff17 	ldw	r2,-4(fp)
   18350:	1090000c 	andi	r2,r2,16384
   18354:	10000226 	beq	r2,zero,18360 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   18358:	00bffd44 	movi	r2,-11
   1835c:	00000606 	br	18378 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   18360:	e0bffe17 	ldw	r2,-8(fp)
   18364:	10c00417 	ldw	r3,16(r2)
   18368:	e0bffe17 	ldw	r2,-8(fp)
   1836c:	10800517 	ldw	r2,20(r2)
   18370:	18bff61e 	bne	r3,r2,1834c <__alt_data_end+0xf001834c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   18374:	0005883a 	mov	r2,zero
}
   18378:	e037883a 	mov	sp,fp
   1837c:	df000017 	ldw	fp,0(sp)
   18380:	dec00104 	addi	sp,sp,4
   18384:	f800283a 	ret

00018388 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18388:	defffe04 	addi	sp,sp,-8
   1838c:	dfc00115 	stw	ra,4(sp)
   18390:	df000015 	stw	fp,0(sp)
   18394:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18398:	d0a00f17 	ldw	r2,-32708(gp)
   1839c:	10000326 	beq	r2,zero,183ac <alt_get_errno+0x24>
   183a0:	d0a00f17 	ldw	r2,-32708(gp)
   183a4:	103ee83a 	callr	r2
   183a8:	00000106 	br	183b0 <alt_get_errno+0x28>
   183ac:	d0a04804 	addi	r2,gp,-32480
}
   183b0:	e037883a 	mov	sp,fp
   183b4:	dfc00117 	ldw	ra,4(sp)
   183b8:	df000017 	ldw	fp,0(sp)
   183bc:	dec00204 	addi	sp,sp,8
   183c0:	f800283a 	ret

000183c4 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   183c4:	defff204 	addi	sp,sp,-56
   183c8:	dfc00d15 	stw	ra,52(sp)
   183cc:	df000c15 	stw	fp,48(sp)
   183d0:	df000c04 	addi	fp,sp,48
   183d4:	e13ffc15 	stw	r4,-16(fp)
   183d8:	e17ffd15 	stw	r5,-12(fp)
   183dc:	e1bffe15 	stw	r6,-8(fp)
   183e0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   183e4:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   183e8:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   183ec:	e0bfff17 	ldw	r2,-4(fp)
   183f0:	1090000c 	andi	r2,r2,16384
   183f4:	1005003a 	cmpeq	r2,r2,zero
   183f8:	10803fcc 	andi	r2,r2,255
   183fc:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   18400:	00001306 	br	18450 <altera_avalon_uart_read+0x8c>
    {
      count++;
   18404:	e0bff517 	ldw	r2,-44(fp)
   18408:	10800044 	addi	r2,r2,1
   1840c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   18410:	e0bffd17 	ldw	r2,-12(fp)
   18414:	10c00044 	addi	r3,r2,1
   18418:	e0fffd15 	stw	r3,-12(fp)
   1841c:	e0fffc17 	ldw	r3,-16(fp)
   18420:	18c00217 	ldw	r3,8(r3)
   18424:	e13ffc17 	ldw	r4,-16(fp)
   18428:	20c7883a 	add	r3,r4,r3
   1842c:	18c00704 	addi	r3,r3,28
   18430:	18c00003 	ldbu	r3,0(r3)
   18434:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   18438:	e0bffc17 	ldw	r2,-16(fp)
   1843c:	10800217 	ldw	r2,8(r2)
   18440:	10800044 	addi	r2,r2,1
   18444:	10c00fcc 	andi	r3,r2,63
   18448:	e0bffc17 	ldw	r2,-16(fp)
   1844c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   18450:	e0fff517 	ldw	r3,-44(fp)
   18454:	e0bffe17 	ldw	r2,-8(fp)
   18458:	1880050e 	bge	r3,r2,18470 <altera_avalon_uart_read+0xac>
   1845c:	e0bffc17 	ldw	r2,-16(fp)
   18460:	10c00217 	ldw	r3,8(r2)
   18464:	e0bffc17 	ldw	r2,-16(fp)
   18468:	10800317 	ldw	r2,12(r2)
   1846c:	18bfe51e 	bne	r3,r2,18404 <__alt_data_end+0xf0018404>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   18470:	e0bff517 	ldw	r2,-44(fp)
   18474:	1000251e 	bne	r2,zero,1850c <altera_avalon_uart_read+0x148>
   18478:	e0bffc17 	ldw	r2,-16(fp)
   1847c:	10c00217 	ldw	r3,8(r2)
   18480:	e0bffc17 	ldw	r2,-16(fp)
   18484:	10800317 	ldw	r2,12(r2)
   18488:	1880201e 	bne	r3,r2,1850c <altera_avalon_uart_read+0x148>
    {
      if (!block)
   1848c:	e0bff617 	ldw	r2,-40(fp)
   18490:	1000071e 	bne	r2,zero,184b0 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   18494:	00183880 	call	18388 <alt_get_errno>
   18498:	1007883a 	mov	r3,r2
   1849c:	008002c4 	movi	r2,11
   184a0:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   184a4:	00800044 	movi	r2,1
   184a8:	e0bff405 	stb	r2,-48(fp)
        break;
   184ac:	00001b06 	br	1851c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   184b0:	0005303a 	rdctl	r2,status
   184b4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   184b8:	e0fff917 	ldw	r3,-28(fp)
   184bc:	00bfff84 	movi	r2,-2
   184c0:	1884703a 	and	r2,r3,r2
   184c4:	1001703a 	wrctl	status,r2
  
  return context;
   184c8:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   184cc:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   184d0:	e0bffc17 	ldw	r2,-16(fp)
   184d4:	10800117 	ldw	r2,4(r2)
   184d8:	10c02014 	ori	r3,r2,128
   184dc:	e0bffc17 	ldw	r2,-16(fp)
   184e0:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   184e4:	e0bffc17 	ldw	r2,-16(fp)
   184e8:	10800017 	ldw	r2,0(r2)
   184ec:	10800304 	addi	r2,r2,12
   184f0:	e0fffc17 	ldw	r3,-16(fp)
   184f4:	18c00117 	ldw	r3,4(r3)
   184f8:	10c00035 	stwio	r3,0(r2)
   184fc:	e0bff817 	ldw	r2,-32(fp)
   18500:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18504:	e0bffa17 	ldw	r2,-24(fp)
   18508:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   1850c:	e0bff517 	ldw	r2,-44(fp)
   18510:	1000021e 	bne	r2,zero,1851c <altera_avalon_uart_read+0x158>
   18514:	e0bffe17 	ldw	r2,-8(fp)
   18518:	103fcd1e 	bne	r2,zero,18450 <__alt_data_end+0xf0018450>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1851c:	0005303a 	rdctl	r2,status
   18520:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18524:	e0fffb17 	ldw	r3,-20(fp)
   18528:	00bfff84 	movi	r2,-2
   1852c:	1884703a 	and	r2,r3,r2
   18530:	1001703a 	wrctl	status,r2
  
  return context;
   18534:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   18538:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1853c:	e0bffc17 	ldw	r2,-16(fp)
   18540:	10800117 	ldw	r2,4(r2)
   18544:	10c02014 	ori	r3,r2,128
   18548:	e0bffc17 	ldw	r2,-16(fp)
   1854c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18550:	e0bffc17 	ldw	r2,-16(fp)
   18554:	10800017 	ldw	r2,0(r2)
   18558:	10800304 	addi	r2,r2,12
   1855c:	e0fffc17 	ldw	r3,-16(fp)
   18560:	18c00117 	ldw	r3,4(r3)
   18564:	10c00035 	stwio	r3,0(r2)
   18568:	e0bff817 	ldw	r2,-32(fp)
   1856c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18570:	e0bff717 	ldw	r2,-36(fp)
   18574:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   18578:	e0bff403 	ldbu	r2,-48(fp)
   1857c:	10000226 	beq	r2,zero,18588 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   18580:	00bffd44 	movi	r2,-11
   18584:	00000106 	br	1858c <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   18588:	e0bff517 	ldw	r2,-44(fp)
  }
}
   1858c:	e037883a 	mov	sp,fp
   18590:	dfc00117 	ldw	ra,4(sp)
   18594:	df000017 	ldw	fp,0(sp)
   18598:	dec00204 	addi	sp,sp,8
   1859c:	f800283a 	ret

000185a0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   185a0:	defffe04 	addi	sp,sp,-8
   185a4:	dfc00115 	stw	ra,4(sp)
   185a8:	df000015 	stw	fp,0(sp)
   185ac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   185b0:	d0a00f17 	ldw	r2,-32708(gp)
   185b4:	10000326 	beq	r2,zero,185c4 <alt_get_errno+0x24>
   185b8:	d0a00f17 	ldw	r2,-32708(gp)
   185bc:	103ee83a 	callr	r2
   185c0:	00000106 	br	185c8 <alt_get_errno+0x28>
   185c4:	d0a04804 	addi	r2,gp,-32480
}
   185c8:	e037883a 	mov	sp,fp
   185cc:	dfc00117 	ldw	ra,4(sp)
   185d0:	df000017 	ldw	fp,0(sp)
   185d4:	dec00204 	addi	sp,sp,8
   185d8:	f800283a 	ret

000185dc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   185dc:	defff204 	addi	sp,sp,-56
   185e0:	dfc00d15 	stw	ra,52(sp)
   185e4:	df000c15 	stw	fp,48(sp)
   185e8:	df000c04 	addi	fp,sp,48
   185ec:	e13ffc15 	stw	r4,-16(fp)
   185f0:	e17ffd15 	stw	r5,-12(fp)
   185f4:	e1bffe15 	stw	r6,-8(fp)
   185f8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   185fc:	e0bffe17 	ldw	r2,-8(fp)
   18600:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   18604:	e0bfff17 	ldw	r2,-4(fp)
   18608:	1090000c 	andi	r2,r2,16384
   1860c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18610:	00003c06 	br	18704 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18614:	e0bffc17 	ldw	r2,-16(fp)
   18618:	10800517 	ldw	r2,20(r2)
   1861c:	10800044 	addi	r2,r2,1
   18620:	10800fcc 	andi	r2,r2,63
   18624:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   18628:	e0bffc17 	ldw	r2,-16(fp)
   1862c:	10c00417 	ldw	r3,16(r2)
   18630:	e0bff717 	ldw	r2,-36(fp)
   18634:	1880221e 	bne	r3,r2,186c0 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   18638:	e0bff517 	ldw	r2,-44(fp)
   1863c:	10000526 	beq	r2,zero,18654 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   18640:	00185a00 	call	185a0 <alt_get_errno>
   18644:	1007883a 	mov	r3,r2
   18648:	008002c4 	movi	r2,11
   1864c:	18800015 	stw	r2,0(r3)
        break;
   18650:	00002e06 	br	1870c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18654:	0005303a 	rdctl	r2,status
   18658:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1865c:	e0fff917 	ldw	r3,-28(fp)
   18660:	00bfff84 	movi	r2,-2
   18664:	1884703a 	and	r2,r3,r2
   18668:	1001703a 	wrctl	status,r2
  
  return context;
   1866c:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   18670:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18674:	e0bffc17 	ldw	r2,-16(fp)
   18678:	10800117 	ldw	r2,4(r2)
   1867c:	10c11014 	ori	r3,r2,1088
   18680:	e0bffc17 	ldw	r2,-16(fp)
   18684:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18688:	e0bffc17 	ldw	r2,-16(fp)
   1868c:	10800017 	ldw	r2,0(r2)
   18690:	10800304 	addi	r2,r2,12
   18694:	e0fffc17 	ldw	r3,-16(fp)
   18698:	18c00117 	ldw	r3,4(r3)
   1869c:	10c00035 	stwio	r3,0(r2)
   186a0:	e0bff817 	ldw	r2,-32(fp)
   186a4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   186a8:	e0bff617 	ldw	r2,-40(fp)
   186ac:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   186b0:	e0bffc17 	ldw	r2,-16(fp)
   186b4:	10c00417 	ldw	r3,16(r2)
   186b8:	e0bff717 	ldw	r2,-36(fp)
   186bc:	18bffc26 	beq	r3,r2,186b0 <__alt_data_end+0xf00186b0>
      }
    }

    count--;
   186c0:	e0bff417 	ldw	r2,-48(fp)
   186c4:	10bfffc4 	addi	r2,r2,-1
   186c8:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   186cc:	e0bffc17 	ldw	r2,-16(fp)
   186d0:	10c00517 	ldw	r3,20(r2)
   186d4:	e0bffd17 	ldw	r2,-12(fp)
   186d8:	11000044 	addi	r4,r2,1
   186dc:	e13ffd15 	stw	r4,-12(fp)
   186e0:	10800003 	ldbu	r2,0(r2)
   186e4:	1009883a 	mov	r4,r2
   186e8:	e0bffc17 	ldw	r2,-16(fp)
   186ec:	10c5883a 	add	r2,r2,r3
   186f0:	10801704 	addi	r2,r2,92
   186f4:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   186f8:	e0bffc17 	ldw	r2,-16(fp)
   186fc:	e0fff717 	ldw	r3,-36(fp)
   18700:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18704:	e0bff417 	ldw	r2,-48(fp)
   18708:	103fc21e 	bne	r2,zero,18614 <__alt_data_end+0xf0018614>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1870c:	0005303a 	rdctl	r2,status
   18710:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18714:	e0fffb17 	ldw	r3,-20(fp)
   18718:	00bfff84 	movi	r2,-2
   1871c:	1884703a 	and	r2,r3,r2
   18720:	1001703a 	wrctl	status,r2
  
  return context;
   18724:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   18728:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1872c:	e0bffc17 	ldw	r2,-16(fp)
   18730:	10800117 	ldw	r2,4(r2)
   18734:	10c11014 	ori	r3,r2,1088
   18738:	e0bffc17 	ldw	r2,-16(fp)
   1873c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18740:	e0bffc17 	ldw	r2,-16(fp)
   18744:	10800017 	ldw	r2,0(r2)
   18748:	10800304 	addi	r2,r2,12
   1874c:	e0fffc17 	ldw	r3,-16(fp)
   18750:	18c00117 	ldw	r3,4(r3)
   18754:	10c00035 	stwio	r3,0(r2)
   18758:	e0bff817 	ldw	r2,-32(fp)
   1875c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18760:	e0bffa17 	ldw	r2,-24(fp)
   18764:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   18768:	e0fffe17 	ldw	r3,-8(fp)
   1876c:	e0bff417 	ldw	r2,-48(fp)
   18770:	1885c83a 	sub	r2,r3,r2
}
   18774:	e037883a 	mov	sp,fp
   18778:	dfc00117 	ldw	ra,4(sp)
   1877c:	df000017 	ldw	fp,0(sp)
   18780:	dec00204 	addi	sp,sp,8
   18784:	f800283a 	ret

00018788 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   18788:	defffd04 	addi	sp,sp,-12
   1878c:	df000215 	stw	fp,8(sp)
   18790:	df000204 	addi	fp,sp,8
   18794:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   18798:	e0bfff17 	ldw	r2,-4(fp)
   1879c:	1080400c 	andi	r2,r2,256
   187a0:	1004d23a 	srli	r2,r2,8
   187a4:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   187a8:	e0bffe03 	ldbu	r2,-8(fp)
}
   187ac:	e037883a 	mov	sp,fp
   187b0:	df000017 	ldw	fp,0(sp)
   187b4:	dec00104 	addi	sp,sp,4
   187b8:	f800283a 	ret

000187bc <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   187bc:	defffd04 	addi	sp,sp,-12
   187c0:	df000215 	stw	fp,8(sp)
   187c4:	df000204 	addi	fp,sp,8
   187c8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   187cc:	e0bfff17 	ldw	r2,-4(fp)
   187d0:	1080004c 	andi	r2,r2,1
   187d4:	e0bffe05 	stb	r2,-8(fp)
	return re;
   187d8:	e0bffe03 	ldbu	r2,-8(fp)
}
   187dc:	e037883a 	mov	sp,fp
   187e0:	df000017 	ldw	fp,0(sp)
   187e4:	dec00104 	addi	sp,sp,4
   187e8:	f800283a 	ret

000187ec <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   187ec:	defffd04 	addi	sp,sp,-12
   187f0:	df000215 	stw	fp,8(sp)
   187f4:	df000204 	addi	fp,sp,8
   187f8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   187fc:	e0bfff17 	ldw	r2,-4(fp)
   18800:	1081000c 	andi	r2,r2,1024
   18804:	1004d2ba 	srli	r2,r2,10
   18808:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1880c:	e0bffe03 	ldbu	r2,-8(fp)
}
   18810:	e037883a 	mov	sp,fp
   18814:	df000017 	ldw	fp,0(sp)
   18818:	dec00104 	addi	sp,sp,4
   1881c:	f800283a 	ret

00018820 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   18820:	defffd04 	addi	sp,sp,-12
   18824:	df000215 	stw	fp,8(sp)
   18828:	df000204 	addi	fp,sp,8
   1882c:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   18830:	e0bfff17 	ldw	r2,-4(fp)
   18834:	1004d43a 	srli	r2,r2,16
   18838:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   1883c:	e0bffe0b 	ldhu	r2,-8(fp)
}
   18840:	e037883a 	mov	sp,fp
   18844:	df000017 	ldw	fp,0(sp)
   18848:	dec00104 	addi	sp,sp,4
   1884c:	f800283a 	ret

00018850 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   18850:	defffd04 	addi	sp,sp,-12
   18854:	df000215 	stw	fp,8(sp)
   18858:	df000204 	addi	fp,sp,8
   1885c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   18860:	e0bfff17 	ldw	r2,-4(fp)
   18864:	10a0000c 	andi	r2,r2,32768
   18868:	1004d3fa 	srli	r2,r2,15
   1886c:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   18870:	e0bffe03 	ldbu	r2,-8(fp)
}
   18874:	e037883a 	mov	sp,fp
   18878:	df000017 	ldw	fp,0(sp)
   1887c:	dec00104 	addi	sp,sp,4
   18880:	f800283a 	ret

00018884 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   18884:	defffd04 	addi	sp,sp,-12
   18888:	df000215 	stw	fp,8(sp)
   1888c:	df000204 	addi	fp,sp,8
   18890:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   18894:	e0bfff17 	ldw	r2,-4(fp)
   18898:	e0bffe05 	stb	r2,-8(fp)
	return data;
   1889c:	e0bffe03 	ldbu	r2,-8(fp)
}
   188a0:	e037883a 	mov	sp,fp
   188a4:	df000017 	ldw	fp,0(sp)
   188a8:	dec00104 	addi	sp,sp,4
   188ac:	f800283a 	ret

000188b0 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   188b0:	defffb04 	addi	sp,sp,-20
   188b4:	dfc00415 	stw	ra,16(sp)
   188b8:	df000315 	stw	fp,12(sp)
   188bc:	df000304 	addi	fp,sp,12
   188c0:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   188c4:	01403fc4 	movi	r5,255
   188c8:	e13fff17 	ldw	r4,-4(fp)
   188cc:	0018b100 	call	18b10 <alt_up_ps2_write_data_byte_with_ack>
   188d0:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   188d4:	e0bffd17 	ldw	r2,-12(fp)
   188d8:	1000211e 	bne	r2,zero,18960 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   188dc:	e0bffe04 	addi	r2,fp,-8
   188e0:	100b883a 	mov	r5,r2
   188e4:	e13fff17 	ldw	r4,-4(fp)
   188e8:	0018b740 	call	18b74 <alt_up_ps2_read_data_byte_timeout>
   188ec:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   188f0:	e0bffd17 	ldw	r2,-12(fp)
   188f4:	10001a1e 	bne	r2,zero,18960 <alt_up_ps2_init+0xb0>
   188f8:	e0bffe03 	ldbu	r2,-8(fp)
   188fc:	10803fcc 	andi	r2,r2,255
   18900:	10802a98 	cmpnei	r2,r2,170
   18904:	1000161e 	bne	r2,zero,18960 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18908:	e0bffe04 	addi	r2,fp,-8
   1890c:	100b883a 	mov	r5,r2
   18910:	e13fff17 	ldw	r4,-4(fp)
   18914:	0018b740 	call	18b74 <alt_up_ps2_read_data_byte_timeout>
   18918:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   1891c:	e0bffd17 	ldw	r2,-12(fp)
   18920:	10bfe318 	cmpnei	r2,r2,-116
   18924:	1000041e 	bne	r2,zero,18938 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   18928:	e0bfff17 	ldw	r2,-4(fp)
   1892c:	00c00044 	movi	r3,1
   18930:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   18934:	00000a06 	br	18960 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   18938:	e0bffd17 	ldw	r2,-12(fp)
   1893c:	1000081e 	bne	r2,zero,18960 <alt_up_ps2_init+0xb0>
   18940:	e0bffe03 	ldbu	r2,-8(fp)
   18944:	10803fcc 	andi	r2,r2,255
   18948:	1000051e 	bne	r2,zero,18960 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   1894c:	e0bfff17 	ldw	r2,-4(fp)
   18950:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   18954:	01403d04 	movi	r5,244
   18958:	e13fff17 	ldw	r4,-4(fp)
   1895c:	0018a340 	call	18a34 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   18960:	0001883a 	nop
   18964:	e037883a 	mov	sp,fp
   18968:	dfc00117 	ldw	ra,4(sp)
   1896c:	df000017 	ldw	fp,0(sp)
   18970:	dec00204 	addi	sp,sp,8
   18974:	f800283a 	ret

00018978 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18978:	defffd04 	addi	sp,sp,-12
   1897c:	df000215 	stw	fp,8(sp)
   18980:	df000204 	addi	fp,sp,8
   18984:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18988:	e0bfff17 	ldw	r2,-4(fp)
   1898c:	10800a17 	ldw	r2,40(r2)
   18990:	10800104 	addi	r2,r2,4
   18994:	10800037 	ldwio	r2,0(r2)
   18998:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   1899c:	e0bffe17 	ldw	r2,-8(fp)
   189a0:	10800054 	ori	r2,r2,1
   189a4:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   189a8:	e0bfff17 	ldw	r2,-4(fp)
   189ac:	10800a17 	ldw	r2,40(r2)
   189b0:	10800104 	addi	r2,r2,4
   189b4:	1007883a 	mov	r3,r2
   189b8:	e0bffe17 	ldw	r2,-8(fp)
   189bc:	18800035 	stwio	r2,0(r3)
}
   189c0:	0001883a 	nop
   189c4:	e037883a 	mov	sp,fp
   189c8:	df000017 	ldw	fp,0(sp)
   189cc:	dec00104 	addi	sp,sp,4
   189d0:	f800283a 	ret

000189d4 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   189d4:	defffd04 	addi	sp,sp,-12
   189d8:	df000215 	stw	fp,8(sp)
   189dc:	df000204 	addi	fp,sp,8
   189e0:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   189e4:	e0bfff17 	ldw	r2,-4(fp)
   189e8:	10800a17 	ldw	r2,40(r2)
   189ec:	10800104 	addi	r2,r2,4
   189f0:	10800037 	ldwio	r2,0(r2)
   189f4:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   189f8:	e0fffe17 	ldw	r3,-8(fp)
   189fc:	00bfff84 	movi	r2,-2
   18a00:	1884703a 	and	r2,r3,r2
   18a04:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18a08:	e0bfff17 	ldw	r2,-4(fp)
   18a0c:	10800a17 	ldw	r2,40(r2)
   18a10:	10800104 	addi	r2,r2,4
   18a14:	1007883a 	mov	r3,r2
   18a18:	e0bffe17 	ldw	r2,-8(fp)
   18a1c:	18800035 	stwio	r2,0(r3)
}
   18a20:	0001883a 	nop
   18a24:	e037883a 	mov	sp,fp
   18a28:	df000017 	ldw	fp,0(sp)
   18a2c:	dec00104 	addi	sp,sp,4
   18a30:	f800283a 	ret

00018a34 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18a34:	defffb04 	addi	sp,sp,-20
   18a38:	dfc00415 	stw	ra,16(sp)
   18a3c:	df000315 	stw	fp,12(sp)
   18a40:	df000304 	addi	fp,sp,12
   18a44:	e13ffe15 	stw	r4,-8(fp)
   18a48:	2805883a 	mov	r2,r5
   18a4c:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   18a50:	e0bffe17 	ldw	r2,-8(fp)
   18a54:	10800a17 	ldw	r2,40(r2)
   18a58:	1007883a 	mov	r3,r2
   18a5c:	e0bfff03 	ldbu	r2,-4(fp)
   18a60:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   18a64:	e0bffe17 	ldw	r2,-8(fp)
   18a68:	10800a17 	ldw	r2,40(r2)
   18a6c:	10800104 	addi	r2,r2,4
   18a70:	10800037 	ldwio	r2,0(r2)
   18a74:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   18a78:	e13ffd17 	ldw	r4,-12(fp)
   18a7c:	00187ec0 	call	187ec <read_CE_bit>
   18a80:	10803fcc 	andi	r2,r2,255
   18a84:	10000226 	beq	r2,zero,18a90 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   18a88:	00bffec4 	movi	r2,-5
   18a8c:	00000106 	br	18a94 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   18a90:	0005883a 	mov	r2,zero
}
   18a94:	e037883a 	mov	sp,fp
   18a98:	dfc00117 	ldw	ra,4(sp)
   18a9c:	df000017 	ldw	fp,0(sp)
   18aa0:	dec00204 	addi	sp,sp,8
   18aa4:	f800283a 	ret

00018aa8 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   18aa8:	defffc04 	addi	sp,sp,-16
   18aac:	dfc00315 	stw	ra,12(sp)
   18ab0:	df000215 	stw	fp,8(sp)
   18ab4:	df000204 	addi	fp,sp,8
   18ab8:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   18abc:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   18ac0:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   18ac4:	e0bffe44 	addi	r2,fp,-7
   18ac8:	100b883a 	mov	r5,r2
   18acc:	e13fff17 	ldw	r4,-4(fp)
   18ad0:	0018b740 	call	18b74 <alt_up_ps2_read_data_byte_timeout>
   18ad4:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   18ad8:	e0bffe03 	ldbu	r2,-8(fp)
   18adc:	1000061e 	bne	r2,zero,18af8 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   18ae0:	e0bffe43 	ldbu	r2,-7(fp)
   18ae4:	10803fcc 	andi	r2,r2,255
   18ae8:	10803e98 	cmpnei	r2,r2,250
   18aec:	103ff51e 	bne	r2,zero,18ac4 <__alt_data_end+0xf0018ac4>
				return 0;
   18af0:	0005883a 	mov	r2,zero
   18af4:	00000106 	br	18afc <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   18af8:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   18afc:	e037883a 	mov	sp,fp
   18b00:	dfc00117 	ldw	ra,4(sp)
   18b04:	df000017 	ldw	fp,0(sp)
   18b08:	dec00204 	addi	sp,sp,8
   18b0c:	f800283a 	ret

00018b10 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18b10:	defffa04 	addi	sp,sp,-24
   18b14:	dfc00515 	stw	ra,20(sp)
   18b18:	df000415 	stw	fp,16(sp)
   18b1c:	df000404 	addi	fp,sp,16
   18b20:	e13ffe15 	stw	r4,-8(fp)
   18b24:	2805883a 	mov	r2,r5
   18b28:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   18b2c:	e0bfff03 	ldbu	r2,-4(fp)
   18b30:	100b883a 	mov	r5,r2
   18b34:	e13ffe17 	ldw	r4,-8(fp)
   18b38:	0018a340 	call	18a34 <alt_up_ps2_write_data_byte>
   18b3c:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   18b40:	e0bffc17 	ldw	r2,-16(fp)
   18b44:	10000226 	beq	r2,zero,18b50 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   18b48:	e0bffc17 	ldw	r2,-16(fp)
   18b4c:	00000406 	br	18b60 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   18b50:	e13ffe17 	ldw	r4,-8(fp)
   18b54:	0018aa80 	call	18aa8 <alt_up_ps2_wait_for_ack>
   18b58:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   18b5c:	e0bffd17 	ldw	r2,-12(fp)
}
   18b60:	e037883a 	mov	sp,fp
   18b64:	dfc00117 	ldw	ra,4(sp)
   18b68:	df000017 	ldw	fp,0(sp)
   18b6c:	dec00204 	addi	sp,sp,8
   18b70:	f800283a 	ret

00018b74 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18b74:	defffa04 	addi	sp,sp,-24
   18b78:	dfc00515 	stw	ra,20(sp)
   18b7c:	df000415 	stw	fp,16(sp)
   18b80:	df000404 	addi	fp,sp,16
   18b84:	e13ffe15 	stw	r4,-8(fp)
   18b88:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18b8c:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   18b90:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   18b94:	e0bffc17 	ldw	r2,-16(fp)
   18b98:	10800044 	addi	r2,r2,1
   18b9c:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18ba0:	e0bffe17 	ldw	r2,-8(fp)
   18ba4:	10800a17 	ldw	r2,40(r2)
   18ba8:	10800037 	ldwio	r2,0(r2)
   18bac:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   18bb0:	e13ffd17 	ldw	r4,-12(fp)
   18bb4:	00188500 	call	18850 <read_data_valid>
   18bb8:	10803fcc 	andi	r2,r2,255
   18bbc:	10000726 	beq	r2,zero,18bdc <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   18bc0:	e13ffd17 	ldw	r4,-12(fp)
   18bc4:	00188840 	call	18884 <read_data_byte>
   18bc8:	1007883a 	mov	r3,r2
   18bcc:	e0bfff17 	ldw	r2,-4(fp)
   18bd0:	10c00005 	stb	r3,0(r2)
			return 0;
   18bd4:	0005883a 	mov	r2,zero
   18bd8:	00000806 	br	18bfc <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   18bdc:	e0bffe17 	ldw	r2,-8(fp)
   18be0:	10800c17 	ldw	r2,48(r2)
   18be4:	103feb26 	beq	r2,zero,18b94 <__alt_data_end+0xf0018b94>
   18be8:	e0bffe17 	ldw	r2,-8(fp)
   18bec:	10c00c17 	ldw	r3,48(r2)
   18bf0:	e0bffc17 	ldw	r2,-16(fp)
   18bf4:	18bfe72e 	bgeu	r3,r2,18b94 <__alt_data_end+0xf0018b94>
		{
			return -ETIMEDOUT;
   18bf8:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   18bfc:	e037883a 	mov	sp,fp
   18c00:	dfc00117 	ldw	ra,4(sp)
   18c04:	df000017 	ldw	fp,0(sp)
   18c08:	dec00204 	addi	sp,sp,8
   18c0c:	f800283a 	ret

00018c10 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18c10:	defffb04 	addi	sp,sp,-20
   18c14:	dfc00415 	stw	ra,16(sp)
   18c18:	df000315 	stw	fp,12(sp)
   18c1c:	df000304 	addi	fp,sp,12
   18c20:	e13ffe15 	stw	r4,-8(fp)
   18c24:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18c28:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18c2c:	e0bffe17 	ldw	r2,-8(fp)
   18c30:	10800a17 	ldw	r2,40(r2)
   18c34:	10800037 	ldwio	r2,0(r2)
   18c38:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   18c3c:	e13ffd17 	ldw	r4,-12(fp)
   18c40:	00188500 	call	18850 <read_data_valid>
   18c44:	10803fcc 	andi	r2,r2,255
   18c48:	10000726 	beq	r2,zero,18c68 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   18c4c:	e13ffd17 	ldw	r4,-12(fp)
   18c50:	00188840 	call	18884 <read_data_byte>
   18c54:	1007883a 	mov	r3,r2
   18c58:	e0bfff17 	ldw	r2,-4(fp)
   18c5c:	10c00005 	stb	r3,0(r2)
		return 0;
   18c60:	0005883a 	mov	r2,zero
   18c64:	00000106 	br	18c6c <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   18c68:	00bfffc4 	movi	r2,-1
}
   18c6c:	e037883a 	mov	sp,fp
   18c70:	dfc00117 	ldw	ra,4(sp)
   18c74:	df000017 	ldw	fp,0(sp)
   18c78:	dec00204 	addi	sp,sp,8
   18c7c:	f800283a 	ret

00018c80 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   18c80:	defffb04 	addi	sp,sp,-20
   18c84:	dfc00415 	stw	ra,16(sp)
   18c88:	df000315 	stw	fp,12(sp)
   18c8c:	df000304 	addi	fp,sp,12
   18c90:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   18c94:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   18c98:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18c9c:	e0bfff17 	ldw	r2,-4(fp)
   18ca0:	10800a17 	ldw	r2,40(r2)
   18ca4:	10800037 	ldwio	r2,0(r2)
   18ca8:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   18cac:	e13ffe17 	ldw	r4,-8(fp)
   18cb0:	00188200 	call	18820 <read_num_bytes_available>
   18cb4:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   18cb8:	e0bffd0b 	ldhu	r2,-12(fp)
   18cbc:	103ff71e 	bne	r2,zero,18c9c <__alt_data_end+0xf0018c9c>
}
   18cc0:	0001883a 	nop
   18cc4:	e037883a 	mov	sp,fp
   18cc8:	dfc00117 	ldw	ra,4(sp)
   18ccc:	df000017 	ldw	fp,0(sp)
   18cd0:	dec00204 	addi	sp,sp,8
   18cd4:	f800283a 	ret

00018cd8 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   18cd8:	defff804 	addi	sp,sp,-32
   18cdc:	dfc00715 	stw	ra,28(sp)
   18ce0:	df000615 	stw	fp,24(sp)
   18ce4:	df000604 	addi	fp,sp,24
   18ce8:	e13ffd15 	stw	r4,-12(fp)
   18cec:	e17ffe15 	stw	r5,-8(fp)
   18cf0:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18cf4:	e0bffd17 	ldw	r2,-12(fp)
   18cf8:	10800017 	ldw	r2,0(r2)
   18cfc:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   18d00:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   18d04:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   18d08:	e0fffc17 	ldw	r3,-16(fp)
   18d0c:	e0bfff17 	ldw	r2,-4(fp)
   18d10:	18bffd16 	blt	r3,r2,18d08 <__alt_data_end+0xf0018d08>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   18d14:	e0bffe17 	ldw	r2,-8(fp)
   18d18:	10c00044 	addi	r3,r2,1
   18d1c:	e0fffe15 	stw	r3,-8(fp)
   18d20:	100b883a 	mov	r5,r2
   18d24:	e13ffa17 	ldw	r4,-24(fp)
   18d28:	0018b740 	call	18b74 <alt_up_ps2_read_data_byte_timeout>
   18d2c:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   18d30:	e0bffb17 	ldw	r2,-20(fp)
   18d34:	10000226 	beq	r2,zero,18d40 <alt_up_ps2_read_fd+0x68>
			return count;
   18d38:	e0bffc17 	ldw	r2,-16(fp)
   18d3c:	00000406 	br	18d50 <alt_up_ps2_read_fd+0x78>
		count++;
   18d40:	e0bffc17 	ldw	r2,-16(fp)
   18d44:	10800044 	addi	r2,r2,1
   18d48:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   18d4c:	e0bffc17 	ldw	r2,-16(fp)
}
   18d50:	e037883a 	mov	sp,fp
   18d54:	dfc00117 	ldw	ra,4(sp)
   18d58:	df000017 	ldw	fp,0(sp)
   18d5c:	dec00204 	addi	sp,sp,8
   18d60:	f800283a 	ret

00018d64 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   18d64:	defff804 	addi	sp,sp,-32
   18d68:	dfc00715 	stw	ra,28(sp)
   18d6c:	df000615 	stw	fp,24(sp)
   18d70:	df000604 	addi	fp,sp,24
   18d74:	e13ffd15 	stw	r4,-12(fp)
   18d78:	e17ffe15 	stw	r5,-8(fp)
   18d7c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18d80:	e0bffd17 	ldw	r2,-12(fp)
   18d84:	10800017 	ldw	r2,0(r2)
   18d88:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   18d8c:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   18d90:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   18d94:	00001006 	br	18dd8 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   18d98:	e0bffe17 	ldw	r2,-8(fp)
   18d9c:	10c00044 	addi	r3,r2,1
   18da0:	e0fffe15 	stw	r3,-8(fp)
   18da4:	10800003 	ldbu	r2,0(r2)
   18da8:	10803fcc 	andi	r2,r2,255
   18dac:	100b883a 	mov	r5,r2
   18db0:	e13ffb17 	ldw	r4,-20(fp)
   18db4:	0018a340 	call	18a34 <alt_up_ps2_write_data_byte>
   18db8:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   18dbc:	e0bffc17 	ldw	r2,-16(fp)
   18dc0:	10000226 	beq	r2,zero,18dcc <alt_up_ps2_write_fd+0x68>
			return count;
   18dc4:	e0bffa17 	ldw	r2,-24(fp)
   18dc8:	00000706 	br	18de8 <alt_up_ps2_write_fd+0x84>
		count++;
   18dcc:	e0bffa17 	ldw	r2,-24(fp)
   18dd0:	10800044 	addi	r2,r2,1
   18dd4:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   18dd8:	e0fffa17 	ldw	r3,-24(fp)
   18ddc:	e0bfff17 	ldw	r2,-4(fp)
   18de0:	18bfed16 	blt	r3,r2,18d98 <__alt_data_end+0xf0018d98>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   18de4:	e0bffa17 	ldw	r2,-24(fp)
}
   18de8:	e037883a 	mov	sp,fp
   18dec:	dfc00117 	ldw	ra,4(sp)
   18df0:	df000017 	ldw	fp,0(sp)
   18df4:	dec00204 	addi	sp,sp,8
   18df8:	f800283a 	ret

00018dfc <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   18dfc:	defffc04 	addi	sp,sp,-16
   18e00:	dfc00315 	stw	ra,12(sp)
   18e04:	df000215 	stw	fp,8(sp)
   18e08:	df000204 	addi	fp,sp,8
   18e0c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   18e10:	d1600c04 	addi	r5,gp,-32720
   18e14:	e13fff17 	ldw	r4,-4(fp)
   18e18:	001945c0 	call	1945c <alt_find_dev>
   18e1c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   18e20:	e0bffe17 	ldw	r2,-8(fp)
}
   18e24:	e037883a 	mov	sp,fp
   18e28:	dfc00117 	ldw	ra,4(sp)
   18e2c:	df000017 	ldw	fp,0(sp)
   18e30:	dec00204 	addi	sp,sp,8
   18e34:	f800283a 	ret

00018e38 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   18e38:	defffc04 	addi	sp,sp,-16
   18e3c:	dfc00315 	stw	ra,12(sp)
   18e40:	df000215 	stw	fp,8(sp)
   18e44:	df000204 	addi	fp,sp,8
   18e48:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   18e4c:	e0bfff17 	ldw	r2,-4(fp)
   18e50:	10800217 	ldw	r2,8(r2)
   18e54:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   18e58:	00000b06 	br	18e88 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   18e5c:	01420034 	movhi	r5,2048
   18e60:	29414504 	addi	r5,r5,1300
   18e64:	e13ffe17 	ldw	r4,-8(fp)
   18e68:	000feac0 	call	feac <strcmp>
   18e6c:	1000031e 	bne	r2,zero,18e7c <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   18e70:	e0bffe17 	ldw	r2,-8(fp)
   18e74:	10000005 	stb	zero,0(r2)
			break;
   18e78:	00000906 	br	18ea0 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   18e7c:	e0bffe17 	ldw	r2,-8(fp)
   18e80:	10800044 	addi	r2,r2,1
   18e84:	e0bffe15 	stw	r2,-8(fp)
   18e88:	e0bffe17 	ldw	r2,-8(fp)
   18e8c:	10800003 	ldbu	r2,0(r2)
   18e90:	10803fcc 	andi	r2,r2,255
   18e94:	1080201c 	xori	r2,r2,128
   18e98:	10bfe004 	addi	r2,r2,-128
   18e9c:	103fef1e 	bne	r2,zero,18e5c <__alt_data_end+0xf0018e5c>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   18ea0:	0001883a 	nop
}
   18ea4:	e037883a 	mov	sp,fp
   18ea8:	dfc00117 	ldw	ra,4(sp)
   18eac:	df000017 	ldw	fp,0(sp)
   18eb0:	dec00204 	addi	sp,sp,8
   18eb4:	f800283a 	ret

00018eb8 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   18eb8:	defffc04 	addi	sp,sp,-16
   18ebc:	dfc00315 	stw	ra,12(sp)
   18ec0:	df000215 	stw	fp,8(sp)
   18ec4:	df000204 	addi	fp,sp,8
   18ec8:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   18ecc:	d1600c04 	addi	r5,gp,-32720
   18ed0:	e13fff17 	ldw	r4,-4(fp)
   18ed4:	001945c0 	call	1945c <alt_find_dev>
   18ed8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   18edc:	e0bffe17 	ldw	r2,-8(fp)
}
   18ee0:	e037883a 	mov	sp,fp
   18ee4:	dfc00117 	ldw	ra,4(sp)
   18ee8:	df000017 	ldw	fp,0(sp)
   18eec:	dec00204 	addi	sp,sp,8
   18ef0:	f800283a 	ret

00018ef4 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   18ef4:	defffa04 	addi	sp,sp,-24
   18ef8:	df000515 	stw	fp,20(sp)
   18efc:	df000504 	addi	fp,sp,20
   18f00:	e13ffc15 	stw	r4,-16(fp)
   18f04:	2805883a 	mov	r2,r5
   18f08:	e1bffe15 	stw	r6,-8(fp)
   18f0c:	e1ffff15 	stw	r7,-4(fp)
   18f10:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   18f14:	e0bffc17 	ldw	r2,-16(fp)
   18f18:	10800c17 	ldw	r2,48(r2)
   18f1c:	e0fffe17 	ldw	r3,-8(fp)
   18f20:	1880042e 	bgeu	r3,r2,18f34 <alt_up_char_buffer_draw+0x40>
   18f24:	e0bffc17 	ldw	r2,-16(fp)
   18f28:	10800d17 	ldw	r2,52(r2)
   18f2c:	e0ffff17 	ldw	r3,-4(fp)
   18f30:	18800236 	bltu	r3,r2,18f3c <alt_up_char_buffer_draw+0x48>
		return -1;
   18f34:	00bfffc4 	movi	r2,-1
   18f38:	00001d06 	br	18fb0 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   18f3c:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   18f40:	e0bffc17 	ldw	r2,-16(fp)
   18f44:	10c00f17 	ldw	r3,60(r2)
   18f48:	e0bffe17 	ldw	r2,-8(fp)
   18f4c:	1886703a 	and	r3,r3,r2
   18f50:	e0bffc17 	ldw	r2,-16(fp)
   18f54:	10800e17 	ldw	r2,56(r2)
   18f58:	1884983a 	sll	r2,r3,r2
   18f5c:	e0fffb17 	ldw	r3,-20(fp)
   18f60:	1884b03a 	or	r2,r3,r2
   18f64:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   18f68:	e0bffc17 	ldw	r2,-16(fp)
   18f6c:	10c01117 	ldw	r3,68(r2)
   18f70:	e0bfff17 	ldw	r2,-4(fp)
   18f74:	1886703a 	and	r3,r3,r2
   18f78:	e0bffc17 	ldw	r2,-16(fp)
   18f7c:	10801017 	ldw	r2,64(r2)
   18f80:	1884983a 	sll	r2,r3,r2
   18f84:	e0fffb17 	ldw	r3,-20(fp)
   18f88:	1884b03a 	or	r2,r3,r2
   18f8c:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   18f90:	e0bffc17 	ldw	r2,-16(fp)
   18f94:	10c00b17 	ldw	r3,44(r2)
   18f98:	e0bffb17 	ldw	r2,-20(fp)
   18f9c:	1885883a 	add	r2,r3,r2
   18fa0:	1007883a 	mov	r3,r2
   18fa4:	e0bffd03 	ldbu	r2,-12(fp)
   18fa8:	18800025 	stbio	r2,0(r3)

	return 0;
   18fac:	0005883a 	mov	r2,zero
}
   18fb0:	e037883a 	mov	sp,fp
   18fb4:	df000017 	ldw	fp,0(sp)
   18fb8:	dec00104 	addi	sp,sp,4
   18fbc:	f800283a 	ret

00018fc0 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   18fc0:	defffa04 	addi	sp,sp,-24
   18fc4:	df000515 	stw	fp,20(sp)
   18fc8:	df000504 	addi	fp,sp,20
   18fcc:	e13ffc15 	stw	r4,-16(fp)
   18fd0:	e17ffd15 	stw	r5,-12(fp)
   18fd4:	e1bffe15 	stw	r6,-8(fp)
   18fd8:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   18fdc:	e0bffc17 	ldw	r2,-16(fp)
   18fe0:	10800c17 	ldw	r2,48(r2)
   18fe4:	e0fffe17 	ldw	r3,-8(fp)
   18fe8:	1880042e 	bgeu	r3,r2,18ffc <alt_up_char_buffer_string+0x3c>
   18fec:	e0bffc17 	ldw	r2,-16(fp)
   18ff0:	10800d17 	ldw	r2,52(r2)
   18ff4:	e0ffff17 	ldw	r3,-4(fp)
   18ff8:	18800236 	bltu	r3,r2,19004 <alt_up_char_buffer_string+0x44>
		return -1;
   18ffc:	00bfffc4 	movi	r2,-1
   19000:	00002a06 	br	190ac <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   19004:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   19008:	e0bffc17 	ldw	r2,-16(fp)
   1900c:	10801017 	ldw	r2,64(r2)
   19010:	e0ffff17 	ldw	r3,-4(fp)
   19014:	1886983a 	sll	r3,r3,r2
   19018:	e0bffe17 	ldw	r2,-8(fp)
   1901c:	1885883a 	add	r2,r3,r2
   19020:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   19024:	00001a06 	br	19090 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   19028:	e0bffc17 	ldw	r2,-16(fp)
   1902c:	10c00b17 	ldw	r3,44(r2)
   19030:	e0bffb17 	ldw	r2,-20(fp)
   19034:	1885883a 	add	r2,r3,r2
   19038:	1007883a 	mov	r3,r2
   1903c:	e0bffd17 	ldw	r2,-12(fp)
   19040:	10800003 	ldbu	r2,0(r2)
   19044:	10803fcc 	andi	r2,r2,255
   19048:	1080201c 	xori	r2,r2,128
   1904c:	10bfe004 	addi	r2,r2,-128
   19050:	18800025 	stbio	r2,0(r3)
		++ptr;
   19054:	e0bffd17 	ldw	r2,-12(fp)
   19058:	10800044 	addi	r2,r2,1
   1905c:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   19060:	e0bffe17 	ldw	r2,-8(fp)
   19064:	10800044 	addi	r2,r2,1
   19068:	e0bffe15 	stw	r2,-8(fp)
   1906c:	e0bffc17 	ldw	r2,-16(fp)
   19070:	10800c17 	ldw	r2,48(r2)
   19074:	e0fffe17 	ldw	r3,-8(fp)
   19078:	18800236 	bltu	r3,r2,19084 <alt_up_char_buffer_string+0xc4>
			return -1;
   1907c:	00bfffc4 	movi	r2,-1
   19080:	00000a06 	br	190ac <alt_up_char_buffer_string+0xec>
		++offset;
   19084:	e0bffb17 	ldw	r2,-20(fp)
   19088:	10800044 	addi	r2,r2,1
   1908c:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   19090:	e0bffd17 	ldw	r2,-12(fp)
   19094:	10800003 	ldbu	r2,0(r2)
   19098:	10803fcc 	andi	r2,r2,255
   1909c:	1080201c 	xori	r2,r2,128
   190a0:	10bfe004 	addi	r2,r2,-128
   190a4:	103fe01e 	bne	r2,zero,19028 <__alt_data_end+0xf0019028>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   190a8:	0005883a 	mov	r2,zero
}
   190ac:	e037883a 	mov	sp,fp
   190b0:	df000017 	ldw	fp,0(sp)
   190b4:	dec00104 	addi	sp,sp,4
   190b8:	f800283a 	ret

000190bc <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   190bc:	defffe04 	addi	sp,sp,-8
   190c0:	df000115 	stw	fp,4(sp)
   190c4:	df000104 	addi	fp,sp,4
   190c8:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   190cc:	e0bfff17 	ldw	r2,-4(fp)
   190d0:	10800a17 	ldw	r2,40(r2)
   190d4:	10800084 	addi	r2,r2,2
   190d8:	1007883a 	mov	r3,r2
   190dc:	00800044 	movi	r2,1
   190e0:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   190e4:	0001883a 	nop
   190e8:	e0bfff17 	ldw	r2,-4(fp)
   190ec:	10800a17 	ldw	r2,40(r2)
   190f0:	10800084 	addi	r2,r2,2
   190f4:	10800023 	ldbuio	r2,0(r2)
   190f8:	10803fcc 	andi	r2,r2,255
   190fc:	1080004c 	andi	r2,r2,1
   19100:	103ff91e 	bne	r2,zero,190e8 <__alt_data_end+0xf00190e8>
	return 0;
   19104:	0005883a 	mov	r2,zero
}
   19108:	e037883a 	mov	sp,fp
   1910c:	df000017 	ldw	fp,0(sp)
   19110:	dec00104 	addi	sp,sp,4
   19114:	f800283a 	ret

00019118 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   19118:	defff504 	addi	sp,sp,-44
   1911c:	df000a15 	stw	fp,40(sp)
   19120:	df000a04 	addi	fp,sp,40
   19124:	e13ffc15 	stw	r4,-16(fp)
   19128:	e17ffd15 	stw	r5,-12(fp)
   1912c:	e1bffe15 	stw	r6,-8(fp)
   19130:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   19134:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   19138:	d0a04d17 	ldw	r2,-32460(gp)
  
  if (alt_ticks_per_second ())
   1913c:	10003c26 	beq	r2,zero,19230 <alt_alarm_start+0x118>
  {
    if (alarm)
   19140:	e0bffc17 	ldw	r2,-16(fp)
   19144:	10003826 	beq	r2,zero,19228 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   19148:	e0bffc17 	ldw	r2,-16(fp)
   1914c:	e0fffe17 	ldw	r3,-8(fp)
   19150:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   19154:	e0bffc17 	ldw	r2,-16(fp)
   19158:	e0ffff17 	ldw	r3,-4(fp)
   1915c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19160:	0005303a 	rdctl	r2,status
   19164:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19168:	e0fff917 	ldw	r3,-28(fp)
   1916c:	00bfff84 	movi	r2,-2
   19170:	1884703a 	and	r2,r3,r2
   19174:	1001703a 	wrctl	status,r2
  
  return context;
   19178:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   1917c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   19180:	d0a04e17 	ldw	r2,-32456(gp)
      
      current_nticks = alt_nticks();
   19184:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   19188:	e0fffd17 	ldw	r3,-12(fp)
   1918c:	e0bff617 	ldw	r2,-40(fp)
   19190:	1885883a 	add	r2,r3,r2
   19194:	10c00044 	addi	r3,r2,1
   19198:	e0bffc17 	ldw	r2,-16(fp)
   1919c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   191a0:	e0bffc17 	ldw	r2,-16(fp)
   191a4:	10c00217 	ldw	r3,8(r2)
   191a8:	e0bff617 	ldw	r2,-40(fp)
   191ac:	1880042e 	bgeu	r3,r2,191c0 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   191b0:	e0bffc17 	ldw	r2,-16(fp)
   191b4:	00c00044 	movi	r3,1
   191b8:	10c00405 	stb	r3,16(r2)
   191bc:	00000206 	br	191c8 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   191c0:	e0bffc17 	ldw	r2,-16(fp)
   191c4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   191c8:	e0bffc17 	ldw	r2,-16(fp)
   191cc:	d0e01504 	addi	r3,gp,-32684
   191d0:	e0fffa15 	stw	r3,-24(fp)
   191d4:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   191d8:	e0bffb17 	ldw	r2,-20(fp)
   191dc:	e0fffa17 	ldw	r3,-24(fp)
   191e0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   191e4:	e0bffa17 	ldw	r2,-24(fp)
   191e8:	10c00017 	ldw	r3,0(r2)
   191ec:	e0bffb17 	ldw	r2,-20(fp)
   191f0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   191f4:	e0bffa17 	ldw	r2,-24(fp)
   191f8:	10800017 	ldw	r2,0(r2)
   191fc:	e0fffb17 	ldw	r3,-20(fp)
   19200:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19204:	e0bffa17 	ldw	r2,-24(fp)
   19208:	e0fffb17 	ldw	r3,-20(fp)
   1920c:	10c00015 	stw	r3,0(r2)
   19210:	e0bff817 	ldw	r2,-32(fp)
   19214:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19218:	e0bff717 	ldw	r2,-36(fp)
   1921c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   19220:	0005883a 	mov	r2,zero
   19224:	00000306 	br	19234 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   19228:	00bffa84 	movi	r2,-22
   1922c:	00000106 	br	19234 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   19230:	00bfde84 	movi	r2,-134
  }
}
   19234:	e037883a 	mov	sp,fp
   19238:	df000017 	ldw	fp,0(sp)
   1923c:	dec00104 	addi	sp,sp,4
   19240:	f800283a 	ret

00019244 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   19244:	defffb04 	addi	sp,sp,-20
   19248:	df000415 	stw	fp,16(sp)
   1924c:	df000404 	addi	fp,sp,16
   19250:	e13ffe15 	stw	r4,-8(fp)
   19254:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   19258:	e0fffe17 	ldw	r3,-8(fp)
   1925c:	e0bfff17 	ldw	r2,-4(fp)
   19260:	1885883a 	add	r2,r3,r2
   19264:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19268:	e0bffe17 	ldw	r2,-8(fp)
   1926c:	e0bffc15 	stw	r2,-16(fp)
   19270:	00000506 	br	19288 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   19274:	e0bffc17 	ldw	r2,-16(fp)
   19278:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1927c:	e0bffc17 	ldw	r2,-16(fp)
   19280:	10800804 	addi	r2,r2,32
   19284:	e0bffc15 	stw	r2,-16(fp)
   19288:	e0fffc17 	ldw	r3,-16(fp)
   1928c:	e0bffd17 	ldw	r2,-12(fp)
   19290:	18bff836 	bltu	r3,r2,19274 <__alt_data_end+0xf0019274>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   19294:	e0bffe17 	ldw	r2,-8(fp)
   19298:	108007cc 	andi	r2,r2,31
   1929c:	10000226 	beq	r2,zero,192a8 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   192a0:	e0bffc17 	ldw	r2,-16(fp)
   192a4:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   192a8:	0001883a 	nop
   192ac:	e037883a 	mov	sp,fp
   192b0:	df000017 	ldw	fp,0(sp)
   192b4:	dec00104 	addi	sp,sp,4
   192b8:	f800283a 	ret

000192bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   192bc:	defffe04 	addi	sp,sp,-8
   192c0:	dfc00115 	stw	ra,4(sp)
   192c4:	df000015 	stw	fp,0(sp)
   192c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   192cc:	d0a00f17 	ldw	r2,-32708(gp)
   192d0:	10000326 	beq	r2,zero,192e0 <alt_get_errno+0x24>
   192d4:	d0a00f17 	ldw	r2,-32708(gp)
   192d8:	103ee83a 	callr	r2
   192dc:	00000106 	br	192e4 <alt_get_errno+0x28>
   192e0:	d0a04804 	addi	r2,gp,-32480
}
   192e4:	e037883a 	mov	sp,fp
   192e8:	dfc00117 	ldw	ra,4(sp)
   192ec:	df000017 	ldw	fp,0(sp)
   192f0:	dec00204 	addi	sp,sp,8
   192f4:	f800283a 	ret

000192f8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   192f8:	defffa04 	addi	sp,sp,-24
   192fc:	dfc00515 	stw	ra,20(sp)
   19300:	df000415 	stw	fp,16(sp)
   19304:	df000404 	addi	fp,sp,16
   19308:	e13ffe15 	stw	r4,-8(fp)
   1930c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   19310:	e0bffe17 	ldw	r2,-8(fp)
   19314:	10000326 	beq	r2,zero,19324 <alt_dev_llist_insert+0x2c>
   19318:	e0bffe17 	ldw	r2,-8(fp)
   1931c:	10800217 	ldw	r2,8(r2)
   19320:	1000061e 	bne	r2,zero,1933c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   19324:	00192bc0 	call	192bc <alt_get_errno>
   19328:	1007883a 	mov	r3,r2
   1932c:	00800584 	movi	r2,22
   19330:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   19334:	00bffa84 	movi	r2,-22
   19338:	00001306 	br	19388 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   1933c:	e0bffe17 	ldw	r2,-8(fp)
   19340:	e0ffff17 	ldw	r3,-4(fp)
   19344:	e0fffc15 	stw	r3,-16(fp)
   19348:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1934c:	e0bffd17 	ldw	r2,-12(fp)
   19350:	e0fffc17 	ldw	r3,-16(fp)
   19354:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   19358:	e0bffc17 	ldw	r2,-16(fp)
   1935c:	10c00017 	ldw	r3,0(r2)
   19360:	e0bffd17 	ldw	r2,-12(fp)
   19364:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   19368:	e0bffc17 	ldw	r2,-16(fp)
   1936c:	10800017 	ldw	r2,0(r2)
   19370:	e0fffd17 	ldw	r3,-12(fp)
   19374:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19378:	e0bffc17 	ldw	r2,-16(fp)
   1937c:	e0fffd17 	ldw	r3,-12(fp)
   19380:	10c00015 	stw	r3,0(r2)

  return 0;  
   19384:	0005883a 	mov	r2,zero
}
   19388:	e037883a 	mov	sp,fp
   1938c:	dfc00117 	ldw	ra,4(sp)
   19390:	df000017 	ldw	fp,0(sp)
   19394:	dec00204 	addi	sp,sp,8
   19398:	f800283a 	ret

0001939c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   1939c:	defffd04 	addi	sp,sp,-12
   193a0:	dfc00215 	stw	ra,8(sp)
   193a4:	df000115 	stw	fp,4(sp)
   193a8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   193ac:	008000b4 	movhi	r2,2
   193b0:	10aa7604 	addi	r2,r2,-22056
   193b4:	e0bfff15 	stw	r2,-4(fp)
   193b8:	00000606 	br	193d4 <_do_ctors+0x38>
        (*ctor) (); 
   193bc:	e0bfff17 	ldw	r2,-4(fp)
   193c0:	10800017 	ldw	r2,0(r2)
   193c4:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   193c8:	e0bfff17 	ldw	r2,-4(fp)
   193cc:	10bfff04 	addi	r2,r2,-4
   193d0:	e0bfff15 	stw	r2,-4(fp)
   193d4:	e0ffff17 	ldw	r3,-4(fp)
   193d8:	008000b4 	movhi	r2,2
   193dc:	10aa7704 	addi	r2,r2,-22052
   193e0:	18bff62e 	bgeu	r3,r2,193bc <__alt_data_end+0xf00193bc>
        (*ctor) (); 
}
   193e4:	0001883a 	nop
   193e8:	e037883a 	mov	sp,fp
   193ec:	dfc00117 	ldw	ra,4(sp)
   193f0:	df000017 	ldw	fp,0(sp)
   193f4:	dec00204 	addi	sp,sp,8
   193f8:	f800283a 	ret

000193fc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   193fc:	defffd04 	addi	sp,sp,-12
   19400:	dfc00215 	stw	ra,8(sp)
   19404:	df000115 	stw	fp,4(sp)
   19408:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1940c:	008000b4 	movhi	r2,2
   19410:	10aa7604 	addi	r2,r2,-22056
   19414:	e0bfff15 	stw	r2,-4(fp)
   19418:	00000606 	br	19434 <_do_dtors+0x38>
        (*dtor) (); 
   1941c:	e0bfff17 	ldw	r2,-4(fp)
   19420:	10800017 	ldw	r2,0(r2)
   19424:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19428:	e0bfff17 	ldw	r2,-4(fp)
   1942c:	10bfff04 	addi	r2,r2,-4
   19430:	e0bfff15 	stw	r2,-4(fp)
   19434:	e0ffff17 	ldw	r3,-4(fp)
   19438:	008000b4 	movhi	r2,2
   1943c:	10aa7704 	addi	r2,r2,-22052
   19440:	18bff62e 	bgeu	r3,r2,1941c <__alt_data_end+0xf001941c>
        (*dtor) (); 
}
   19444:	0001883a 	nop
   19448:	e037883a 	mov	sp,fp
   1944c:	dfc00117 	ldw	ra,4(sp)
   19450:	df000017 	ldw	fp,0(sp)
   19454:	dec00204 	addi	sp,sp,8
   19458:	f800283a 	ret

0001945c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   1945c:	defffa04 	addi	sp,sp,-24
   19460:	dfc00515 	stw	ra,20(sp)
   19464:	df000415 	stw	fp,16(sp)
   19468:	df000404 	addi	fp,sp,16
   1946c:	e13ffe15 	stw	r4,-8(fp)
   19470:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   19474:	e0bfff17 	ldw	r2,-4(fp)
   19478:	10800017 	ldw	r2,0(r2)
   1947c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   19480:	e13ffe17 	ldw	r4,-8(fp)
   19484:	0008af80 	call	8af8 <strlen>
   19488:	10800044 	addi	r2,r2,1
   1948c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19490:	00000d06 	br	194c8 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   19494:	e0bffc17 	ldw	r2,-16(fp)
   19498:	10800217 	ldw	r2,8(r2)
   1949c:	e0fffd17 	ldw	r3,-12(fp)
   194a0:	180d883a 	mov	r6,r3
   194a4:	e17ffe17 	ldw	r5,-8(fp)
   194a8:	1009883a 	mov	r4,r2
   194ac:	00086ac0 	call	86ac <memcmp>
   194b0:	1000021e 	bne	r2,zero,194bc <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   194b4:	e0bffc17 	ldw	r2,-16(fp)
   194b8:	00000706 	br	194d8 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   194bc:	e0bffc17 	ldw	r2,-16(fp)
   194c0:	10800017 	ldw	r2,0(r2)
   194c4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   194c8:	e0fffc17 	ldw	r3,-16(fp)
   194cc:	e0bfff17 	ldw	r2,-4(fp)
   194d0:	18bff01e 	bne	r3,r2,19494 <__alt_data_end+0xf0019494>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   194d4:	0005883a 	mov	r2,zero
}
   194d8:	e037883a 	mov	sp,fp
   194dc:	dfc00117 	ldw	ra,4(sp)
   194e0:	df000017 	ldw	fp,0(sp)
   194e4:	dec00204 	addi	sp,sp,8
   194e8:	f800283a 	ret

000194ec <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   194ec:	defffc04 	addi	sp,sp,-16
   194f0:	dfc00315 	stw	ra,12(sp)
   194f4:	df000215 	stw	fp,8(sp)
   194f8:	df000204 	addi	fp,sp,8
   194fc:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   19500:	d1601304 	addi	r5,gp,-32692
   19504:	e13fff17 	ldw	r4,-4(fp)
   19508:	001945c0 	call	1945c <alt_find_dev>
   1950c:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   19510:	e0bffe17 	ldw	r2,-8(fp)
   19514:	10000926 	beq	r2,zero,1953c <alt_flash_open_dev+0x50>
   19518:	e0bffe17 	ldw	r2,-8(fp)
   1951c:	10800317 	ldw	r2,12(r2)
   19520:	10000626 	beq	r2,zero,1953c <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   19524:	e0bffe17 	ldw	r2,-8(fp)
   19528:	10800317 	ldw	r2,12(r2)
   1952c:	e17fff17 	ldw	r5,-4(fp)
   19530:	e13ffe17 	ldw	r4,-8(fp)
   19534:	103ee83a 	callr	r2
   19538:	00000106 	br	19540 <alt_flash_open_dev+0x54>
  }

  return dev;
   1953c:	e0bffe17 	ldw	r2,-8(fp)
}
   19540:	e037883a 	mov	sp,fp
   19544:	dfc00117 	ldw	ra,4(sp)
   19548:	df000017 	ldw	fp,0(sp)
   1954c:	dec00204 	addi	sp,sp,8
   19550:	f800283a 	ret

00019554 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   19554:	defffd04 	addi	sp,sp,-12
   19558:	dfc00215 	stw	ra,8(sp)
   1955c:	df000115 	stw	fp,4(sp)
   19560:	df000104 	addi	fp,sp,4
   19564:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   19568:	e0bfff17 	ldw	r2,-4(fp)
   1956c:	10000826 	beq	r2,zero,19590 <alt_flash_close_dev+0x3c>
   19570:	e0bfff17 	ldw	r2,-4(fp)
   19574:	10800417 	ldw	r2,16(r2)
   19578:	10000526 	beq	r2,zero,19590 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   1957c:	e0bfff17 	ldw	r2,-4(fp)
   19580:	10800417 	ldw	r2,16(r2)
   19584:	e13fff17 	ldw	r4,-4(fp)
   19588:	103ee83a 	callr	r2
  }
  return;
   1958c:	0001883a 	nop
   19590:	0001883a 	nop
}
   19594:	e037883a 	mov	sp,fp
   19598:	dfc00117 	ldw	ra,4(sp)
   1959c:	df000017 	ldw	fp,0(sp)
   195a0:	dec00204 	addi	sp,sp,8
   195a4:	f800283a 	ret

000195a8 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   195a8:	defff904 	addi	sp,sp,-28
   195ac:	dfc00615 	stw	ra,24(sp)
   195b0:	df000515 	stw	fp,20(sp)
   195b4:	df000504 	addi	fp,sp,20
   195b8:	e13ffc15 	stw	r4,-16(fp)
   195bc:	e17ffd15 	stw	r5,-12(fp)
   195c0:	e1bffe15 	stw	r6,-8(fp)
   195c4:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   195c8:	e1bfff17 	ldw	r6,-4(fp)
   195cc:	e17ffe17 	ldw	r5,-8(fp)
   195d0:	e13ffd17 	ldw	r4,-12(fp)
   195d4:	00197e80 	call	197e8 <open>
   195d8:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   195dc:	e0bffb17 	ldw	r2,-20(fp)
   195e0:	10001c16 	blt	r2,zero,19654 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   195e4:	00820034 	movhi	r2,2048
   195e8:	10841f04 	addi	r2,r2,4220
   195ec:	e0fffb17 	ldw	r3,-20(fp)
   195f0:	18c00324 	muli	r3,r3,12
   195f4:	10c5883a 	add	r2,r2,r3
   195f8:	10c00017 	ldw	r3,0(r2)
   195fc:	e0bffc17 	ldw	r2,-16(fp)
   19600:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   19604:	00820034 	movhi	r2,2048
   19608:	10841f04 	addi	r2,r2,4220
   1960c:	e0fffb17 	ldw	r3,-20(fp)
   19610:	18c00324 	muli	r3,r3,12
   19614:	10c5883a 	add	r2,r2,r3
   19618:	10800104 	addi	r2,r2,4
   1961c:	10c00017 	ldw	r3,0(r2)
   19620:	e0bffc17 	ldw	r2,-16(fp)
   19624:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   19628:	00820034 	movhi	r2,2048
   1962c:	10841f04 	addi	r2,r2,4220
   19630:	e0fffb17 	ldw	r3,-20(fp)
   19634:	18c00324 	muli	r3,r3,12
   19638:	10c5883a 	add	r2,r2,r3
   1963c:	10800204 	addi	r2,r2,8
   19640:	10c00017 	ldw	r3,0(r2)
   19644:	e0bffc17 	ldw	r2,-16(fp)
   19648:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   1964c:	e13ffb17 	ldw	r4,-20(fp)
   19650:	00141a40 	call	141a4 <alt_release_fd>
  }
} 
   19654:	0001883a 	nop
   19658:	e037883a 	mov	sp,fp
   1965c:	dfc00117 	ldw	ra,4(sp)
   19660:	df000017 	ldw	fp,0(sp)
   19664:	dec00204 	addi	sp,sp,8
   19668:	f800283a 	ret

0001966c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   1966c:	defffb04 	addi	sp,sp,-20
   19670:	dfc00415 	stw	ra,16(sp)
   19674:	df000315 	stw	fp,12(sp)
   19678:	df000304 	addi	fp,sp,12
   1967c:	e13ffd15 	stw	r4,-12(fp)
   19680:	e17ffe15 	stw	r5,-8(fp)
   19684:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   19688:	01c07fc4 	movi	r7,511
   1968c:	01800044 	movi	r6,1
   19690:	e17ffd17 	ldw	r5,-12(fp)
   19694:	01020034 	movhi	r4,2048
   19698:	21042204 	addi	r4,r4,4232
   1969c:	00195a80 	call	195a8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   196a0:	01c07fc4 	movi	r7,511
   196a4:	000d883a 	mov	r6,zero
   196a8:	e17ffe17 	ldw	r5,-8(fp)
   196ac:	01020034 	movhi	r4,2048
   196b0:	21041f04 	addi	r4,r4,4220
   196b4:	00195a80 	call	195a8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   196b8:	01c07fc4 	movi	r7,511
   196bc:	01800044 	movi	r6,1
   196c0:	e17fff17 	ldw	r5,-4(fp)
   196c4:	01020034 	movhi	r4,2048
   196c8:	21042504 	addi	r4,r4,4244
   196cc:	00195a80 	call	195a8 <alt_open_fd>
}  
   196d0:	0001883a 	nop
   196d4:	e037883a 	mov	sp,fp
   196d8:	dfc00117 	ldw	ra,4(sp)
   196dc:	df000017 	ldw	fp,0(sp)
   196e0:	dec00204 	addi	sp,sp,8
   196e4:	f800283a 	ret

000196e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   196e8:	defffe04 	addi	sp,sp,-8
   196ec:	dfc00115 	stw	ra,4(sp)
   196f0:	df000015 	stw	fp,0(sp)
   196f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   196f8:	d0a00f17 	ldw	r2,-32708(gp)
   196fc:	10000326 	beq	r2,zero,1970c <alt_get_errno+0x24>
   19700:	d0a00f17 	ldw	r2,-32708(gp)
   19704:	103ee83a 	callr	r2
   19708:	00000106 	br	19710 <alt_get_errno+0x28>
   1970c:	d0a04804 	addi	r2,gp,-32480
}
   19710:	e037883a 	mov	sp,fp
   19714:	dfc00117 	ldw	ra,4(sp)
   19718:	df000017 	ldw	fp,0(sp)
   1971c:	dec00204 	addi	sp,sp,8
   19720:	f800283a 	ret

00019724 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   19724:	defffd04 	addi	sp,sp,-12
   19728:	df000215 	stw	fp,8(sp)
   1972c:	df000204 	addi	fp,sp,8
   19730:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   19734:	e0bfff17 	ldw	r2,-4(fp)
   19738:	10800217 	ldw	r2,8(r2)
   1973c:	10d00034 	orhi	r3,r2,16384
   19740:	e0bfff17 	ldw	r2,-4(fp)
   19744:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19748:	e03ffe15 	stw	zero,-8(fp)
   1974c:	00001d06 	br	197c4 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19750:	00820034 	movhi	r2,2048
   19754:	10841f04 	addi	r2,r2,4220
   19758:	e0fffe17 	ldw	r3,-8(fp)
   1975c:	18c00324 	muli	r3,r3,12
   19760:	10c5883a 	add	r2,r2,r3
   19764:	10c00017 	ldw	r3,0(r2)
   19768:	e0bfff17 	ldw	r2,-4(fp)
   1976c:	10800017 	ldw	r2,0(r2)
   19770:	1880111e 	bne	r3,r2,197b8 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   19774:	00820034 	movhi	r2,2048
   19778:	10841f04 	addi	r2,r2,4220
   1977c:	e0fffe17 	ldw	r3,-8(fp)
   19780:	18c00324 	muli	r3,r3,12
   19784:	10c5883a 	add	r2,r2,r3
   19788:	10800204 	addi	r2,r2,8
   1978c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19790:	1000090e 	bge	r2,zero,197b8 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   19794:	e0bffe17 	ldw	r2,-8(fp)
   19798:	10c00324 	muli	r3,r2,12
   1979c:	00820034 	movhi	r2,2048
   197a0:	10841f04 	addi	r2,r2,4220
   197a4:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   197a8:	e0bfff17 	ldw	r2,-4(fp)
   197ac:	18800226 	beq	r3,r2,197b8 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   197b0:	00bffcc4 	movi	r2,-13
   197b4:	00000806 	br	197d8 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   197b8:	e0bffe17 	ldw	r2,-8(fp)
   197bc:	10800044 	addi	r2,r2,1
   197c0:	e0bffe15 	stw	r2,-8(fp)
   197c4:	d0a00e17 	ldw	r2,-32712(gp)
   197c8:	1007883a 	mov	r3,r2
   197cc:	e0bffe17 	ldw	r2,-8(fp)
   197d0:	18bfdf2e 	bgeu	r3,r2,19750 <__alt_data_end+0xf0019750>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   197d4:	0005883a 	mov	r2,zero
}
   197d8:	e037883a 	mov	sp,fp
   197dc:	df000017 	ldw	fp,0(sp)
   197e0:	dec00104 	addi	sp,sp,4
   197e4:	f800283a 	ret

000197e8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   197e8:	defff604 	addi	sp,sp,-40
   197ec:	dfc00915 	stw	ra,36(sp)
   197f0:	df000815 	stw	fp,32(sp)
   197f4:	df000804 	addi	fp,sp,32
   197f8:	e13ffd15 	stw	r4,-12(fp)
   197fc:	e17ffe15 	stw	r5,-8(fp)
   19800:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   19804:	00bfffc4 	movi	r2,-1
   19808:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   1980c:	00bffb44 	movi	r2,-19
   19810:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   19814:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   19818:	d1600c04 	addi	r5,gp,-32720
   1981c:	e13ffd17 	ldw	r4,-12(fp)
   19820:	001945c0 	call	1945c <alt_find_dev>
   19824:	e0bff815 	stw	r2,-32(fp)
   19828:	e0bff817 	ldw	r2,-32(fp)
   1982c:	1000051e 	bne	r2,zero,19844 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   19830:	e13ffd17 	ldw	r4,-12(fp)
   19834:	001a5180 	call	1a518 <alt_find_file>
   19838:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   1983c:	00800044 	movi	r2,1
   19840:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   19844:	e0bff817 	ldw	r2,-32(fp)
   19848:	10002926 	beq	r2,zero,198f0 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   1984c:	e13ff817 	ldw	r4,-32(fp)
   19850:	001a6200 	call	1a620 <alt_get_fd>
   19854:	e0bff915 	stw	r2,-28(fp)
   19858:	e0bff917 	ldw	r2,-28(fp)
   1985c:	1000030e 	bge	r2,zero,1986c <open+0x84>
    {
      status = index;
   19860:	e0bff917 	ldw	r2,-28(fp)
   19864:	e0bffa15 	stw	r2,-24(fp)
   19868:	00002306 	br	198f8 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   1986c:	e0bff917 	ldw	r2,-28(fp)
   19870:	10c00324 	muli	r3,r2,12
   19874:	00820034 	movhi	r2,2048
   19878:	10841f04 	addi	r2,r2,4220
   1987c:	1885883a 	add	r2,r3,r2
   19880:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   19884:	e0fffe17 	ldw	r3,-8(fp)
   19888:	00900034 	movhi	r2,16384
   1988c:	10bfffc4 	addi	r2,r2,-1
   19890:	1886703a 	and	r3,r3,r2
   19894:	e0bffc17 	ldw	r2,-16(fp)
   19898:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   1989c:	e0bffb17 	ldw	r2,-20(fp)
   198a0:	1000051e 	bne	r2,zero,198b8 <open+0xd0>
   198a4:	e13ffc17 	ldw	r4,-16(fp)
   198a8:	00197240 	call	19724 <alt_file_locked>
   198ac:	e0bffa15 	stw	r2,-24(fp)
   198b0:	e0bffa17 	ldw	r2,-24(fp)
   198b4:	10001016 	blt	r2,zero,198f8 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   198b8:	e0bff817 	ldw	r2,-32(fp)
   198bc:	10800317 	ldw	r2,12(r2)
   198c0:	10000826 	beq	r2,zero,198e4 <open+0xfc>
   198c4:	e0bff817 	ldw	r2,-32(fp)
   198c8:	10800317 	ldw	r2,12(r2)
   198cc:	e1ffff17 	ldw	r7,-4(fp)
   198d0:	e1bffe17 	ldw	r6,-8(fp)
   198d4:	e17ffd17 	ldw	r5,-12(fp)
   198d8:	e13ffc17 	ldw	r4,-16(fp)
   198dc:	103ee83a 	callr	r2
   198e0:	00000106 	br	198e8 <open+0x100>
   198e4:	0005883a 	mov	r2,zero
   198e8:	e0bffa15 	stw	r2,-24(fp)
   198ec:	00000206 	br	198f8 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   198f0:	00bffb44 	movi	r2,-19
   198f4:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   198f8:	e0bffa17 	ldw	r2,-24(fp)
   198fc:	1000090e 	bge	r2,zero,19924 <open+0x13c>
  {
    alt_release_fd (index);  
   19900:	e13ff917 	ldw	r4,-28(fp)
   19904:	00141a40 	call	141a4 <alt_release_fd>
    ALT_ERRNO = -status;
   19908:	00196e80 	call	196e8 <alt_get_errno>
   1990c:	1007883a 	mov	r3,r2
   19910:	e0bffa17 	ldw	r2,-24(fp)
   19914:	0085c83a 	sub	r2,zero,r2
   19918:	18800015 	stw	r2,0(r3)
    return -1;
   1991c:	00bfffc4 	movi	r2,-1
   19920:	00000106 	br	19928 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   19924:	e0bff917 	ldw	r2,-28(fp)
}
   19928:	e037883a 	mov	sp,fp
   1992c:	dfc00117 	ldw	ra,4(sp)
   19930:	df000017 	ldw	fp,0(sp)
   19934:	dec00204 	addi	sp,sp,8
   19938:	f800283a 	ret

0001993c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1993c:	defffa04 	addi	sp,sp,-24
   19940:	df000515 	stw	fp,20(sp)
   19944:	df000504 	addi	fp,sp,20
   19948:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1994c:	0005303a 	rdctl	r2,status
   19950:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19954:	e0fffc17 	ldw	r3,-16(fp)
   19958:	00bfff84 	movi	r2,-2
   1995c:	1884703a 	and	r2,r3,r2
   19960:	1001703a 	wrctl	status,r2
  
  return context;
   19964:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   19968:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1996c:	e0bfff17 	ldw	r2,-4(fp)
   19970:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   19974:	e0bffd17 	ldw	r2,-12(fp)
   19978:	10800017 	ldw	r2,0(r2)
   1997c:	e0fffd17 	ldw	r3,-12(fp)
   19980:	18c00117 	ldw	r3,4(r3)
   19984:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   19988:	e0bffd17 	ldw	r2,-12(fp)
   1998c:	10800117 	ldw	r2,4(r2)
   19990:	e0fffd17 	ldw	r3,-12(fp)
   19994:	18c00017 	ldw	r3,0(r3)
   19998:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1999c:	e0bffd17 	ldw	r2,-12(fp)
   199a0:	e0fffd17 	ldw	r3,-12(fp)
   199a4:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   199a8:	e0bffd17 	ldw	r2,-12(fp)
   199ac:	e0fffd17 	ldw	r3,-12(fp)
   199b0:	10c00015 	stw	r3,0(r2)
   199b4:	e0bffb17 	ldw	r2,-20(fp)
   199b8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   199bc:	e0bffe17 	ldw	r2,-8(fp)
   199c0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   199c4:	0001883a 	nop
   199c8:	e037883a 	mov	sp,fp
   199cc:	df000017 	ldw	fp,0(sp)
   199d0:	dec00104 	addi	sp,sp,4
   199d4:	f800283a 	ret

000199d8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   199d8:	defffb04 	addi	sp,sp,-20
   199dc:	dfc00415 	stw	ra,16(sp)
   199e0:	df000315 	stw	fp,12(sp)
   199e4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   199e8:	d0a01517 	ldw	r2,-32684(gp)
   199ec:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   199f0:	d0a04e17 	ldw	r2,-32456(gp)
   199f4:	10800044 	addi	r2,r2,1
   199f8:	d0a04e15 	stw	r2,-32456(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   199fc:	00002e06 	br	19ab8 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   19a00:	e0bffd17 	ldw	r2,-12(fp)
   19a04:	10800017 	ldw	r2,0(r2)
   19a08:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   19a0c:	e0bffd17 	ldw	r2,-12(fp)
   19a10:	10800403 	ldbu	r2,16(r2)
   19a14:	10803fcc 	andi	r2,r2,255
   19a18:	10000426 	beq	r2,zero,19a2c <alt_tick+0x54>
   19a1c:	d0a04e17 	ldw	r2,-32456(gp)
   19a20:	1000021e 	bne	r2,zero,19a2c <alt_tick+0x54>
    {
      alarm->rollover = 0;
   19a24:	e0bffd17 	ldw	r2,-12(fp)
   19a28:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   19a2c:	e0bffd17 	ldw	r2,-12(fp)
   19a30:	10800217 	ldw	r2,8(r2)
   19a34:	d0e04e17 	ldw	r3,-32456(gp)
   19a38:	18801d36 	bltu	r3,r2,19ab0 <alt_tick+0xd8>
   19a3c:	e0bffd17 	ldw	r2,-12(fp)
   19a40:	10800403 	ldbu	r2,16(r2)
   19a44:	10803fcc 	andi	r2,r2,255
   19a48:	1000191e 	bne	r2,zero,19ab0 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19a4c:	e0bffd17 	ldw	r2,-12(fp)
   19a50:	10800317 	ldw	r2,12(r2)
   19a54:	e0fffd17 	ldw	r3,-12(fp)
   19a58:	18c00517 	ldw	r3,20(r3)
   19a5c:	1809883a 	mov	r4,r3
   19a60:	103ee83a 	callr	r2
   19a64:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   19a68:	e0bfff17 	ldw	r2,-4(fp)
   19a6c:	1000031e 	bne	r2,zero,19a7c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   19a70:	e13ffd17 	ldw	r4,-12(fp)
   19a74:	001993c0 	call	1993c <alt_alarm_stop>
   19a78:	00000d06 	br	19ab0 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19a7c:	e0bffd17 	ldw	r2,-12(fp)
   19a80:	10c00217 	ldw	r3,8(r2)
   19a84:	e0bfff17 	ldw	r2,-4(fp)
   19a88:	1887883a 	add	r3,r3,r2
   19a8c:	e0bffd17 	ldw	r2,-12(fp)
   19a90:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   19a94:	e0bffd17 	ldw	r2,-12(fp)
   19a98:	10c00217 	ldw	r3,8(r2)
   19a9c:	d0a04e17 	ldw	r2,-32456(gp)
   19aa0:	1880032e 	bgeu	r3,r2,19ab0 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   19aa4:	e0bffd17 	ldw	r2,-12(fp)
   19aa8:	00c00044 	movi	r3,1
   19aac:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   19ab0:	e0bffe17 	ldw	r2,-8(fp)
   19ab4:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19ab8:	e0fffd17 	ldw	r3,-12(fp)
   19abc:	d0a01504 	addi	r2,gp,-32684
   19ac0:	18bfcf1e 	bne	r3,r2,19a00 <__alt_data_end+0xf0019a00>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   19ac4:	0001883a 	nop
}
   19ac8:	0001883a 	nop
   19acc:	e037883a 	mov	sp,fp
   19ad0:	dfc00117 	ldw	ra,4(sp)
   19ad4:	df000017 	ldw	fp,0(sp)
   19ad8:	dec00204 	addi	sp,sp,8
   19adc:	f800283a 	ret

00019ae0 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   19ae0:	defffd04 	addi	sp,sp,-12
   19ae4:	dfc00215 	stw	ra,8(sp)
   19ae8:	df000115 	stw	fp,4(sp)
   19aec:	df000104 	addi	fp,sp,4
   19af0:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   19af4:	e13fff17 	ldw	r4,-4(fp)
   19af8:	001a3f00 	call	1a3f0 <alt_busy_sleep>
}
   19afc:	e037883a 	mov	sp,fp
   19b00:	dfc00117 	ldw	ra,4(sp)
   19b04:	df000017 	ldw	fp,0(sp)
   19b08:	dec00204 	addi	sp,sp,8
   19b0c:	f800283a 	ret

00019b10 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   19b10:	deffff04 	addi	sp,sp,-4
   19b14:	df000015 	stw	fp,0(sp)
   19b18:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   19b1c:	000170fa 	wrctl	ienable,zero
}
   19b20:	0001883a 	nop
   19b24:	e037883a 	mov	sp,fp
   19b28:	df000017 	ldw	fp,0(sp)
   19b2c:	dec00104 	addi	sp,sp,4
   19b30:	f800283a 	ret

00019b34 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19b34:	defff704 	addi	sp,sp,-36
   19b38:	dfc00815 	stw	ra,32(sp)
   19b3c:	df000715 	stw	fp,28(sp)
   19b40:	df000704 	addi	fp,sp,28
   19b44:	e13ffc15 	stw	r4,-16(fp)
   19b48:	e17ffd15 	stw	r5,-12(fp)
   19b4c:	e1bffe15 	stw	r6,-8(fp)
   19b50:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19b54:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19b58:	e0bffc17 	ldw	r2,-16(fp)
   19b5c:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19b60:	008000b4 	movhi	r2,2
   19b64:	10a7b204 	addi	r2,r2,-24888
   19b68:	d8800015 	stw	r2,0(sp)
   19b6c:	e1c00217 	ldw	r7,8(fp)
   19b70:	e1bfff17 	ldw	r6,-4(fp)
   19b74:	e17ffe17 	ldw	r5,-8(fp)
   19b78:	e13ffb17 	ldw	r4,-20(fp)
   19b7c:	0014d640 	call	14d64 <alt_flash_program_block>
   19b80:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   19b84:	e0bffa17 	ldw	r2,-24(fp)
}
   19b88:	e037883a 	mov	sp,fp
   19b8c:	dfc00117 	ldw	ra,4(sp)
   19b90:	df000017 	ldw	fp,0(sp)
   19b94:	dec00204 	addi	sp,sp,8
   19b98:	f800283a 	ret

00019b9c <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   19b9c:	defff804 	addi	sp,sp,-32
   19ba0:	dfc00715 	stw	ra,28(sp)
   19ba4:	df000615 	stw	fp,24(sp)
   19ba8:	df000604 	addi	fp,sp,24
   19bac:	e13ffe15 	stw	r4,-8(fp)
   19bb0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19bb4:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19bb8:	e0bffe17 	ldw	r2,-8(fp)
   19bbc:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19bc0:	e0bffc17 	ldw	r2,-16(fp)
   19bc4:	10803417 	ldw	r2,208(r2)
   19bc8:	e0fffc17 	ldw	r3,-16(fp)
   19bcc:	18c00a17 	ldw	r3,40(r3)
   19bd0:	01802a84 	movi	r6,170
   19bd4:	01415544 	movi	r5,1365
   19bd8:	1809883a 	mov	r4,r3
   19bdc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19be0:	e0bffc17 	ldw	r2,-16(fp)
   19be4:	10803417 	ldw	r2,208(r2)
   19be8:	e0fffc17 	ldw	r3,-16(fp)
   19bec:	18c00a17 	ldw	r3,40(r3)
   19bf0:	01801544 	movi	r6,85
   19bf4:	0140aa84 	movi	r5,682
   19bf8:	1809883a 	mov	r4,r3
   19bfc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   19c00:	e0bffc17 	ldw	r2,-16(fp)
   19c04:	10803417 	ldw	r2,208(r2)
   19c08:	e0fffc17 	ldw	r3,-16(fp)
   19c0c:	18c00a17 	ldw	r3,40(r3)
   19c10:	01802004 	movi	r6,128
   19c14:	01415544 	movi	r5,1365
   19c18:	1809883a 	mov	r4,r3
   19c1c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19c20:	e0bffc17 	ldw	r2,-16(fp)
   19c24:	10803417 	ldw	r2,208(r2)
   19c28:	e0fffc17 	ldw	r3,-16(fp)
   19c2c:	18c00a17 	ldw	r3,40(r3)
   19c30:	01802a84 	movi	r6,170
   19c34:	01415544 	movi	r5,1365
   19c38:	1809883a 	mov	r4,r3
   19c3c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19c40:	e0bffc17 	ldw	r2,-16(fp)
   19c44:	10803417 	ldw	r2,208(r2)
   19c48:	e0fffc17 	ldw	r3,-16(fp)
   19c4c:	18c00a17 	ldw	r3,40(r3)
   19c50:	01801544 	movi	r6,85
   19c54:	0140aa84 	movi	r5,682
   19c58:	1809883a 	mov	r4,r3
   19c5c:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   19c60:	e0bffc17 	ldw	r2,-16(fp)
   19c64:	10803617 	ldw	r2,216(r2)
   19c68:	e0fffc17 	ldw	r3,-16(fp)
   19c6c:	19000a17 	ldw	r4,40(r3)
   19c70:	e0ffff17 	ldw	r3,-4(fp)
   19c74:	20c7883a 	add	r3,r4,r3
   19c78:	01400c04 	movi	r5,48
   19c7c:	1809883a 	mov	r4,r3
   19c80:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   19c84:	0109c404 	movi	r4,10000
   19c88:	0019ae00 	call	19ae0 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   19c8c:	00800c84 	movi	r2,50
   19c90:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19c94:	e0bffc17 	ldw	r2,-16(fp)
   19c98:	10c00a17 	ldw	r3,40(r2)
   19c9c:	e0bfff17 	ldw	r2,-4(fp)
   19ca0:	1885883a 	add	r2,r3,r2
   19ca4:	10800023 	ldbuio	r2,0(r2)
   19ca8:	10803fcc 	andi	r2,r2,255
   19cac:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   19cb0:	0100fa04 	movi	r4,1000
   19cb4:	0019ae00 	call	19ae0 <usleep>
    timeout--;
   19cb8:	e0bffb17 	ldw	r2,-20(fp)
   19cbc:	10bfffc4 	addi	r2,r2,-1
   19cc0:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   19cc4:	e0bffd03 	ldbu	r2,-12(fp)
   19cc8:	10803fcc 	andi	r2,r2,255
   19ccc:	1080020c 	andi	r2,r2,8
   19cd0:	1000021e 	bne	r2,zero,19cdc <alt_erase_block_amd+0x140>
   19cd4:	e0bffb17 	ldw	r2,-20(fp)
   19cd8:	00bfee16 	blt	zero,r2,19c94 <__alt_data_end+0xf0019c94>


  timeout = flash->erase_timeout;
   19cdc:	e0bffc17 	ldw	r2,-16(fp)
   19ce0:	10803217 	ldw	r2,200(r2)
   19ce4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19ce8:	00001506 	br	19d40 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19cec:	e0bffc17 	ldw	r2,-16(fp)
   19cf0:	10c00a17 	ldw	r3,40(r2)
   19cf4:	e0bfff17 	ldw	r2,-4(fp)
   19cf8:	1885883a 	add	r2,r3,r2
   19cfc:	10800023 	ldbuio	r2,0(r2)
   19d00:	10803fcc 	andi	r2,r2,255
   19d04:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   19d08:	e0bffd03 	ldbu	r2,-12(fp)
   19d0c:	10803fcc 	andi	r2,r2,255
   19d10:	1080201c 	xori	r2,r2,128
   19d14:	10bfe004 	addi	r2,r2,-128
   19d18:	10000b16 	blt	r2,zero,19d48 <alt_erase_block_amd+0x1ac>
   19d1c:	e0bffd03 	ldbu	r2,-12(fp)
   19d20:	10803fcc 	andi	r2,r2,255
   19d24:	1080080c 	andi	r2,r2,32
   19d28:	1000071e 	bne	r2,zero,19d48 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19d2c:	0100fa04 	movi	r4,1000
   19d30:	0019ae00 	call	19ae0 <usleep>
    timeout -= 1000;
   19d34:	e0bffb17 	ldw	r2,-20(fp)
   19d38:	10bf0604 	addi	r2,r2,-1000
   19d3c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19d40:	e0bffb17 	ldw	r2,-20(fp)
   19d44:	00bfe916 	blt	zero,r2,19cec <__alt_data_end+0xf0019cec>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19d48:	e0bffb17 	ldw	r2,-20(fp)
   19d4c:	00800316 	blt	zero,r2,19d5c <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   19d50:	00bfe304 	movi	r2,-116
   19d54:	e0bffa15 	stw	r2,-24(fp)
   19d58:	00000e06 	br	19d94 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19d5c:	e0bffc17 	ldw	r2,-16(fp)
   19d60:	10c00a17 	ldw	r3,40(r2)
   19d64:	e0bfff17 	ldw	r2,-4(fp)
   19d68:	1885883a 	add	r2,r3,r2
   19d6c:	10800023 	ldbuio	r2,0(r2)
   19d70:	10803fcc 	andi	r2,r2,255
   19d74:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19d78:	e0bffd03 	ldbu	r2,-12(fp)
   19d7c:	10803fcc 	andi	r2,r2,255
   19d80:	1080201c 	xori	r2,r2,128
   19d84:	10bfe004 	addi	r2,r2,-128
   19d88:	10000216 	blt	r2,zero,19d94 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   19d8c:	00bffec4 	movi	r2,-5
   19d90:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   19d94:	e0bffa17 	ldw	r2,-24(fp)
}
   19d98:	e037883a 	mov	sp,fp
   19d9c:	dfc00117 	ldw	ra,4(sp)
   19da0:	df000017 	ldw	fp,0(sp)
   19da4:	dec00204 	addi	sp,sp,8
   19da8:	f800283a 	ret

00019dac <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   19dac:	defff804 	addi	sp,sp,-32
   19db0:	dfc00715 	stw	ra,28(sp)
   19db4:	df000615 	stw	fp,24(sp)
   19db8:	df000604 	addi	fp,sp,24
   19dbc:	e13ffd15 	stw	r4,-12(fp)
   19dc0:	e17ffe15 	stw	r5,-8(fp)
   19dc4:	3005883a 	mov	r2,r6
   19dc8:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   19dcc:	e0bffd17 	ldw	r2,-12(fp)
   19dd0:	10803117 	ldw	r2,196(r2)
   19dd4:	10801924 	muli	r2,r2,100
   19dd8:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   19ddc:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19de0:	e0bffd17 	ldw	r2,-12(fp)
   19de4:	10c00a17 	ldw	r3,40(r2)
   19de8:	e0bffe17 	ldw	r2,-8(fp)
   19dec:	1885883a 	add	r2,r3,r2
   19df0:	10800023 	ldbuio	r2,0(r2)
   19df4:	10803fcc 	andi	r2,r2,255
   19df8:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   19dfc:	00001606 	br	19e58 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19e00:	e0bffc03 	ldbu	r2,-16(fp)
   19e04:	10c03fcc 	andi	r3,r2,255
   19e08:	e0bfff03 	ldbu	r2,-4(fp)
   19e0c:	1884f03a 	xor	r2,r3,r2
   19e10:	1080200c 	andi	r2,r2,128
   19e14:	10001226 	beq	r2,zero,19e60 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   19e18:	e0bffc03 	ldbu	r2,-16(fp)
   19e1c:	10803fcc 	andi	r2,r2,255
   19e20:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19e24:	10000e1e 	bne	r2,zero,19e60 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   19e28:	01000044 	movi	r4,1
   19e2c:	0019ae00 	call	19ae0 <usleep>
    timeout--;
   19e30:	e0bffa17 	ldw	r2,-24(fp)
   19e34:	10bfffc4 	addi	r2,r2,-1
   19e38:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19e3c:	e0bffd17 	ldw	r2,-12(fp)
   19e40:	10c00a17 	ldw	r3,40(r2)
   19e44:	e0bffe17 	ldw	r2,-8(fp)
   19e48:	1885883a 	add	r2,r3,r2
   19e4c:	10800023 	ldbuio	r2,0(r2)
   19e50:	10803fcc 	andi	r2,r2,255
   19e54:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   19e58:	e0bffa17 	ldw	r2,-24(fp)
   19e5c:	00bfe816 	blt	zero,r2,19e00 <__alt_data_end+0xf0019e00>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   19e60:	e0bffa17 	ldw	r2,-24(fp)
   19e64:	1000031e 	bne	r2,zero,19e74 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   19e68:	00bfe304 	movi	r2,-116
   19e6c:	e0bffb15 	stw	r2,-20(fp)
   19e70:	00000f06 	br	19eb0 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19e74:	e0bffd17 	ldw	r2,-12(fp)
   19e78:	10c00a17 	ldw	r3,40(r2)
   19e7c:	e0bffe17 	ldw	r2,-8(fp)
   19e80:	1885883a 	add	r2,r3,r2
   19e84:	10800023 	ldbuio	r2,0(r2)
   19e88:	10803fcc 	andi	r2,r2,255
   19e8c:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   19e90:	e0bffc03 	ldbu	r2,-16(fp)
   19e94:	10c03fcc 	andi	r3,r2,255
   19e98:	e0bfff03 	ldbu	r2,-4(fp)
   19e9c:	1884f03a 	xor	r2,r3,r2
   19ea0:	1080200c 	andi	r2,r2,128
   19ea4:	10000226 	beq	r2,zero,19eb0 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   19ea8:	00bffec4 	movi	r2,-5
   19eac:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   19eb0:	e0bffb17 	ldw	r2,-20(fp)
}
   19eb4:	e037883a 	mov	sp,fp
   19eb8:	dfc00117 	ldw	ra,4(sp)
   19ebc:	df000017 	ldw	fp,0(sp)
   19ec0:	dec00204 	addi	sp,sp,8
   19ec4:	f800283a 	ret

00019ec8 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   19ec8:	defff904 	addi	sp,sp,-28
   19ecc:	dfc00615 	stw	ra,24(sp)
   19ed0:	df000515 	stw	fp,20(sp)
   19ed4:	df000504 	addi	fp,sp,20
   19ed8:	e13ffd15 	stw	r4,-12(fp)
   19edc:	e17ffe15 	stw	r5,-8(fp)
   19ee0:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19ee4:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19ee8:	e0bffd17 	ldw	r2,-12(fp)
   19eec:	10803417 	ldw	r2,208(r2)
   19ef0:	e0fffd17 	ldw	r3,-12(fp)
   19ef4:	18c00a17 	ldw	r3,40(r3)
   19ef8:	01802a84 	movi	r6,170
   19efc:	01415544 	movi	r5,1365
   19f00:	1809883a 	mov	r4,r3
   19f04:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19f08:	e0bffd17 	ldw	r2,-12(fp)
   19f0c:	10803417 	ldw	r2,208(r2)
   19f10:	e0fffd17 	ldw	r3,-12(fp)
   19f14:	18c00a17 	ldw	r3,40(r3)
   19f18:	01801544 	movi	r6,85
   19f1c:	0140aa84 	movi	r5,682
   19f20:	1809883a 	mov	r4,r3
   19f24:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   19f28:	e0bffd17 	ldw	r2,-12(fp)
   19f2c:	10803417 	ldw	r2,208(r2)
   19f30:	e0fffd17 	ldw	r3,-12(fp)
   19f34:	18c00a17 	ldw	r3,40(r3)
   19f38:	01802804 	movi	r6,160
   19f3c:	01415544 	movi	r5,1365
   19f40:	1809883a 	mov	r4,r3
   19f44:	103ee83a 	callr	r2
  
  value = *src_addr;
   19f48:	e0bfff17 	ldw	r2,-4(fp)
   19f4c:	10800003 	ldbu	r2,0(r2)
   19f50:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   19f54:	e1bfff17 	ldw	r6,-4(fp)
   19f58:	e17ffe17 	ldw	r5,-8(fp)
   19f5c:	e13ffd17 	ldw	r4,-12(fp)
   19f60:	0014c080 	call	14c08 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   19f64:	e0bffc03 	ldbu	r2,-16(fp)
   19f68:	100d883a 	mov	r6,r2
   19f6c:	e17ffe17 	ldw	r5,-8(fp)
   19f70:	e13ffd17 	ldw	r4,-12(fp)
   19f74:	0019dac0 	call	19dac <alt_wait_for_command_to_complete_amd>
   19f78:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   19f7c:	e0bffb17 	ldw	r2,-20(fp)
  
}
   19f80:	e037883a 	mov	sp,fp
   19f84:	dfc00117 	ldw	ra,4(sp)
   19f88:	df000017 	ldw	fp,0(sp)
   19f8c:	dec00204 	addi	sp,sp,8
   19f90:	f800283a 	ret

00019f94 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19f94:	defff704 	addi	sp,sp,-36
   19f98:	dfc00815 	stw	ra,32(sp)
   19f9c:	df000715 	stw	fp,28(sp)
   19fa0:	df000704 	addi	fp,sp,28
   19fa4:	e13ffc15 	stw	r4,-16(fp)
   19fa8:	e17ffd15 	stw	r5,-12(fp)
   19fac:	e1bffe15 	stw	r6,-8(fp)
   19fb0:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19fb4:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19fb8:	e0bffc17 	ldw	r2,-16(fp)
   19fbc:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19fc0:	e17ffd17 	ldw	r5,-12(fp)
   19fc4:	e13ffb17 	ldw	r4,-20(fp)
   19fc8:	001a1a00 	call	1a1a0 <alt_unlock_block_intel>
   19fcc:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19fd0:	e0bffa17 	ldw	r2,-24(fp)
   19fd4:	1000091e 	bne	r2,zero,19ffc <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19fd8:	008000b4 	movhi	r2,2
   19fdc:	10a8c704 	addi	r2,r2,-23780
   19fe0:	d8800015 	stw	r2,0(sp)
   19fe4:	e1c00217 	ldw	r7,8(fp)
   19fe8:	e1bfff17 	ldw	r6,-4(fp)
   19fec:	e17ffe17 	ldw	r5,-8(fp)
   19ff0:	e13ffb17 	ldw	r4,-20(fp)
   19ff4:	0014d640 	call	14d64 <alt_flash_program_block>
   19ff8:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   19ffc:	e0bffa17 	ldw	r2,-24(fp)
}
   1a000:	e037883a 	mov	sp,fp
   1a004:	dfc00117 	ldw	ra,4(sp)
   1a008:	df000017 	ldw	fp,0(sp)
   1a00c:	dec00204 	addi	sp,sp,8
   1a010:	f800283a 	ret

0001a014 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1a014:	defff804 	addi	sp,sp,-32
   1a018:	dfc00715 	stw	ra,28(sp)
   1a01c:	df000615 	stw	fp,24(sp)
   1a020:	df000604 	addi	fp,sp,24
   1a024:	e13ffe15 	stw	r4,-8(fp)
   1a028:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1a02c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a030:	e0bffe17 	ldw	r2,-8(fp)
   1a034:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1a038:	e0bffc17 	ldw	r2,-16(fp)
   1a03c:	10803217 	ldw	r2,200(r2)
   1a040:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1a044:	e17fff17 	ldw	r5,-4(fp)
   1a048:	e13ffc17 	ldw	r4,-16(fp)
   1a04c:	001a1a00 	call	1a1a0 <alt_unlock_block_intel>
   1a050:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1a054:	e0bffa17 	ldw	r2,-24(fp)
   1a058:	10004b1e 	bne	r2,zero,1a188 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1a05c:	e0bffc17 	ldw	r2,-16(fp)
   1a060:	10803617 	ldw	r2,216(r2)
   1a064:	e0fffc17 	ldw	r3,-16(fp)
   1a068:	19000a17 	ldw	r4,40(r3)
   1a06c:	e0ffff17 	ldw	r3,-4(fp)
   1a070:	20c7883a 	add	r3,r4,r3
   1a074:	01401404 	movi	r5,80
   1a078:	1809883a 	mov	r4,r3
   1a07c:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1a080:	e0bffc17 	ldw	r2,-16(fp)
   1a084:	10803617 	ldw	r2,216(r2)
   1a088:	e0fffc17 	ldw	r3,-16(fp)
   1a08c:	19000a17 	ldw	r4,40(r3)
   1a090:	e0ffff17 	ldw	r3,-4(fp)
   1a094:	20c7883a 	add	r3,r4,r3
   1a098:	01400804 	movi	r5,32
   1a09c:	1809883a 	mov	r4,r3
   1a0a0:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a0a4:	e0bffc17 	ldw	r2,-16(fp)
   1a0a8:	10803617 	ldw	r2,216(r2)
   1a0ac:	e0fffc17 	ldw	r3,-16(fp)
   1a0b0:	19000a17 	ldw	r4,40(r3)
   1a0b4:	e0ffff17 	ldw	r3,-4(fp)
   1a0b8:	20c7883a 	add	r3,r4,r3
   1a0bc:	01403404 	movi	r5,208
   1a0c0:	1809883a 	mov	r4,r3
   1a0c4:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a0c8:	e0bffc17 	ldw	r2,-16(fp)
   1a0cc:	10c00a17 	ldw	r3,40(r2)
   1a0d0:	e0bfff17 	ldw	r2,-4(fp)
   1a0d4:	1885883a 	add	r2,r3,r2
   1a0d8:	10800023 	ldbuio	r2,0(r2)
   1a0dc:	10803fcc 	andi	r2,r2,255
   1a0e0:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1a0e4:	e0bffd03 	ldbu	r2,-12(fp)
   1a0e8:	10803fcc 	andi	r2,r2,255
   1a0ec:	1080201c 	xori	r2,r2,128
   1a0f0:	10bfe004 	addi	r2,r2,-128
   1a0f4:	10000816 	blt	r2,zero,1a118 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1a0f8:	0100fa04 	movi	r4,1000
   1a0fc:	0019ae00 	call	19ae0 <usleep>
      timeout -= 1000;
   1a100:	e0bffb17 	ldw	r2,-20(fp)
   1a104:	10bf0604 	addi	r2,r2,-1000
   1a108:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1a10c:	e0bffb17 	ldw	r2,-20(fp)
   1a110:	00bfed16 	blt	zero,r2,1a0c8 <__alt_data_end+0xf001a0c8>
   1a114:	00000106 	br	1a11c <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a118:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1a11c:	e0bffb17 	ldw	r2,-20(fp)
   1a120:	00800316 	blt	zero,r2,1a130 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1a124:	00bfe304 	movi	r2,-116
   1a128:	e0bffa15 	stw	r2,-24(fp)
   1a12c:	00000d06 	br	1a164 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1a130:	e0bffd03 	ldbu	r2,-12(fp)
   1a134:	10803fcc 	andi	r2,r2,255
   1a138:	10801fcc 	andi	r2,r2,127
   1a13c:	10000926 	beq	r2,zero,1a164 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a140:	00bffec4 	movi	r2,-5
   1a144:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a148:	e0bffc17 	ldw	r2,-16(fp)
   1a14c:	10c00a17 	ldw	r3,40(r2)
   1a150:	e0bfff17 	ldw	r2,-4(fp)
   1a154:	1885883a 	add	r2,r3,r2
   1a158:	10800023 	ldbuio	r2,0(r2)
   1a15c:	10803fcc 	andi	r2,r2,255
   1a160:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a164:	e0bffc17 	ldw	r2,-16(fp)
   1a168:	10803617 	ldw	r2,216(r2)
   1a16c:	e0fffc17 	ldw	r3,-16(fp)
   1a170:	19000a17 	ldw	r4,40(r3)
   1a174:	e0ffff17 	ldw	r3,-4(fp)
   1a178:	20c7883a 	add	r3,r4,r3
   1a17c:	01403fc4 	movi	r5,255
   1a180:	1809883a 	mov	r4,r3
   1a184:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1a188:	e0bffa17 	ldw	r2,-24(fp)
}
   1a18c:	e037883a 	mov	sp,fp
   1a190:	dfc00117 	ldw	ra,4(sp)
   1a194:	df000017 	ldw	fp,0(sp)
   1a198:	dec00204 	addi	sp,sp,8
   1a19c:	f800283a 	ret

0001a1a0 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1a1a0:	defff904 	addi	sp,sp,-28
   1a1a4:	dfc00615 	stw	ra,24(sp)
   1a1a8:	df000515 	stw	fp,20(sp)
   1a1ac:	df000504 	addi	fp,sp,20
   1a1b0:	e13ffe15 	stw	r4,-8(fp)
   1a1b4:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1a1b8:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1a1bc:	e0bffe17 	ldw	r2,-8(fp)
   1a1c0:	10803117 	ldw	r2,196(r2)
   1a1c4:	10801924 	muli	r2,r2,100
   1a1c8:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1a1cc:	e0bffe17 	ldw	r2,-8(fp)
   1a1d0:	10803617 	ldw	r2,216(r2)
   1a1d4:	e0fffe17 	ldw	r3,-8(fp)
   1a1d8:	19000a17 	ldw	r4,40(r3)
   1a1dc:	e0ffff17 	ldw	r3,-4(fp)
   1a1e0:	20c7883a 	add	r3,r4,r3
   1a1e4:	01402404 	movi	r5,144
   1a1e8:	1809883a 	mov	r4,r3
   1a1ec:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1a1f0:	e0bffe17 	ldw	r2,-8(fp)
   1a1f4:	10c00a17 	ldw	r3,40(r2)
   1a1f8:	e0bfff17 	ldw	r2,-4(fp)
   1a1fc:	10800104 	addi	r2,r2,4
   1a200:	1885883a 	add	r2,r3,r2
   1a204:	10800023 	ldbuio	r2,0(r2)
   1a208:	10803fcc 	andi	r2,r2,255
   1a20c:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1a210:	e0bffd03 	ldbu	r2,-12(fp)
   1a214:	1080004c 	andi	r2,r2,1
   1a218:	10003126 	beq	r2,zero,1a2e0 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1a21c:	e0bffe17 	ldw	r2,-8(fp)
   1a220:	10803617 	ldw	r2,216(r2)
   1a224:	e0fffe17 	ldw	r3,-8(fp)
   1a228:	19000a17 	ldw	r4,40(r3)
   1a22c:	e0ffff17 	ldw	r3,-4(fp)
   1a230:	20c7883a 	add	r3,r4,r3
   1a234:	01401804 	movi	r5,96
   1a238:	1809883a 	mov	r4,r3
   1a23c:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a240:	e0bffe17 	ldw	r2,-8(fp)
   1a244:	10803617 	ldw	r2,216(r2)
   1a248:	e0fffe17 	ldw	r3,-8(fp)
   1a24c:	19000a17 	ldw	r4,40(r3)
   1a250:	e0ffff17 	ldw	r3,-4(fp)
   1a254:	20c7883a 	add	r3,r4,r3
   1a258:	01403404 	movi	r5,208
   1a25c:	1809883a 	mov	r4,r3
   1a260:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a264:	e0bffe17 	ldw	r2,-8(fp)
   1a268:	10c00a17 	ldw	r3,40(r2)
   1a26c:	e0bfff17 	ldw	r2,-4(fp)
   1a270:	1885883a 	add	r2,r3,r2
   1a274:	10800023 	ldbuio	r2,0(r2)
   1a278:	10803fcc 	andi	r2,r2,255
   1a27c:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1a280:	e0bffd43 	ldbu	r2,-11(fp)
   1a284:	10803fcc 	andi	r2,r2,255
   1a288:	1080201c 	xori	r2,r2,128
   1a28c:	10bfe004 	addi	r2,r2,-128
   1a290:	10000816 	blt	r2,zero,1a2b4 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1a294:	e0bffc17 	ldw	r2,-16(fp)
   1a298:	10bfffc4 	addi	r2,r2,-1
   1a29c:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1a2a0:	01000044 	movi	r4,1
   1a2a4:	0019ae00 	call	19ae0 <usleep>
    }while(timeout > 0);
   1a2a8:	e0bffc17 	ldw	r2,-16(fp)
   1a2ac:	00bfed16 	blt	zero,r2,1a264 <__alt_data_end+0xf001a264>
   1a2b0:	00000106 	br	1a2b8 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a2b4:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1a2b8:	e0bffc17 	ldw	r2,-16(fp)
   1a2bc:	1000031e 	bne	r2,zero,1a2cc <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1a2c0:	00bfe304 	movi	r2,-116
   1a2c4:	e0bffb15 	stw	r2,-20(fp)
   1a2c8:	00000506 	br	1a2e0 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1a2cc:	e0bffd43 	ldbu	r2,-11(fp)
   1a2d0:	10801fcc 	andi	r2,r2,127
   1a2d4:	10000226 	beq	r2,zero,1a2e0 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a2d8:	00bffec4 	movi	r2,-5
   1a2dc:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a2e0:	e0bffe17 	ldw	r2,-8(fp)
   1a2e4:	10803617 	ldw	r2,216(r2)
   1a2e8:	e0fffe17 	ldw	r3,-8(fp)
   1a2ec:	19000a17 	ldw	r4,40(r3)
   1a2f0:	e0ffff17 	ldw	r3,-4(fp)
   1a2f4:	20c7883a 	add	r3,r4,r3
   1a2f8:	01403fc4 	movi	r5,255
   1a2fc:	1809883a 	mov	r4,r3
   1a300:	103ee83a 	callr	r2

  return ret_code;
   1a304:	e0bffb17 	ldw	r2,-20(fp)
}
   1a308:	e037883a 	mov	sp,fp
   1a30c:	dfc00117 	ldw	ra,4(sp)
   1a310:	df000017 	ldw	fp,0(sp)
   1a314:	dec00204 	addi	sp,sp,8
   1a318:	f800283a 	ret

0001a31c <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1a31c:	defff904 	addi	sp,sp,-28
   1a320:	dfc00615 	stw	ra,24(sp)
   1a324:	df000515 	stw	fp,20(sp)
   1a328:	df000504 	addi	fp,sp,20
   1a32c:	e13ffd15 	stw	r4,-12(fp)
   1a330:	e17ffe15 	stw	r5,-8(fp)
   1a334:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a338:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1a33c:	e0bffd17 	ldw	r2,-12(fp)
   1a340:	10803617 	ldw	r2,216(r2)
   1a344:	e0fffd17 	ldw	r3,-12(fp)
   1a348:	19000a17 	ldw	r4,40(r3)
   1a34c:	e0fffe17 	ldw	r3,-8(fp)
   1a350:	20c7883a 	add	r3,r4,r3
   1a354:	01401004 	movi	r5,64
   1a358:	1809883a 	mov	r4,r3
   1a35c:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1a360:	e1bfff17 	ldw	r6,-4(fp)
   1a364:	e17ffe17 	ldw	r5,-8(fp)
   1a368:	e13ffd17 	ldw	r4,-12(fp)
   1a36c:	0014c080 	call	14c08 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a370:	e0bffd17 	ldw	r2,-12(fp)
   1a374:	10c00a17 	ldw	r3,40(r2)
   1a378:	e0bffe17 	ldw	r2,-8(fp)
   1a37c:	1885883a 	add	r2,r3,r2
   1a380:	10800023 	ldbuio	r2,0(r2)
   1a384:	10803fcc 	andi	r2,r2,255
   1a388:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1a38c:	e0bffc03 	ldbu	r2,-16(fp)
   1a390:	10803fcc 	andi	r2,r2,255
   1a394:	1080201c 	xori	r2,r2,128
   1a398:	10bfe004 	addi	r2,r2,-128
   1a39c:	103ff40e 	bge	r2,zero,1a370 <__alt_data_end+0xf001a370>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1a3a0:	e0bffc03 	ldbu	r2,-16(fp)
   1a3a4:	10801fcc 	andi	r2,r2,127
   1a3a8:	10000226 	beq	r2,zero,1a3b4 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1a3ac:	00bffec4 	movi	r2,-5
   1a3b0:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1a3b4:	e0bffd17 	ldw	r2,-12(fp)
   1a3b8:	10803617 	ldw	r2,216(r2)
   1a3bc:	e0fffd17 	ldw	r3,-12(fp)
   1a3c0:	19000a17 	ldw	r4,40(r3)
   1a3c4:	e0fffe17 	ldw	r3,-8(fp)
   1a3c8:	20c7883a 	add	r3,r4,r3
   1a3cc:	01403fc4 	movi	r5,255
   1a3d0:	1809883a 	mov	r4,r3
   1a3d4:	103ee83a 	callr	r2
  
  return ret_code;
   1a3d8:	e0bffb17 	ldw	r2,-20(fp)
}
   1a3dc:	e037883a 	mov	sp,fp
   1a3e0:	dfc00117 	ldw	ra,4(sp)
   1a3e4:	df000017 	ldw	fp,0(sp)
   1a3e8:	dec00204 	addi	sp,sp,8
   1a3ec:	f800283a 	ret

0001a3f0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1a3f0:	defffb04 	addi	sp,sp,-20
   1a3f4:	df000415 	stw	fp,16(sp)
   1a3f8:	df000404 	addi	fp,sp,16
   1a3fc:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1a400:	008000c4 	movi	r2,3
   1a404:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1a408:	e0fffd17 	ldw	r3,-12(fp)
   1a40c:	008003f4 	movhi	r2,15
   1a410:	10909004 	addi	r2,r2,16960
   1a414:	1887383a 	mul	r3,r3,r2
   1a418:	00817db4 	movhi	r2,1526
   1a41c:	10b84004 	addi	r2,r2,-7936
   1a420:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1a424:	00a00034 	movhi	r2,32768
   1a428:	10bfffc4 	addi	r2,r2,-1
   1a42c:	10c5203a 	divu	r2,r2,r3
   1a430:	e0ffff17 	ldw	r3,-4(fp)
   1a434:	1885203a 	divu	r2,r3,r2
   1a438:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1a43c:	e0bffe17 	ldw	r2,-8(fp)
   1a440:	10002526 	beq	r2,zero,1a4d8 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1a444:	e03ffc15 	stw	zero,-16(fp)
   1a448:	00001406 	br	1a49c <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1a44c:	00a00034 	movhi	r2,32768
   1a450:	10bfffc4 	addi	r2,r2,-1
   1a454:	10bfffc4 	addi	r2,r2,-1
   1a458:	103ffe1e 	bne	r2,zero,1a454 <__alt_data_end+0xf001a454>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1a45c:	e0fffd17 	ldw	r3,-12(fp)
   1a460:	008003f4 	movhi	r2,15
   1a464:	10909004 	addi	r2,r2,16960
   1a468:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1a46c:	00817db4 	movhi	r2,1526
   1a470:	10b84004 	addi	r2,r2,-7936
   1a474:	10c7203a 	divu	r3,r2,r3
   1a478:	00a00034 	movhi	r2,32768
   1a47c:	10bfffc4 	addi	r2,r2,-1
   1a480:	10c5203a 	divu	r2,r2,r3
   1a484:	e0ffff17 	ldw	r3,-4(fp)
   1a488:	1885c83a 	sub	r2,r3,r2
   1a48c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1a490:	e0bffc17 	ldw	r2,-16(fp)
   1a494:	10800044 	addi	r2,r2,1
   1a498:	e0bffc15 	stw	r2,-16(fp)
   1a49c:	e0fffc17 	ldw	r3,-16(fp)
   1a4a0:	e0bffe17 	ldw	r2,-8(fp)
   1a4a4:	18bfe916 	blt	r3,r2,1a44c <__alt_data_end+0xf001a44c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a4a8:	e0fffd17 	ldw	r3,-12(fp)
   1a4ac:	008003f4 	movhi	r2,15
   1a4b0:	10909004 	addi	r2,r2,16960
   1a4b4:	1887383a 	mul	r3,r3,r2
   1a4b8:	00817db4 	movhi	r2,1526
   1a4bc:	10b84004 	addi	r2,r2,-7936
   1a4c0:	10c7203a 	divu	r3,r2,r3
   1a4c4:	e0bfff17 	ldw	r2,-4(fp)
   1a4c8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a4cc:	10bfffc4 	addi	r2,r2,-1
   1a4d0:	103ffe1e 	bne	r2,zero,1a4cc <__alt_data_end+0xf001a4cc>
   1a4d4:	00000b06 	br	1a504 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a4d8:	e0fffd17 	ldw	r3,-12(fp)
   1a4dc:	008003f4 	movhi	r2,15
   1a4e0:	10909004 	addi	r2,r2,16960
   1a4e4:	1887383a 	mul	r3,r3,r2
   1a4e8:	00817db4 	movhi	r2,1526
   1a4ec:	10b84004 	addi	r2,r2,-7936
   1a4f0:	10c7203a 	divu	r3,r2,r3
   1a4f4:	e0bfff17 	ldw	r2,-4(fp)
   1a4f8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a4fc:	10bfffc4 	addi	r2,r2,-1
   1a500:	00bffe16 	blt	zero,r2,1a4fc <__alt_data_end+0xf001a4fc>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1a504:	0005883a 	mov	r2,zero
}
   1a508:	e037883a 	mov	sp,fp
   1a50c:	df000017 	ldw	fp,0(sp)
   1a510:	dec00104 	addi	sp,sp,4
   1a514:	f800283a 	ret

0001a518 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a518:	defffb04 	addi	sp,sp,-20
   1a51c:	dfc00415 	stw	ra,16(sp)
   1a520:	df000315 	stw	fp,12(sp)
   1a524:	df000304 	addi	fp,sp,12
   1a528:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a52c:	d0a00a17 	ldw	r2,-32728(gp)
   1a530:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a534:	00003106 	br	1a5fc <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a538:	e0bffd17 	ldw	r2,-12(fp)
   1a53c:	10800217 	ldw	r2,8(r2)
   1a540:	1009883a 	mov	r4,r2
   1a544:	0008af80 	call	8af8 <strlen>
   1a548:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a54c:	e0bffd17 	ldw	r2,-12(fp)
   1a550:	10c00217 	ldw	r3,8(r2)
   1a554:	e0bffe17 	ldw	r2,-8(fp)
   1a558:	10bfffc4 	addi	r2,r2,-1
   1a55c:	1885883a 	add	r2,r3,r2
   1a560:	10800003 	ldbu	r2,0(r2)
   1a564:	10803fcc 	andi	r2,r2,255
   1a568:	1080201c 	xori	r2,r2,128
   1a56c:	10bfe004 	addi	r2,r2,-128
   1a570:	10800bd8 	cmpnei	r2,r2,47
   1a574:	1000031e 	bne	r2,zero,1a584 <alt_find_file+0x6c>
    {
      len -= 1;
   1a578:	e0bffe17 	ldw	r2,-8(fp)
   1a57c:	10bfffc4 	addi	r2,r2,-1
   1a580:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a584:	e0bffe17 	ldw	r2,-8(fp)
   1a588:	e0ffff17 	ldw	r3,-4(fp)
   1a58c:	1885883a 	add	r2,r3,r2
   1a590:	10800003 	ldbu	r2,0(r2)
   1a594:	10803fcc 	andi	r2,r2,255
   1a598:	1080201c 	xori	r2,r2,128
   1a59c:	10bfe004 	addi	r2,r2,-128
   1a5a0:	10800be0 	cmpeqi	r2,r2,47
   1a5a4:	1000081e 	bne	r2,zero,1a5c8 <alt_find_file+0xb0>
   1a5a8:	e0bffe17 	ldw	r2,-8(fp)
   1a5ac:	e0ffff17 	ldw	r3,-4(fp)
   1a5b0:	1885883a 	add	r2,r3,r2
   1a5b4:	10800003 	ldbu	r2,0(r2)
   1a5b8:	10803fcc 	andi	r2,r2,255
   1a5bc:	1080201c 	xori	r2,r2,128
   1a5c0:	10bfe004 	addi	r2,r2,-128
   1a5c4:	10000a1e 	bne	r2,zero,1a5f0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a5c8:	e0bffd17 	ldw	r2,-12(fp)
   1a5cc:	10800217 	ldw	r2,8(r2)
   1a5d0:	e0fffe17 	ldw	r3,-8(fp)
   1a5d4:	180d883a 	mov	r6,r3
   1a5d8:	e17fff17 	ldw	r5,-4(fp)
   1a5dc:	1009883a 	mov	r4,r2
   1a5e0:	00086ac0 	call	86ac <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a5e4:	1000021e 	bne	r2,zero,1a5f0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a5e8:	e0bffd17 	ldw	r2,-12(fp)
   1a5ec:	00000706 	br	1a60c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a5f0:	e0bffd17 	ldw	r2,-12(fp)
   1a5f4:	10800017 	ldw	r2,0(r2)
   1a5f8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a5fc:	e0fffd17 	ldw	r3,-12(fp)
   1a600:	d0a00a04 	addi	r2,gp,-32728
   1a604:	18bfcc1e 	bne	r3,r2,1a538 <__alt_data_end+0xf001a538>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a608:	0005883a 	mov	r2,zero
}
   1a60c:	e037883a 	mov	sp,fp
   1a610:	dfc00117 	ldw	ra,4(sp)
   1a614:	df000017 	ldw	fp,0(sp)
   1a618:	dec00204 	addi	sp,sp,8
   1a61c:	f800283a 	ret

0001a620 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a620:	defffc04 	addi	sp,sp,-16
   1a624:	df000315 	stw	fp,12(sp)
   1a628:	df000304 	addi	fp,sp,12
   1a62c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a630:	00bffa04 	movi	r2,-24
   1a634:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a638:	e03ffd15 	stw	zero,-12(fp)
   1a63c:	00001906 	br	1a6a4 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a640:	00820034 	movhi	r2,2048
   1a644:	10841f04 	addi	r2,r2,4220
   1a648:	e0fffd17 	ldw	r3,-12(fp)
   1a64c:	18c00324 	muli	r3,r3,12
   1a650:	10c5883a 	add	r2,r2,r3
   1a654:	10800017 	ldw	r2,0(r2)
   1a658:	10000f1e 	bne	r2,zero,1a698 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a65c:	00820034 	movhi	r2,2048
   1a660:	10841f04 	addi	r2,r2,4220
   1a664:	e0fffd17 	ldw	r3,-12(fp)
   1a668:	18c00324 	muli	r3,r3,12
   1a66c:	10c5883a 	add	r2,r2,r3
   1a670:	e0ffff17 	ldw	r3,-4(fp)
   1a674:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a678:	d0e00e17 	ldw	r3,-32712(gp)
   1a67c:	e0bffd17 	ldw	r2,-12(fp)
   1a680:	1880020e 	bge	r3,r2,1a68c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a684:	e0bffd17 	ldw	r2,-12(fp)
   1a688:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
   1a68c:	e0bffd17 	ldw	r2,-12(fp)
   1a690:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a694:	00000606 	br	1a6b0 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a698:	e0bffd17 	ldw	r2,-12(fp)
   1a69c:	10800044 	addi	r2,r2,1
   1a6a0:	e0bffd15 	stw	r2,-12(fp)
   1a6a4:	e0bffd17 	ldw	r2,-12(fp)
   1a6a8:	10800810 	cmplti	r2,r2,32
   1a6ac:	103fe41e 	bne	r2,zero,1a640 <__alt_data_end+0xf001a640>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a6b0:	e0bffe17 	ldw	r2,-8(fp)
}
   1a6b4:	e037883a 	mov	sp,fp
   1a6b8:	df000017 	ldw	fp,0(sp)
   1a6bc:	dec00104 	addi	sp,sp,4
   1a6c0:	f800283a 	ret

0001a6c4 <atexit>:
   1a6c4:	200b883a 	mov	r5,r4
   1a6c8:	000f883a 	mov	r7,zero
   1a6cc:	000d883a 	mov	r6,zero
   1a6d0:	0009883a 	mov	r4,zero
   1a6d4:	001a7101 	jmpi	1a710 <__register_exitproc>

0001a6d8 <exit>:
   1a6d8:	defffe04 	addi	sp,sp,-8
   1a6dc:	000b883a 	mov	r5,zero
   1a6e0:	dc000015 	stw	r16,0(sp)
   1a6e4:	dfc00115 	stw	ra,4(sp)
   1a6e8:	2021883a 	mov	r16,r4
   1a6ec:	001a8280 	call	1a828 <__call_exitprocs>
   1a6f0:	00820034 	movhi	r2,2048
   1a6f4:	10898004 	addi	r2,r2,9728
   1a6f8:	11000017 	ldw	r4,0(r2)
   1a6fc:	20800f17 	ldw	r2,60(r4)
   1a700:	10000126 	beq	r2,zero,1a708 <exit+0x30>
   1a704:	103ee83a 	callr	r2
   1a708:	8009883a 	mov	r4,r16
   1a70c:	001a9a80 	call	1a9a8 <_exit>

0001a710 <__register_exitproc>:
   1a710:	defffa04 	addi	sp,sp,-24
   1a714:	dc000315 	stw	r16,12(sp)
   1a718:	04020034 	movhi	r16,2048
   1a71c:	84098004 	addi	r16,r16,9728
   1a720:	80c00017 	ldw	r3,0(r16)
   1a724:	dc400415 	stw	r17,16(sp)
   1a728:	dfc00515 	stw	ra,20(sp)
   1a72c:	18805217 	ldw	r2,328(r3)
   1a730:	2023883a 	mov	r17,r4
   1a734:	10003726 	beq	r2,zero,1a814 <__register_exitproc+0x104>
   1a738:	10c00117 	ldw	r3,4(r2)
   1a73c:	010007c4 	movi	r4,31
   1a740:	20c00e16 	blt	r4,r3,1a77c <__register_exitproc+0x6c>
   1a744:	1a000044 	addi	r8,r3,1
   1a748:	8800221e 	bne	r17,zero,1a7d4 <__register_exitproc+0xc4>
   1a74c:	18c00084 	addi	r3,r3,2
   1a750:	18c7883a 	add	r3,r3,r3
   1a754:	18c7883a 	add	r3,r3,r3
   1a758:	12000115 	stw	r8,4(r2)
   1a75c:	10c7883a 	add	r3,r2,r3
   1a760:	19400015 	stw	r5,0(r3)
   1a764:	0005883a 	mov	r2,zero
   1a768:	dfc00517 	ldw	ra,20(sp)
   1a76c:	dc400417 	ldw	r17,16(sp)
   1a770:	dc000317 	ldw	r16,12(sp)
   1a774:	dec00604 	addi	sp,sp,24
   1a778:	f800283a 	ret
   1a77c:	00800034 	movhi	r2,0
   1a780:	10800004 	addi	r2,r2,0
   1a784:	10002626 	beq	r2,zero,1a820 <__register_exitproc+0x110>
   1a788:	01006404 	movi	r4,400
   1a78c:	d9400015 	stw	r5,0(sp)
   1a790:	d9800115 	stw	r6,4(sp)
   1a794:	d9c00215 	stw	r7,8(sp)
   1a798:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a79c:	d9400017 	ldw	r5,0(sp)
   1a7a0:	d9800117 	ldw	r6,4(sp)
   1a7a4:	d9c00217 	ldw	r7,8(sp)
   1a7a8:	10001d26 	beq	r2,zero,1a820 <__register_exitproc+0x110>
   1a7ac:	81000017 	ldw	r4,0(r16)
   1a7b0:	10000115 	stw	zero,4(r2)
   1a7b4:	02000044 	movi	r8,1
   1a7b8:	22405217 	ldw	r9,328(r4)
   1a7bc:	0007883a 	mov	r3,zero
   1a7c0:	12400015 	stw	r9,0(r2)
   1a7c4:	20805215 	stw	r2,328(r4)
   1a7c8:	10006215 	stw	zero,392(r2)
   1a7cc:	10006315 	stw	zero,396(r2)
   1a7d0:	883fde26 	beq	r17,zero,1a74c <__alt_data_end+0xf001a74c>
   1a7d4:	18c9883a 	add	r4,r3,r3
   1a7d8:	2109883a 	add	r4,r4,r4
   1a7dc:	1109883a 	add	r4,r2,r4
   1a7e0:	21802215 	stw	r6,136(r4)
   1a7e4:	01800044 	movi	r6,1
   1a7e8:	12406217 	ldw	r9,392(r2)
   1a7ec:	30cc983a 	sll	r6,r6,r3
   1a7f0:	4992b03a 	or	r9,r9,r6
   1a7f4:	12406215 	stw	r9,392(r2)
   1a7f8:	21c04215 	stw	r7,264(r4)
   1a7fc:	01000084 	movi	r4,2
   1a800:	893fd21e 	bne	r17,r4,1a74c <__alt_data_end+0xf001a74c>
   1a804:	11006317 	ldw	r4,396(r2)
   1a808:	218cb03a 	or	r6,r4,r6
   1a80c:	11806315 	stw	r6,396(r2)
   1a810:	003fce06 	br	1a74c <__alt_data_end+0xf001a74c>
   1a814:	18805304 	addi	r2,r3,332
   1a818:	18805215 	stw	r2,328(r3)
   1a81c:	003fc606 	br	1a738 <__alt_data_end+0xf001a738>
   1a820:	00bfffc4 	movi	r2,-1
   1a824:	003fd006 	br	1a768 <__alt_data_end+0xf001a768>

0001a828 <__call_exitprocs>:
   1a828:	defff504 	addi	sp,sp,-44
   1a82c:	df000915 	stw	fp,36(sp)
   1a830:	dd400615 	stw	r21,24(sp)
   1a834:	dc800315 	stw	r18,12(sp)
   1a838:	dfc00a15 	stw	ra,40(sp)
   1a83c:	ddc00815 	stw	r23,32(sp)
   1a840:	dd800715 	stw	r22,28(sp)
   1a844:	dd000515 	stw	r20,20(sp)
   1a848:	dcc00415 	stw	r19,16(sp)
   1a84c:	dc400215 	stw	r17,8(sp)
   1a850:	dc000115 	stw	r16,4(sp)
   1a854:	d9000015 	stw	r4,0(sp)
   1a858:	2839883a 	mov	fp,r5
   1a85c:	04800044 	movi	r18,1
   1a860:	057fffc4 	movi	r21,-1
   1a864:	00820034 	movhi	r2,2048
   1a868:	10898004 	addi	r2,r2,9728
   1a86c:	12000017 	ldw	r8,0(r2)
   1a870:	45005217 	ldw	r20,328(r8)
   1a874:	44c05204 	addi	r19,r8,328
   1a878:	a0001c26 	beq	r20,zero,1a8ec <__call_exitprocs+0xc4>
   1a87c:	a0800117 	ldw	r2,4(r20)
   1a880:	15ffffc4 	addi	r23,r2,-1
   1a884:	b8000d16 	blt	r23,zero,1a8bc <__call_exitprocs+0x94>
   1a888:	14000044 	addi	r16,r2,1
   1a88c:	8421883a 	add	r16,r16,r16
   1a890:	8421883a 	add	r16,r16,r16
   1a894:	84402004 	addi	r17,r16,128
   1a898:	a463883a 	add	r17,r20,r17
   1a89c:	a421883a 	add	r16,r20,r16
   1a8a0:	e0001e26 	beq	fp,zero,1a91c <__call_exitprocs+0xf4>
   1a8a4:	80804017 	ldw	r2,256(r16)
   1a8a8:	e0801c26 	beq	fp,r2,1a91c <__call_exitprocs+0xf4>
   1a8ac:	bdffffc4 	addi	r23,r23,-1
   1a8b0:	843fff04 	addi	r16,r16,-4
   1a8b4:	8c7fff04 	addi	r17,r17,-4
   1a8b8:	bd7ff91e 	bne	r23,r21,1a8a0 <__alt_data_end+0xf001a8a0>
   1a8bc:	00800034 	movhi	r2,0
   1a8c0:	10800004 	addi	r2,r2,0
   1a8c4:	10000926 	beq	r2,zero,1a8ec <__call_exitprocs+0xc4>
   1a8c8:	a0800117 	ldw	r2,4(r20)
   1a8cc:	1000301e 	bne	r2,zero,1a990 <__call_exitprocs+0x168>
   1a8d0:	a0800017 	ldw	r2,0(r20)
   1a8d4:	10003226 	beq	r2,zero,1a9a0 <__call_exitprocs+0x178>
   1a8d8:	a009883a 	mov	r4,r20
   1a8dc:	98800015 	stw	r2,0(r19)
   1a8e0:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a8e4:	9d000017 	ldw	r20,0(r19)
   1a8e8:	a03fe41e 	bne	r20,zero,1a87c <__alt_data_end+0xf001a87c>
   1a8ec:	dfc00a17 	ldw	ra,40(sp)
   1a8f0:	df000917 	ldw	fp,36(sp)
   1a8f4:	ddc00817 	ldw	r23,32(sp)
   1a8f8:	dd800717 	ldw	r22,28(sp)
   1a8fc:	dd400617 	ldw	r21,24(sp)
   1a900:	dd000517 	ldw	r20,20(sp)
   1a904:	dcc00417 	ldw	r19,16(sp)
   1a908:	dc800317 	ldw	r18,12(sp)
   1a90c:	dc400217 	ldw	r17,8(sp)
   1a910:	dc000117 	ldw	r16,4(sp)
   1a914:	dec00b04 	addi	sp,sp,44
   1a918:	f800283a 	ret
   1a91c:	a0800117 	ldw	r2,4(r20)
   1a920:	80c00017 	ldw	r3,0(r16)
   1a924:	10bfffc4 	addi	r2,r2,-1
   1a928:	15c01426 	beq	r2,r23,1a97c <__call_exitprocs+0x154>
   1a92c:	80000015 	stw	zero,0(r16)
   1a930:	183fde26 	beq	r3,zero,1a8ac <__alt_data_end+0xf001a8ac>
   1a934:	95c8983a 	sll	r4,r18,r23
   1a938:	a0806217 	ldw	r2,392(r20)
   1a93c:	a5800117 	ldw	r22,4(r20)
   1a940:	2084703a 	and	r2,r4,r2
   1a944:	10000b26 	beq	r2,zero,1a974 <__call_exitprocs+0x14c>
   1a948:	a0806317 	ldw	r2,396(r20)
   1a94c:	2088703a 	and	r4,r4,r2
   1a950:	20000c1e 	bne	r4,zero,1a984 <__call_exitprocs+0x15c>
   1a954:	89400017 	ldw	r5,0(r17)
   1a958:	d9000017 	ldw	r4,0(sp)
   1a95c:	183ee83a 	callr	r3
   1a960:	a0800117 	ldw	r2,4(r20)
   1a964:	15bfbf1e 	bne	r2,r22,1a864 <__alt_data_end+0xf001a864>
   1a968:	98800017 	ldw	r2,0(r19)
   1a96c:	153fcf26 	beq	r2,r20,1a8ac <__alt_data_end+0xf001a8ac>
   1a970:	003fbc06 	br	1a864 <__alt_data_end+0xf001a864>
   1a974:	183ee83a 	callr	r3
   1a978:	003ff906 	br	1a960 <__alt_data_end+0xf001a960>
   1a97c:	a5c00115 	stw	r23,4(r20)
   1a980:	003feb06 	br	1a930 <__alt_data_end+0xf001a930>
   1a984:	89000017 	ldw	r4,0(r17)
   1a988:	183ee83a 	callr	r3
   1a98c:	003ff406 	br	1a960 <__alt_data_end+0xf001a960>
   1a990:	a0800017 	ldw	r2,0(r20)
   1a994:	a027883a 	mov	r19,r20
   1a998:	1029883a 	mov	r20,r2
   1a99c:	003fb606 	br	1a878 <__alt_data_end+0xf001a878>
   1a9a0:	0005883a 	mov	r2,zero
   1a9a4:	003ffb06 	br	1a994 <__alt_data_end+0xf001a994>

0001a9a8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1a9a8:	defffd04 	addi	sp,sp,-12
   1a9ac:	df000215 	stw	fp,8(sp)
   1a9b0:	df000204 	addi	fp,sp,8
   1a9b4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1a9b8:	0001883a 	nop
   1a9bc:	e0bfff17 	ldw	r2,-4(fp)
   1a9c0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1a9c4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1a9c8:	10000226 	beq	r2,zero,1a9d4 <_exit+0x2c>
    ALT_SIM_FAIL();
   1a9cc:	002af070 	cmpltui	zero,zero,43969
   1a9d0:	00000106 	br	1a9d8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1a9d4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1a9d8:	003fff06 	br	1a9d8 <__alt_data_end+0xf001a9d8>
