/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [4:0] _02_;
  reg [21:0] _03_;
  wire [12:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [33:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(_00_ | celloutsig_0_6z);
  assign celloutsig_0_21z = ~(celloutsig_0_20z[0] | celloutsig_0_6z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[2] | celloutsig_0_0z[3]) & celloutsig_0_0z[6]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[5] | celloutsig_1_0z[5]) & in_data[129]);
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_4z) & celloutsig_1_0z[6]);
  assign celloutsig_1_16z = ~((celloutsig_1_2z | celloutsig_1_3z) & celloutsig_1_14z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_0z[12]) & (celloutsig_0_1z | celloutsig_0_0z[0]));
  assign celloutsig_1_5z = celloutsig_1_4z | celloutsig_1_3z;
  assign celloutsig_0_1z = in_data[85] | in_data[12];
  assign celloutsig_0_23z = celloutsig_0_22z | celloutsig_0_17z;
  assign celloutsig_0_30z = celloutsig_0_19z[3] | celloutsig_0_20z[1];
  assign celloutsig_0_33z = celloutsig_0_18z | celloutsig_0_30z;
  assign celloutsig_0_42z = { celloutsig_0_15z[6], _01_[8], _00_, _01_[6:5], celloutsig_0_34z, _01_[8], _00_, _01_[6:5] } + { celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_28z };
  reg [12:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 13'h0000;
    else _17_ <= { in_data[78:67], celloutsig_0_14z };
  assign out_data[12:0] = _17_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_14z };
  reg [3:0] _19_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_0z[8:6], celloutsig_0_3z };
  assign { _01_[8], _00_, _01_[6:5] } = _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 22'h000000;
    else _03_ <= in_data[85:64];
  assign celloutsig_0_0z = in_data[49:37] / { 1'h1, in_data[27:16] };
  assign celloutsig_0_15z = { celloutsig_0_0z[11:3], _01_[8], _00_, _01_[6:5], celloutsig_0_13z } / { 1'h1, celloutsig_0_0z[10:0], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[55:42] / { 1'h1, in_data[54:43], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[146:142], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } <= { celloutsig_1_0z[9:2], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_0z[4], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_14z } <= { celloutsig_1_7z[2], _02_, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_10z = ! { celloutsig_1_0z[11:10], celloutsig_1_3z };
  assign celloutsig_0_22z = ! { celloutsig_0_20z[1:0], celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_18z = celloutsig_0_8z[27:21] || celloutsig_0_9z[8:2];
  assign celloutsig_0_31z = { celloutsig_0_2z[7:0], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_20z } || { celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_34z = { _00_, _01_[6:5], celloutsig_0_18z, celloutsig_0_23z } < { celloutsig_0_2z[11:9], celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_1_3z = { celloutsig_1_0z[7:3], celloutsig_1_1z } < { celloutsig_1_0z[8:4], celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[156], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z } < { celloutsig_1_11z[4], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_0z[7:0], celloutsig_0_5z, celloutsig_0_5z } < { _01_[6], celloutsig_0_9z };
  assign celloutsig_0_26z = in_data[28:19] < { celloutsig_0_24z[7:4], celloutsig_0_19z, celloutsig_0_23z };
  assign celloutsig_0_10z = celloutsig_0_8z[32:29] % { 1'h1, celloutsig_0_0z[8:6] };
  assign celloutsig_0_24z = { celloutsig_0_8z[22:13], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_18z } % { 1'h1, in_data[33:21], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_16z, _03_, celloutsig_0_11z } != { celloutsig_0_8z[23:3], celloutsig_0_9z };
  assign celloutsig_1_4z = in_data[159:137] !== { celloutsig_1_0z[12:9], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_0z[4:0] !== { celloutsig_0_2z[10], celloutsig_0_10z };
  assign celloutsig_1_11z = ~ in_data[137:133];
  assign celloutsig_1_7z = { celloutsig_1_0z[12:6], celloutsig_1_3z } | in_data[119:112];
  assign celloutsig_1_12z = | celloutsig_1_7z[4:2];
  assign celloutsig_1_14z = | { celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_11z = | { celloutsig_0_9z[4:1], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_17z = | celloutsig_0_15z[6:3];
  assign celloutsig_0_28z = celloutsig_0_21z & celloutsig_0_2z[4];
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_5z = | celloutsig_0_2z[12:5];
  assign celloutsig_0_6z = | in_data[27:15];
  assign celloutsig_0_16z = | celloutsig_0_15z[8:0];
  assign celloutsig_1_2z = ^ in_data[146:118];
  assign celloutsig_1_19z = { celloutsig_1_0z[11:2], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_13z } >> { celloutsig_1_0z[11:4], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, _02_, celloutsig_1_1z };
  assign celloutsig_0_19z = in_data[32:28] >> { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[66:36], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z } <<< { in_data[36:20], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_0z[8:0] <<< celloutsig_0_2z[12:4];
  assign celloutsig_1_0z = in_data[116:104] - in_data[115:103];
  assign celloutsig_0_20z = { celloutsig_0_8z[14:13], celloutsig_0_17z } - { celloutsig_0_8z[24], celloutsig_0_5z, celloutsig_0_11z };
  assign { _01_[9], _01_[7], _01_[4:0] } = { celloutsig_0_15z[6], _00_, celloutsig_0_34z, _01_[8], _00_, _01_[6:5] };
  assign { out_data[128], out_data[120:96], out_data[41:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z };
endmodule
