
STM32Proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006508  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08006618  08006618  00007618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a08  08006a08  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006a08  08006a08  00007a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a10  08006a10  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a10  08006a10  00007a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a14  08006a14  00007a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006a18  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001d4  08006bec  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  08006bec  000084a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd30  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d0  00000000  00000000  00015f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00018000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7d  00000000  00000000  00018eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000c643  00000000  00000000  00019a2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00004074  00000000  00000000  00026070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0002a0e4  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004eb0  00000000  00000000  0002a128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000095  00000000  00000000  0002efd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006600 	.word	0x08006600

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006600 	.word	0x08006600

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <microDelay>:
float tCelsius = 0;
float tFahrenheit = 0;
float RH = 0;

void microDelay (uint16_t delay)	// Since prescaler set to 71 with sysclk of 72Mhz, we get a 1Mhz timer
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000f4e:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <microDelay+0x2c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2200      	movs	r2, #0
 8000f54:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 8000f56:	bf00      	nop
 8000f58:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <microDelay+0x2c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d3f9      	bcc.n	8000f58 <microDelay+0x14>
}
 8000f64:	bf00      	nop
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	2000028c 	.word	0x2000028c

08000f74 <DHT22_Start>:

uint8_t DHT22_Start (void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
  //GPIO_InitStructPrivate.Pin = DHT22_PIN;				//Already set by GPIO_Init
  //GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
  //GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
  //GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
  //HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate);
  HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 0);   // pull the pin low
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2110      	movs	r1, #16
 8000f8e:	4827      	ldr	r0, [pc, #156]	@ (800102c <DHT22_Start+0xb8>)
 8000f90:	f001 fb2d 	bl	80025ee <HAL_GPIO_WritePin>
  microDelay (1300);   // wait for 1300us
 8000f94:	f240 5014 	movw	r0, #1300	@ 0x514
 8000f98:	f7ff ffd4 	bl	8000f44 <microDelay>
  HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2110      	movs	r1, #16
 8000fa0:	4822      	ldr	r0, [pc, #136]	@ (800102c <DHT22_Start+0xb8>)
 8000fa2:	f001 fb24 	bl	80025ee <HAL_GPIO_WritePin>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	481e      	ldr	r0, [pc, #120]	@ (800102c <DHT22_Start+0xb8>)
 8000fb4:	f001 f980 	bl	80022b8 <HAL_GPIO_Init>
  microDelay (40);
 8000fb8:	2028      	movs	r0, #40	@ 0x28
 8000fba:	f7ff ffc3 	bl	8000f44 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 8000fbe:	2110      	movs	r1, #16
 8000fc0:	481a      	ldr	r0, [pc, #104]	@ (800102c <DHT22_Start+0xb8>)
 8000fc2:	f001 fafd 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d10b      	bne.n	8000fe4 <DHT22_Start+0x70>
  {
    microDelay (80);
 8000fcc:	2050      	movs	r0, #80	@ 0x50
 8000fce:	f7ff ffb9 	bl	8000f44 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1;
 8000fd2:	2110      	movs	r1, #16
 8000fd4:	4815      	ldr	r0, [pc, #84]	@ (800102c <DHT22_Start+0xb8>)
 8000fd6:	f001 faf3 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <DHT22_Start+0x70>
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 8000fe4:	f000 fe54 	bl	8001c90 <HAL_GetTick>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	4a11      	ldr	r2, [pc, #68]	@ (8001030 <DHT22_Start+0xbc>)
 8000fec:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8000fee:	f000 fe4f 	bl	8001c90 <HAL_GetTick>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	4a0f      	ldr	r2, [pc, #60]	@ (8001034 <DHT22_Start+0xc0>)
 8000ff6:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 8000ff8:	e004      	b.n	8001004 <DHT22_Start+0x90>
  {
    cMillis = HAL_GetTick();
 8000ffa:	f000 fe49 	bl	8001c90 <HAL_GetTick>
 8000ffe:	4603      	mov	r3, r0
 8001000:	4a0c      	ldr	r2, [pc, #48]	@ (8001034 <DHT22_Start+0xc0>)
 8001002:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 8001004:	2110      	movs	r1, #16
 8001006:	4809      	ldr	r0, [pc, #36]	@ (800102c <DHT22_Start+0xb8>)
 8001008:	f001 fada 	bl	80025c0 <HAL_GPIO_ReadPin>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d006      	beq.n	8001020 <DHT22_Start+0xac>
 8001012:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <DHT22_Start+0xbc>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	1c9a      	adds	r2, r3, #2
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <DHT22_Start+0xc0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	429a      	cmp	r2, r3
 800101e:	d8ec      	bhi.n	8000ffa <DHT22_Start+0x86>
  }
  return Response;
 8001020:	7dfb      	ldrb	r3, [r7, #23]
}
 8001022:	4618      	mov	r0, r3
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40010c00 	.word	0x40010c00
 8001030:	2000033c 	.word	0x2000033c
 8001034:	20000340 	.word	0x20000340

08001038 <DHT22_Read>:

uint8_t DHT22_Read (void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 800103e:	2300      	movs	r3, #0
 8001040:	71fb      	strb	r3, [r7, #7]
 8001042:	e063      	b.n	800110c <DHT22_Read+0xd4>
  {
    pMillis = HAL_GetTick();
 8001044:	f000 fe24 	bl	8001c90 <HAL_GetTick>
 8001048:	4603      	mov	r3, r0
 800104a:	4a34      	ldr	r2, [pc, #208]	@ (800111c <DHT22_Read+0xe4>)
 800104c:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 800104e:	f000 fe1f 	bl	8001c90 <HAL_GetTick>
 8001052:	4603      	mov	r3, r0
 8001054:	4a32      	ldr	r2, [pc, #200]	@ (8001120 <DHT22_Read+0xe8>)
 8001056:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 8001058:	e004      	b.n	8001064 <DHT22_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 800105a:	f000 fe19 	bl	8001c90 <HAL_GetTick>
 800105e:	4603      	mov	r3, r0
 8001060:	4a2f      	ldr	r2, [pc, #188]	@ (8001120 <DHT22_Read+0xe8>)
 8001062:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 8001064:	2110      	movs	r1, #16
 8001066:	482f      	ldr	r0, [pc, #188]	@ (8001124 <DHT22_Read+0xec>)
 8001068:	f001 faaa 	bl	80025c0 <HAL_GPIO_ReadPin>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d106      	bne.n	8001080 <DHT22_Read+0x48>
 8001072:	4b2a      	ldr	r3, [pc, #168]	@ (800111c <DHT22_Read+0xe4>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	1c9a      	adds	r2, r3, #2
 8001078:	4b29      	ldr	r3, [pc, #164]	@ (8001120 <DHT22_Read+0xe8>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	429a      	cmp	r2, r3
 800107e:	d8ec      	bhi.n	800105a <DHT22_Read+0x22>
    }
    microDelay (40);   // if the pin is still high after 28us, then the sensor output is 1 (until 70us), otherwise 0
 8001080:	2028      	movs	r0, #40	@ 0x28
 8001082:	f7ff ff5f 	bl	8000f44 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8001086:	2110      	movs	r1, #16
 8001088:	4826      	ldr	r0, [pc, #152]	@ (8001124 <DHT22_Read+0xec>)
 800108a:	f001 fa99 	bl	80025c0 <HAL_GPIO_ReadPin>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d10e      	bne.n	80010b2 <DHT22_Read+0x7a>
      b&= ~(1<<(7-a));
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f1c3 0307 	rsb	r3, r3, #7
 800109a:	2201      	movs	r2, #1
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	b25a      	sxtb	r2, r3
 80010a6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010aa:	4013      	ands	r3, r2
 80010ac:	b25b      	sxtb	r3, r3
 80010ae:	71bb      	strb	r3, [r7, #6]
 80010b0:	e00b      	b.n	80010ca <DHT22_Read+0x92>
    else
      b|= (1<<(7-a));	// 1 left shift by 7-index
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	f1c3 0307 	rsb	r3, r3, #7
 80010b8:	2201      	movs	r2, #1
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	b25a      	sxtb	r2, r3
 80010c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 80010ca:	f000 fde1 	bl	8001c90 <HAL_GetTick>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4a12      	ldr	r2, [pc, #72]	@ (800111c <DHT22_Read+0xe4>)
 80010d2:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80010d4:	f000 fddc 	bl	8001c90 <HAL_GetTick>
 80010d8:	4603      	mov	r3, r0
 80010da:	4a11      	ldr	r2, [pc, #68]	@ (8001120 <DHT22_Read+0xe8>)
 80010dc:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 80010de:	e004      	b.n	80010ea <DHT22_Read+0xb2>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 80010e0:	f000 fdd6 	bl	8001c90 <HAL_GetTick>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <DHT22_Read+0xe8>)
 80010e8:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 80010ea:	2110      	movs	r1, #16
 80010ec:	480d      	ldr	r0, [pc, #52]	@ (8001124 <DHT22_Read+0xec>)
 80010ee:	f001 fa67 	bl	80025c0 <HAL_GPIO_ReadPin>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d006      	beq.n	8001106 <DHT22_Read+0xce>
 80010f8:	4b08      	ldr	r3, [pc, #32]	@ (800111c <DHT22_Read+0xe4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	1c9a      	adds	r2, r3, #2
 80010fe:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <DHT22_Read+0xe8>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	429a      	cmp	r2, r3
 8001104:	d8ec      	bhi.n	80010e0 <DHT22_Read+0xa8>
  for (a=0;a<8;a++)
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	3301      	adds	r3, #1
 800110a:	71fb      	strb	r3, [r7, #7]
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b07      	cmp	r3, #7
 8001110:	d998      	bls.n	8001044 <DHT22_Read+0xc>
    }
  }
  return b;
 8001112:	79bb      	ldrb	r3, [r7, #6]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	2000033c 	.word	0x2000033c
 8001120:	20000340 	.word	0x20000340
 8001124:	40010c00 	.word	0x40010c00

08001128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112e:	f000 fd57 	bl	8001be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001132:	f000 f92d 	bl	8001390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001136:	f000 fa41 	bl	80015bc <MX_GPIO_Init>
  MX_DMA_Init();
 800113a:	f000 fa21 	bl	8001580 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800113e:	f000 f9f5 	bl	800152c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001142:	f000 f9a3 	bl	800148c <MX_TIM1_Init>
  MX_SPI2_Init();
 8001146:	f000 f969 	bl	800141c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 800114a:	4879      	ldr	r0, [pc, #484]	@ (8001330 <main+0x208>)
 800114c:	f002 fa66 	bl	800361c <HAL_TIM_Base_Start>

  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001150:	4b78      	ldr	r3, [pc, #480]	@ (8001334 <main+0x20c>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a77      	ldr	r2, [pc, #476]	@ (8001334 <main+0x20c>)
 8001156:	f043 0304 	orr.w	r3, r3, #4
 800115a:	6193      	str	r3, [r2, #24]
  RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 800115c:	4b75      	ldr	r3, [pc, #468]	@ (8001334 <main+0x20c>)
 800115e:	69db      	ldr	r3, [r3, #28]
 8001160:	4a74      	ldr	r2, [pc, #464]	@ (8001334 <main+0x20c>)
 8001162:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001166:	61d3      	str	r3, [r2, #28]


  GPIOA->BSRR = GPIO_BSRR_BS5; // LED ON (Set PA5)
 8001168:	4b73      	ldr	r3, [pc, #460]	@ (8001338 <main+0x210>)
 800116a:	2220      	movs	r2, #32
 800116c:	611a      	str	r2, [r3, #16]
  GPIOA->BSRR = GPIO_BSRR_BR5; // LED OFF (Reset PA5)
 800116e:	4b72      	ldr	r3, [pc, #456]	@ (8001338 <main+0x210>)
 8001170:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001174:	611a      	str	r2, [r3, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(DHT22_Start()) {
 8001176:	f7ff fefd 	bl	8000f74 <DHT22_Start>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	f000 808c 	beq.w	800129a <main+0x172>
		RH1 = DHT22_Read(); // First 8bits of Relative humidity
 8001182:	f7ff ff59 	bl	8001038 <DHT22_Read>
 8001186:	4603      	mov	r3, r0
 8001188:	461a      	mov	r2, r3
 800118a:	4b6c      	ldr	r3, [pc, #432]	@ (800133c <main+0x214>)
 800118c:	701a      	strb	r2, [r3, #0]
		RH2 = DHT22_Read(); // Second 8bits of Relative humidity
 800118e:	f7ff ff53 	bl	8001038 <DHT22_Read>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	4b6a      	ldr	r3, [pc, #424]	@ (8001340 <main+0x218>)
 8001198:	701a      	strb	r2, [r3, #0]
		TC1 = DHT22_Read(); // First 8bits of Celsius
 800119a:	f7ff ff4d 	bl	8001038 <DHT22_Read>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b68      	ldr	r3, [pc, #416]	@ (8001344 <main+0x21c>)
 80011a4:	701a      	strb	r2, [r3, #0]
		TC2 = DHT22_Read(); // Second 8bits of Celsius
 80011a6:	f7ff ff47 	bl	8001038 <DHT22_Read>
 80011aa:	4603      	mov	r3, r0
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b66      	ldr	r3, [pc, #408]	@ (8001348 <main+0x220>)
 80011b0:	701a      	strb	r2, [r3, #0]
		SUM = DHT22_Read(); // Check sum
 80011b2:	f7ff ff41 	bl	8001038 <DHT22_Read>
 80011b6:	4603      	mov	r3, r0
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b64      	ldr	r3, [pc, #400]	@ (800134c <main+0x224>)
 80011bc:	701a      	strb	r2, [r3, #0]
		CHECK = RH1 + RH2 + TC1 + TC2;
 80011be:	4b5f      	ldr	r3, [pc, #380]	@ (800133c <main+0x214>)
 80011c0:	781a      	ldrb	r2, [r3, #0]
 80011c2:	4b5f      	ldr	r3, [pc, #380]	@ (8001340 <main+0x218>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	4413      	add	r3, r2
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4b5e      	ldr	r3, [pc, #376]	@ (8001344 <main+0x21c>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	4413      	add	r3, r2
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001348 <main+0x220>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	4413      	add	r3, r2
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4b5d      	ldr	r3, [pc, #372]	@ (8001350 <main+0x228>)
 80011dc:	701a      	strb	r2, [r3, #0]
	    if (CHECK == SUM) {
 80011de:	4b5c      	ldr	r3, [pc, #368]	@ (8001350 <main+0x228>)
 80011e0:	781a      	ldrb	r2, [r3, #0]
 80011e2:	4b5a      	ldr	r3, [pc, #360]	@ (800134c <main+0x224>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d157      	bne.n	800129a <main+0x172>
	    	//TC1 = 0b10000001;		// uncomment to test for negative
	    	if (TC1>127) {
 80011ea:	4b56      	ldr	r3, [pc, #344]	@ (8001344 <main+0x21c>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	b25b      	sxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	da19      	bge.n	8001228 <main+0x100>
	    	  TC1 &= ~(1<<7);
 80011f4:	4b53      	ldr	r3, [pc, #332]	@ (8001344 <main+0x21c>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b51      	ldr	r3, [pc, #324]	@ (8001344 <main+0x21c>)
 8001200:	701a      	strb	r2, [r3, #0]
	    	  tCelsius = (float)((TC1<<8)|TC2)/-10;
 8001202:	4b50      	ldr	r3, [pc, #320]	@ (8001344 <main+0x21c>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	4a4f      	ldr	r2, [pc, #316]	@ (8001348 <main+0x220>)
 800120a:	7812      	ldrb	r2, [r2, #0]
 800120c:	4313      	orrs	r3, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fcf4 	bl	8000bfc <__aeabi_i2f>
 8001214:	4603      	mov	r3, r0
 8001216:	494f      	ldr	r1, [pc, #316]	@ (8001354 <main+0x22c>)
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff fdf7 	bl	8000e0c <__aeabi_fdiv>
 800121e:	4603      	mov	r3, r0
 8001220:	461a      	mov	r2, r3
 8001222:	4b4d      	ldr	r3, [pc, #308]	@ (8001358 <main+0x230>)
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	e011      	b.n	800124c <main+0x124>
			} else {
			  tCelsius = (float)((TC1<<8)|TC2)/10;
 8001228:	4b46      	ldr	r3, [pc, #280]	@ (8001344 <main+0x21c>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	021b      	lsls	r3, r3, #8
 800122e:	4a46      	ldr	r2, [pc, #280]	@ (8001348 <main+0x220>)
 8001230:	7812      	ldrb	r2, [r2, #0]
 8001232:	4313      	orrs	r3, r2
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fce1 	bl	8000bfc <__aeabi_i2f>
 800123a:	4603      	mov	r3, r0
 800123c:	4947      	ldr	r1, [pc, #284]	@ (800135c <main+0x234>)
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fde4 	bl	8000e0c <__aeabi_fdiv>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	4b43      	ldr	r3, [pc, #268]	@ (8001358 <main+0x230>)
 800124a:	601a      	str	r2, [r3, #0]
			}
		  tFahrenheit = tCelsius * 9/5 + 32;
 800124c:	4b42      	ldr	r3, [pc, #264]	@ (8001358 <main+0x230>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4943      	ldr	r1, [pc, #268]	@ (8001360 <main+0x238>)
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fd26 	bl	8000ca4 <__aeabi_fmul>
 8001258:	4603      	mov	r3, r0
 800125a:	4942      	ldr	r1, [pc, #264]	@ (8001364 <main+0x23c>)
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fdd5 	bl	8000e0c <__aeabi_fdiv>
 8001262:	4603      	mov	r3, r0
 8001264:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff fc13 	bl	8000a94 <__addsf3>
 800126e:	4603      	mov	r3, r0
 8001270:	461a      	mov	r2, r3
 8001272:	4b3d      	ldr	r3, [pc, #244]	@ (8001368 <main+0x240>)
 8001274:	601a      	str	r2, [r3, #0]
		  RH = (float) ((RH1<<8)|RH2)/10;
 8001276:	4b31      	ldr	r3, [pc, #196]	@ (800133c <main+0x214>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	021b      	lsls	r3, r3, #8
 800127c:	4a30      	ldr	r2, [pc, #192]	@ (8001340 <main+0x218>)
 800127e:	7812      	ldrb	r2, [r2, #0]
 8001280:	4313      	orrs	r3, r2
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff fcba 	bl	8000bfc <__aeabi_i2f>
 8001288:	4603      	mov	r3, r0
 800128a:	4934      	ldr	r1, [pc, #208]	@ (800135c <main+0x234>)
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fdbd 	bl	8000e0c <__aeabi_fdiv>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b35      	ldr	r3, [pc, #212]	@ (800136c <main+0x244>)
 8001298:	601a      	str	r2, [r3, #0]
	     }
	  }
	  printf("Temperature: %2.1f degC\n", tCelsius);
 800129a:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <main+0x230>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff f8c2 	bl	8000428 <__aeabi_f2d>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	4831      	ldr	r0, [pc, #196]	@ (8001370 <main+0x248>)
 80012aa:	f003 fa27 	bl	80046fc <iprintf>
	  printf("Temperature: %2.1f degF\n", tFahrenheit);
 80012ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001368 <main+0x240>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f8b8 	bl	8000428 <__aeabi_f2d>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	482d      	ldr	r0, [pc, #180]	@ (8001374 <main+0x24c>)
 80012be:	f003 fa1d 	bl	80046fc <iprintf>
	  printf("Humidity: %2.1f%%\n\n", RH);
 80012c2:	4b2a      	ldr	r3, [pc, #168]	@ (800136c <main+0x244>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff f8ae 	bl	8000428 <__aeabi_f2d>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4829      	ldr	r0, [pc, #164]	@ (8001378 <main+0x250>)
 80012d2:	f003 fa13 	bl	80046fc <iprintf>
	  data[0] = tCelsius; data[1] = tFahrenheit; data[2] = RH;
 80012d6:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <main+0x230>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a28      	ldr	r2, [pc, #160]	@ (800137c <main+0x254>)
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	4b22      	ldr	r3, [pc, #136]	@ (8001368 <main+0x240>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a26      	ldr	r2, [pc, #152]	@ (800137c <main+0x254>)
 80012e4:	6053      	str	r3, [r2, #4]
 80012e6:	4b21      	ldr	r3, [pc, #132]	@ (800136c <main+0x244>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a24      	ldr	r2, [pc, #144]	@ (800137c <main+0x254>)
 80012ec:	6093      	str	r3, [r2, #8]
	  memcpy(buffer, data, sizeof(data));
 80012ee:	4b24      	ldr	r3, [pc, #144]	@ (8001380 <main+0x258>)
 80012f0:	4a22      	ldr	r2, [pc, #136]	@ (800137c <main+0x254>)
 80012f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80012f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	  char string[] = "Hello World";
 80012f8:	4a22      	ldr	r2, [pc, #136]	@ (8001384 <main+0x25c>)
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80012fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	  HAL_SPI_Transmit(&hspi2, (uint8_t*)string, strlen(string), HAL_MAX_DELAY);
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4618      	mov	r0, r3
 8001306:	f7fe ff23 	bl	8000150 <strlen>
 800130a:	4603      	mov	r3, r0
 800130c:	b29a      	uxth	r2, r3
 800130e:	1d39      	adds	r1, r7, #4
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	481c      	ldr	r0, [pc, #112]	@ (8001388 <main+0x260>)
 8001316:	f001 fe39 	bl	8002f8c <HAL_SPI_Transmit>

	  SPI2->CR1 &= ~SPI_CR1_SPE;  // Disable SPI2
 800131a:	4b1c      	ldr	r3, [pc, #112]	@ (800138c <main+0x264>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a1b      	ldr	r2, [pc, #108]	@ (800138c <main+0x264>)
 8001320:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001324:	6013      	str	r3, [r2, #0]

	  HAL_Delay(1000);
 8001326:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800132a:	f000 fcbb 	bl	8001ca4 <HAL_Delay>
  {
 800132e:	e722      	b.n	8001176 <main+0x4e>
 8001330:	2000028c 	.word	0x2000028c
 8001334:	40021000 	.word	0x40021000
 8001338:	40010800 	.word	0x40010800
 800133c:	20000334 	.word	0x20000334
 8001340:	20000335 	.word	0x20000335
 8001344:	20000336 	.word	0x20000336
 8001348:	20000337 	.word	0x20000337
 800134c:	20000338 	.word	0x20000338
 8001350:	20000339 	.word	0x20000339
 8001354:	c1200000 	.word	0xc1200000
 8001358:	20000344 	.word	0x20000344
 800135c:	41200000 	.word	0x41200000
 8001360:	41100000 	.word	0x41100000
 8001364:	40a00000 	.word	0x40a00000
 8001368:	20000348 	.word	0x20000348
 800136c:	2000034c 	.word	0x2000034c
 8001370:	08006618 	.word	0x08006618
 8001374:	08006634 	.word	0x08006634
 8001378:	08006650 	.word	0x08006650
 800137c:	2000031c 	.word	0x2000031c
 8001380:	20000328 	.word	0x20000328
 8001384:	08006664 	.word	0x08006664
 8001388:	200001f0 	.word	0x200001f0
 800138c:	40003800 	.word	0x40003800

08001390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b090      	sub	sp, #64	@ 0x40
 8001394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001396:	f107 0318 	add.w	r3, r7, #24
 800139a:	2228      	movs	r2, #40	@ 0x28
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f003 fa01 	bl	80047a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
 80013b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b2:	2301      	movs	r3, #1
 80013b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c0:	2301      	movs	r3, #1
 80013c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c4:	2302      	movs	r3, #2
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80013d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d4:	f107 0318 	add.w	r3, r7, #24
 80013d8:	4618      	mov	r0, r3
 80013da:	f001 f943 	bl	8002664 <HAL_RCC_OscConfig>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80013e4:	f000 f99a 	bl	800171c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e8:	230f      	movs	r3, #15
 80013ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ec:	2302      	movs	r3, #2
 80013ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2102      	movs	r1, #2
 8001402:	4618      	mov	r0, r3
 8001404:	f001 fbb0 	bl	8002b68 <HAL_RCC_ClockConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800140e:	f000 f985 	bl	800171c <Error_Handler>
  }
}
 8001412:	bf00      	nop
 8001414:	3740      	adds	r7, #64	@ 0x40
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001420:	4b18      	ldr	r3, [pc, #96]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001422:	4a19      	ldr	r2, [pc, #100]	@ (8001488 <MX_SPI2_Init+0x6c>)
 8001424:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001426:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001428:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800142c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 800142e:	4b15      	ldr	r3, [pc, #84]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001430:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001434:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001438:	2200      	movs	r2, #0
 800143a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <MX_SPI2_Init+0x68>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001448:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <MX_SPI2_Init+0x68>)
 800144a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800144e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001450:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001452:	2218      	movs	r2, #24
 8001454:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001456:	4b0b      	ldr	r3, [pc, #44]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001458:	2200      	movs	r2, #0
 800145a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800145c:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <MX_SPI2_Init+0x68>)
 800145e:	2200      	movs	r2, #0
 8001460:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001462:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001464:	2200      	movs	r2, #0
 8001466:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001468:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <MX_SPI2_Init+0x68>)
 800146a:	220a      	movs	r2, #10
 800146c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800146e:	4805      	ldr	r0, [pc, #20]	@ (8001484 <MX_SPI2_Init+0x68>)
 8001470:	f001 fd08 	bl	8002e84 <HAL_SPI_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800147a:	f000 f94f 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200001f0 	.word	0x200001f0
 8001488:	40003800 	.word	0x40003800

0800148c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001492:	f107 0308 	add.w	r3, r7, #8
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a0:	463b      	mov	r3, r7
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014aa:	4a1f      	ldr	r2, [pc, #124]	@ (8001528 <MX_TIM1_Init+0x9c>)
 80014ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80014ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014b0:	2247      	movs	r2, #71	@ 0x47
 80014b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014c8:	4b16      	ldr	r3, [pc, #88]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014d4:	4813      	ldr	r0, [pc, #76]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014d6:	f002 f852 	bl	800357e <HAL_TIM_Base_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80014e0:	f000 f91c 	bl	800171c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014ea:	f107 0308 	add.w	r3, r7, #8
 80014ee:	4619      	mov	r1, r3
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <MX_TIM1_Init+0x98>)
 80014f2:	f002 f8dd 	bl	80036b0 <HAL_TIM_ConfigClockSource>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80014fc:	f000 f90e 	bl	800171c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001500:	2300      	movs	r3, #0
 8001502:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001504:	2300      	movs	r3, #0
 8001506:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001508:	463b      	mov	r3, r7
 800150a:	4619      	mov	r1, r3
 800150c:	4805      	ldr	r0, [pc, #20]	@ (8001524 <MX_TIM1_Init+0x98>)
 800150e:	f002 fa9b 	bl	8003a48 <HAL_TIMEx_MasterConfigSynchronization>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001518:	f000 f900 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800151c:	bf00      	nop
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	2000028c 	.word	0x2000028c
 8001528:	40012c00 	.word	0x40012c00

0800152c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001530:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 8001532:	4a12      	ldr	r2, [pc, #72]	@ (800157c <MX_USART2_UART_Init+0x50>)
 8001534:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001536:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 8001538:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800153c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800153e:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001544:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800154a:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001550:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 8001552:	220c      	movs	r2, #12
 8001554:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001556:	4b08      	ldr	r3, [pc, #32]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001562:	4805      	ldr	r0, [pc, #20]	@ (8001578 <MX_USART2_UART_Init+0x4c>)
 8001564:	f002 face 	bl	8003b04 <HAL_UART_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800156e:	f000 f8d5 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200002d4 	.word	0x200002d4
 800157c:	40004400 	.word	0x40004400

08001580 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001586:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <MX_DMA_Init+0x38>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <MX_DMA_Init+0x38>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6153      	str	r3, [r2, #20]
 8001592:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <MX_DMA_Init+0x38>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2100      	movs	r1, #0
 80015a2:	200f      	movs	r0, #15
 80015a4:	f000 fc79 	bl	8001e9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80015a8:	200f      	movs	r0, #15
 80015aa:	f000 fc92 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000

080015bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001708 <MX_GPIO_Init+0x14c>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001708 <MX_GPIO_Init+0x14c>)
 80015d6:	f043 0310 	orr.w	r3, r3, #16
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001708 <MX_GPIO_Init+0x14c>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0310 	and.w	r3, r3, #16
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e8:	4b47      	ldr	r3, [pc, #284]	@ (8001708 <MX_GPIO_Init+0x14c>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a46      	ldr	r2, [pc, #280]	@ (8001708 <MX_GPIO_Init+0x14c>)
 80015ee:	f043 0320 	orr.w	r3, r3, #32
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b44      	ldr	r3, [pc, #272]	@ (8001708 <MX_GPIO_Init+0x14c>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0320 	and.w	r3, r3, #32
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001600:	4b41      	ldr	r3, [pc, #260]	@ (8001708 <MX_GPIO_Init+0x14c>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4a40      	ldr	r2, [pc, #256]	@ (8001708 <MX_GPIO_Init+0x14c>)
 8001606:	f043 0304 	orr.w	r3, r3, #4
 800160a:	6193      	str	r3, [r2, #24]
 800160c:	4b3e      	ldr	r3, [pc, #248]	@ (8001708 <MX_GPIO_Init+0x14c>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	f003 0304 	and.w	r3, r3, #4
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001618:	4b3b      	ldr	r3, [pc, #236]	@ (8001708 <MX_GPIO_Init+0x14c>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	4a3a      	ldr	r2, [pc, #232]	@ (8001708 <MX_GPIO_Init+0x14c>)
 800161e:	f043 0308 	orr.w	r3, r3, #8
 8001622:	6193      	str	r3, [r2, #24]
 8001624:	4b38      	ldr	r3, [pc, #224]	@ (8001708 <MX_GPIO_Init+0x14c>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	f003 0308 	and.w	r3, r3, #8
 800162c:	603b      	str	r3, [r7, #0]
 800162e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	2120      	movs	r1, #32
 8001634:	4835      	ldr	r0, [pc, #212]	@ (800170c <MX_GPIO_Init+0x150>)
 8001636:	f000 ffda 	bl	80025ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	2110      	movs	r1, #16
 800163e:	4834      	ldr	r0, [pc, #208]	@ (8001710 <MX_GPIO_Init+0x154>)
 8001640:	f000 ffd5 	bl	80025ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001644:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001648:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800164a:	4b32      	ldr	r3, [pc, #200]	@ (8001714 <MX_GPIO_Init+0x158>)
 800164c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164e:	2300      	movs	r3, #0
 8001650:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001652:	f107 0310 	add.w	r3, r7, #16
 8001656:	4619      	mov	r1, r3
 8001658:	482f      	ldr	r0, [pc, #188]	@ (8001718 <MX_GPIO_Init+0x15c>)
 800165a:	f000 fe2d 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800165e:	2320      	movs	r3, #32
 8001660:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2302      	movs	r3, #2
 800166c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	4619      	mov	r1, r3
 8001674:	4825      	ldr	r0, [pc, #148]	@ (800170c <MX_GPIO_Init+0x150>)
 8001676:	f000 fe1f 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800167a:	2310      	movs	r3, #16
 800167c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167e:	2301      	movs	r3, #1
 8001680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001686:	2302      	movs	r3, #2
 8001688:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168a:	f107 0310 	add.w	r3, r7, #16
 800168e:	4619      	mov	r1, r3
 8001690:	481f      	ldr	r0, [pc, #124]	@ (8001710 <MX_GPIO_Init+0x154>)
 8001692:	f000 fe11 	bl	80022b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	2100      	movs	r1, #0
 800169a:	2028      	movs	r0, #40	@ 0x28
 800169c:	f000 fbfd 	bl	8001e9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016a0:	2028      	movs	r0, #40	@ 0x28
 80016a2:	f000 fc16 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  // SCK Pin
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;  // Alternate Function, Push-Pull
 80016ac:	2302      	movs	r3, #2
 80016ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // High Speed for SPI
 80016b0:	2303      	movs	r3, #3
 80016b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	4619      	mov	r1, r3
 80016be:	4814      	ldr	r0, [pc, #80]	@ (8001710 <MX_GPIO_Init+0x154>)
 80016c0:	f000 fdfa 	bl	80022b8 <HAL_GPIO_Init>

  // MOSI Pin
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016c8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ca:	f107 0310 	add.w	r3, r7, #16
 80016ce:	4619      	mov	r1, r3
 80016d0:	480f      	ldr	r0, [pc, #60]	@ (8001710 <MX_GPIO_Init+0x154>)
 80016d2:	f000 fdf1 	bl	80022b8 <HAL_GPIO_Init>

  // MISO Pin (optional, if using bi-directional data)
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80016d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016da:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016dc:	f107 0310 	add.w	r3, r7, #16
 80016e0:	4619      	mov	r1, r3
 80016e2:	480b      	ldr	r0, [pc, #44]	@ (8001710 <MX_GPIO_Init+0x154>)
 80016e4:	f000 fde8 	bl	80022b8 <HAL_GPIO_Init>

  // NSS Pin
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80016e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f2:	f107 0310 	add.w	r3, r7, #16
 80016f6:	4619      	mov	r1, r3
 80016f8:	4805      	ldr	r0, [pc, #20]	@ (8001710 <MX_GPIO_Init+0x154>)
 80016fa:	f000 fddd 	bl	80022b8 <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 80016fe:	bf00      	nop
 8001700:	3720      	adds	r7, #32
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40021000 	.word	0x40021000
 800170c:	40010800 	.word	0x40010800
 8001710:	40010c00 	.word	0x40010c00
 8001714:	10110000 	.word	0x10110000
 8001718:	40011000 	.word	0x40011000

0800171c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001720:	b672      	cpsid	i
}
 8001722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <Error_Handler+0x8>

08001728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800172e:	4b15      	ldr	r3, [pc, #84]	@ (8001784 <HAL_MspInit+0x5c>)
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	4a14      	ldr	r2, [pc, #80]	@ (8001784 <HAL_MspInit+0x5c>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6193      	str	r3, [r2, #24]
 800173a:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <HAL_MspInit+0x5c>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	60bb      	str	r3, [r7, #8]
 8001744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001746:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <HAL_MspInit+0x5c>)
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	4a0e      	ldr	r2, [pc, #56]	@ (8001784 <HAL_MspInit+0x5c>)
 800174c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001750:	61d3      	str	r3, [r2, #28]
 8001752:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <HAL_MspInit+0x5c>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800175e:	4b0a      	ldr	r3, [pc, #40]	@ (8001788 <HAL_MspInit+0x60>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	4a04      	ldr	r2, [pc, #16]	@ (8001788 <HAL_MspInit+0x60>)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800177a:	bf00      	nop
 800177c:	3714      	adds	r7, #20
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	40021000 	.word	0x40021000
 8001788:	40010000 	.word	0x40010000

0800178c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a2d      	ldr	r2, [pc, #180]	@ (800185c <HAL_SPI_MspInit+0xd0>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d152      	bne.n	8001852 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001860 <HAL_SPI_MspInit+0xd4>)
 80017ae:	69db      	ldr	r3, [r3, #28]
 80017b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001860 <HAL_SPI_MspInit+0xd4>)
 80017b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017b6:	61d3      	str	r3, [r2, #28]
 80017b8:	4b29      	ldr	r3, [pc, #164]	@ (8001860 <HAL_SPI_MspInit+0xd4>)
 80017ba:	69db      	ldr	r3, [r3, #28]
 80017bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c4:	4b26      	ldr	r3, [pc, #152]	@ (8001860 <HAL_SPI_MspInit+0xd4>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	4a25      	ldr	r2, [pc, #148]	@ (8001860 <HAL_SPI_MspInit+0xd4>)
 80017ca:	f043 0308 	orr.w	r3, r3, #8
 80017ce:	6193      	str	r3, [r2, #24]
 80017d0:	4b23      	ldr	r3, [pc, #140]	@ (8001860 <HAL_SPI_MspInit+0xd4>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0308 	and.w	r3, r3, #8
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80017dc:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80017e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e6:	2303      	movs	r3, #3
 80017e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ea:	f107 0310 	add.w	r3, r7, #16
 80017ee:	4619      	mov	r1, r3
 80017f0:	481c      	ldr	r0, [pc, #112]	@ (8001864 <HAL_SPI_MspInit+0xd8>)
 80017f2:	f000 fd61 	bl	80022b8 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80017f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 80017f8:	4a1c      	ldr	r2, [pc, #112]	@ (800186c <HAL_SPI_MspInit+0xe0>)
 80017fa:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 80017fe:	2210      	movs	r2, #16
 8001800:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001802:	4b19      	ldr	r3, [pc, #100]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001808:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 800180a:	2280      	movs	r2, #128	@ 0x80
 800180c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800180e:	4b16      	ldr	r3, [pc, #88]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 8001810:	2200      	movs	r2, #0
 8001812:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001814:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 8001816:	2200      	movs	r2, #0
 8001818:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800181a:	4b13      	ldr	r3, [pc, #76]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001820:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 8001822:	2200      	movs	r2, #0
 8001824:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001826:	4810      	ldr	r0, [pc, #64]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 8001828:	f000 fb6e 	bl	8001f08 <HAL_DMA_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_SPI_MspInit+0xaa>
    {
      Error_Handler();
 8001832:	f7ff ff73 	bl	800171c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a0b      	ldr	r2, [pc, #44]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 800183a:	649a      	str	r2, [r3, #72]	@ 0x48
 800183c:	4a0a      	ldr	r2, [pc, #40]	@ (8001868 <HAL_SPI_MspInit+0xdc>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001842:	2200      	movs	r2, #0
 8001844:	2100      	movs	r1, #0
 8001846:	2024      	movs	r0, #36	@ 0x24
 8001848:	f000 fb27 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800184c:	2024      	movs	r0, #36	@ 0x24
 800184e:	f000 fb40 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001852:	bf00      	nop
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40003800 	.word	0x40003800
 8001860:	40021000 	.word	0x40021000
 8001864:	40010c00 	.word	0x40010c00
 8001868:	20000248 	.word	0x20000248
 800186c:	40020058 	.word	0x40020058

08001870 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a09      	ldr	r2, [pc, #36]	@ (80018a4 <HAL_TIM_Base_MspInit+0x34>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d10b      	bne.n	800189a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001882:	4b09      	ldr	r3, [pc, #36]	@ (80018a8 <HAL_TIM_Base_MspInit+0x38>)
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	4a08      	ldr	r2, [pc, #32]	@ (80018a8 <HAL_TIM_Base_MspInit+0x38>)
 8001888:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800188c:	6193      	str	r3, [r2, #24]
 800188e:	4b06      	ldr	r3, [pc, #24]	@ (80018a8 <HAL_TIM_Base_MspInit+0x38>)
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800189a:	bf00      	nop
 800189c:	3714      	adds	r7, #20
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr
 80018a4:	40012c00 	.word	0x40012c00
 80018a8:	40021000 	.word	0x40021000

080018ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 0310 	add.w	r3, r7, #16
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a15      	ldr	r2, [pc, #84]	@ (800191c <HAL_UART_MspInit+0x70>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d123      	bne.n	8001914 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018cc:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <HAL_UART_MspInit+0x74>)
 80018ce:	69db      	ldr	r3, [r3, #28]
 80018d0:	4a13      	ldr	r2, [pc, #76]	@ (8001920 <HAL_UART_MspInit+0x74>)
 80018d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018d6:	61d3      	str	r3, [r2, #28]
 80018d8:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <HAL_UART_MspInit+0x74>)
 80018da:	69db      	ldr	r3, [r3, #28]
 80018dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <HAL_UART_MspInit+0x74>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <HAL_UART_MspInit+0x74>)
 80018ea:	f043 0304 	orr.w	r3, r3, #4
 80018ee:	6193      	str	r3, [r2, #24]
 80018f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <HAL_UART_MspInit+0x74>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	f003 0304 	and.w	r3, r3, #4
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018fc:	230c      	movs	r3, #12
 80018fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001904:	2302      	movs	r3, #2
 8001906:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	4619      	mov	r1, r3
 800190e:	4805      	ldr	r0, [pc, #20]	@ (8001924 <HAL_UART_MspInit+0x78>)
 8001910:	f000 fcd2 	bl	80022b8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001914:	bf00      	nop
 8001916:	3720      	adds	r7, #32
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40004400 	.word	0x40004400
 8001920:	40021000 	.word	0x40021000
 8001924:	40010800 	.word	0x40010800

08001928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <NMI_Handler+0x4>

08001930 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <HardFault_Handler+0x4>

08001938 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <MemManage_Handler+0x4>

08001940 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <BusFault_Handler+0x4>

08001948 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <UsageFault_Handler+0x4>

08001950 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr

0800195c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr

08001968 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001978:	f000 f978 	bl	8001c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}

08001980 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <DMA1_Channel5_IRQHandler+0x10>)
 8001986:	f000 fb91 	bl	80020ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000248 	.word	0x20000248

08001994 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001998:	4802      	ldr	r0, [pc, #8]	@ (80019a4 <SPI2_IRQHandler+0x10>)
 800199a:	f001 fc3b 	bl	8003214 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200001f0 	.word	0x200001f0

080019a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80019ac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80019b0:	f000 fe36 	bl	8002620 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80019c2:	4b0e      	ldr	r3, [pc, #56]	@ (80019fc <ITM_SendChar+0x44>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a0d      	ldr	r2, [pc, #52]	@ (80019fc <ITM_SendChar+0x44>)
 80019c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019cc:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80019ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001a00 <ITM_SendChar+0x48>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001a00 <ITM_SendChar+0x48>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80019da:	bf00      	nop
 80019dc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f8      	beq.n	80019dc <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80019ea:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	6013      	str	r3, [r2, #0]
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr
 80019fc:	e000edfc 	.word	0xe000edfc
 8001a00:	e0000e00 	.word	0xe0000e00

08001a04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
	return 1;
 8001a08:	2301      	movs	r3, #1
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr

08001a12 <_kill>:

int _kill(int pid, int sig)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b082      	sub	sp, #8
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a1c:	f002 ff16 	bl	800484c <__errno>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2216      	movs	r2, #22
 8001a24:	601a      	str	r2, [r3, #0]
	return -1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <_exit>:

void _exit (int status)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a3a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7ff ffe7 	bl	8001a12 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <_exit+0x12>

08001a48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	e00a      	b.n	8001a70 <_read+0x28>
	{
		*ptr++ = (char)__io_getchar();
 8001a5a:	f3af 8000 	nop.w
 8001a5e:	4601      	mov	r1, r0
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	1c5a      	adds	r2, r3, #1
 8001a64:	60ba      	str	r2, [r7, #8]
 8001a66:	b2ca      	uxtb	r2, r1
 8001a68:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	697a      	ldr	r2, [r7, #20]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	dbf0      	blt.n	8001a5a <_read+0x12>
	}

return len;
 8001a78:	687b      	ldr	r3, [r7, #4]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b086      	sub	sp, #24
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	60f8      	str	r0, [r7, #12]
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	e009      	b.n	8001aa8 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	1c5a      	adds	r2, r3, #1
 8001a98:	60ba      	str	r2, [r7, #8]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff8b 	bl	80019b8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	dbf1      	blt.n	8001a94 <_write+0x12>
	}
	return len;
 8001ab0:	687b      	ldr	r3, [r7, #4]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <_close>:

int _close(int file)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
	return -1;
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr

08001ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae0:	605a      	str	r2, [r3, #4]
	return 0;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr

08001aee <_isatty>:

int _isatty(int file)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
	return 1;
 8001af6:	2301      	movs	r3, #1
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b085      	sub	sp, #20
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	60f8      	str	r0, [r7, #12]
 8001b0a:	60b9      	str	r1, [r7, #8]
 8001b0c:	607a      	str	r2, [r7, #4]
	return 0;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3714      	adds	r7, #20
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr
	...

08001b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b24:	4a14      	ldr	r2, [pc, #80]	@ (8001b78 <_sbrk+0x5c>)
 8001b26:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <_sbrk+0x60>)
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b30:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <_sbrk+0x64>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b38:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <_sbrk+0x64>)
 8001b3a:	4a12      	ldr	r2, [pc, #72]	@ (8001b84 <_sbrk+0x68>)
 8001b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3e:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <_sbrk+0x64>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d207      	bcs.n	8001b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b4c:	f002 fe7e 	bl	800484c <__errno>
 8001b50:	4603      	mov	r3, r0
 8001b52:	220c      	movs	r2, #12
 8001b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	e009      	b.n	8001b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b5c:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b62:	4b07      	ldr	r3, [pc, #28]	@ (8001b80 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a05      	ldr	r2, [pc, #20]	@ (8001b80 <_sbrk+0x64>)
 8001b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20005000 	.word	0x20005000
 8001b7c:	00000400 	.word	0x00000400
 8001b80:	20000350 	.word	0x20000350
 8001b84:	200004a8 	.word	0x200004a8

08001b88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b94:	f7ff fff8 	bl	8001b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b98:	480b      	ldr	r0, [pc, #44]	@ (8001bc8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b9a:	490c      	ldr	r1, [pc, #48]	@ (8001bcc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba0:	e002      	b.n	8001ba8 <LoopCopyDataInit>

08001ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ba6:	3304      	adds	r3, #4

08001ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bac:	d3f9      	bcc.n	8001ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bae:	4a09      	ldr	r2, [pc, #36]	@ (8001bd4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bb0:	4c09      	ldr	r4, [pc, #36]	@ (8001bd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb4:	e001      	b.n	8001bba <LoopFillZerobss>

08001bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb8:	3204      	adds	r2, #4

08001bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bbc:	d3fb      	bcc.n	8001bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bbe:	f002 fe4b 	bl	8004858 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bc2:	f7ff fab1 	bl	8001128 <main>
  bx lr
 8001bc6:	4770      	bx	lr
  ldr r0, =_sdata
 8001bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bcc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001bd0:	08006a18 	.word	0x08006a18
  ldr r2, =_sbss
 8001bd4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001bd8:	200004a4 	.word	0x200004a4

08001bdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bdc:	e7fe      	b.n	8001bdc <ADC1_2_IRQHandler>
	...

08001be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be4:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <HAL_Init+0x28>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a07      	ldr	r2, [pc, #28]	@ (8001c08 <HAL_Init+0x28>)
 8001bea:	f043 0310 	orr.w	r3, r3, #16
 8001bee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf0:	2003      	movs	r0, #3
 8001bf2:	f000 f947 	bl	8001e84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bf6:	2000      	movs	r0, #0
 8001bf8:	f000 f808 	bl	8001c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bfc:	f7ff fd94 	bl	8001728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40022000 	.word	0x40022000

08001c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c14:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <HAL_InitTick+0x54>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <HAL_InitTick+0x58>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c22:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f000 f95f 	bl	8001eee <HAL_SYSTICK_Config>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e00e      	b.n	8001c58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2b0f      	cmp	r3, #15
 8001c3e:	d80a      	bhi.n	8001c56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c40:	2200      	movs	r2, #0
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	f04f 30ff 	mov.w	r0, #4294967295
 8001c48:	f000 f927 	bl	8001e9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c4c:	4a06      	ldr	r2, [pc, #24]	@ (8001c68 <HAL_InitTick+0x5c>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c52:	2300      	movs	r3, #0
 8001c54:	e000      	b.n	8001c58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000000 	.word	0x20000000
 8001c64:	20000008 	.word	0x20000008
 8001c68:	20000004 	.word	0x20000004

08001c6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <HAL_IncTick+0x1c>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	461a      	mov	r2, r3
 8001c76:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <HAL_IncTick+0x20>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	4a03      	ldr	r2, [pc, #12]	@ (8001c8c <HAL_IncTick+0x20>)
 8001c7e:	6013      	str	r3, [r2, #0]
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	20000354 	.word	0x20000354

08001c90 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return uwTick;
 8001c94:	4b02      	ldr	r3, [pc, #8]	@ (8001ca0 <HAL_GetTick+0x10>)
 8001c96:	681b      	ldr	r3, [r3, #0]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	20000354 	.word	0x20000354

08001ca4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cac:	f7ff fff0 	bl	8001c90 <HAL_GetTick>
 8001cb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cbc:	d005      	beq.n	8001cca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce8 <HAL_Delay+0x44>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cca:	bf00      	nop
 8001ccc:	f7ff ffe0 	bl	8001c90 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d8f7      	bhi.n	8001ccc <HAL_Delay+0x28>
  {
  }
}
 8001cdc:	bf00      	nop
 8001cde:	bf00      	nop
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000008 	.word	0x20000008

08001cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <__NVIC_SetPriorityGrouping+0x44>)
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d1e:	4a04      	ldr	r2, [pc, #16]	@ (8001d30 <__NVIC_SetPriorityGrouping+0x44>)
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	60d3      	str	r3, [r2, #12]
}
 8001d24:	bf00      	nop
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d38:	4b04      	ldr	r3, [pc, #16]	@ (8001d4c <__NVIC_GetPriorityGrouping+0x18>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	0a1b      	lsrs	r3, r3, #8
 8001d3e:	f003 0307 	and.w	r3, r3, #7
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	db0b      	blt.n	8001d7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	f003 021f 	and.w	r2, r3, #31
 8001d68:	4906      	ldr	r1, [pc, #24]	@ (8001d84 <__NVIC_EnableIRQ+0x34>)
 8001d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6e:	095b      	lsrs	r3, r3, #5
 8001d70:	2001      	movs	r0, #1
 8001d72:	fa00 f202 	lsl.w	r2, r0, r2
 8001d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr
 8001d84:	e000e100 	.word	0xe000e100

08001d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	6039      	str	r1, [r7, #0]
 8001d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	db0a      	blt.n	8001db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	490c      	ldr	r1, [pc, #48]	@ (8001dd4 <__NVIC_SetPriority+0x4c>)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	0112      	lsls	r2, r2, #4
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	440b      	add	r3, r1
 8001dac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db0:	e00a      	b.n	8001dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	4908      	ldr	r1, [pc, #32]	@ (8001dd8 <__NVIC_SetPriority+0x50>)
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	f003 030f 	and.w	r3, r3, #15
 8001dbe:	3b04      	subs	r3, #4
 8001dc0:	0112      	lsls	r2, r2, #4
 8001dc2:	b2d2      	uxtb	r2, r2
 8001dc4:	440b      	add	r3, r1
 8001dc6:	761a      	strb	r2, [r3, #24]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	e000e100 	.word	0xe000e100
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b089      	sub	sp, #36	@ 0x24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f1c3 0307 	rsb	r3, r3, #7
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	bf28      	it	cs
 8001dfa:	2304      	movcs	r3, #4
 8001dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	3304      	adds	r3, #4
 8001e02:	2b06      	cmp	r3, #6
 8001e04:	d902      	bls.n	8001e0c <NVIC_EncodePriority+0x30>
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	3b03      	subs	r3, #3
 8001e0a:	e000      	b.n	8001e0e <NVIC_EncodePriority+0x32>
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e10:	f04f 32ff 	mov.w	r2, #4294967295
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	43da      	mvns	r2, r3
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	401a      	ands	r2, r3
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e24:	f04f 31ff 	mov.w	r1, #4294967295
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2e:	43d9      	mvns	r1, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e34:	4313      	orrs	r3, r2
         );
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3724      	adds	r7, #36	@ 0x24
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr

08001e40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e50:	d301      	bcc.n	8001e56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e52:	2301      	movs	r3, #1
 8001e54:	e00f      	b.n	8001e76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e56:	4a0a      	ldr	r2, [pc, #40]	@ (8001e80 <SysTick_Config+0x40>)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e5e:	210f      	movs	r1, #15
 8001e60:	f04f 30ff 	mov.w	r0, #4294967295
 8001e64:	f7ff ff90 	bl	8001d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e68:	4b05      	ldr	r3, [pc, #20]	@ (8001e80 <SysTick_Config+0x40>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e6e:	4b04      	ldr	r3, [pc, #16]	@ (8001e80 <SysTick_Config+0x40>)
 8001e70:	2207      	movs	r2, #7
 8001e72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	e000e010 	.word	0xe000e010

08001e84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff ff2d 	bl	8001cec <__NVIC_SetPriorityGrouping>
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b086      	sub	sp, #24
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
 8001ea6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eac:	f7ff ff42 	bl	8001d34 <__NVIC_GetPriorityGrouping>
 8001eb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	68b9      	ldr	r1, [r7, #8]
 8001eb6:	6978      	ldr	r0, [r7, #20]
 8001eb8:	f7ff ff90 	bl	8001ddc <NVIC_EncodePriority>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec2:	4611      	mov	r1, r2
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff ff5f 	bl	8001d88 <__NVIC_SetPriority>
}
 8001eca:	bf00      	nop
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	4603      	mov	r3, r0
 8001eda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff35 	bl	8001d50 <__NVIC_EnableIRQ>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ffa2 	bl	8001e40 <SysTick_Config>
 8001efc:	4603      	mov	r3, r0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e043      	b.n	8001fa6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	461a      	mov	r2, r3
 8001f24:	4b22      	ldr	r3, [pc, #136]	@ (8001fb0 <HAL_DMA_Init+0xa8>)
 8001f26:	4413      	add	r3, r2
 8001f28:	4a22      	ldr	r2, [pc, #136]	@ (8001fb4 <HAL_DMA_Init+0xac>)
 8001f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2e:	091b      	lsrs	r3, r3, #4
 8001f30:	009a      	lsls	r2, r3, #2
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a1f      	ldr	r2, [pc, #124]	@ (8001fb8 <HAL_DMA_Init+0xb0>)
 8001f3a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2202      	movs	r2, #2
 8001f40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001f52:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001f56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f80:	68fa      	ldr	r2, [r7, #12]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr
 8001fb0:	bffdfff8 	.word	0xbffdfff8
 8001fb4:	cccccccd 	.word	0xcccccccd
 8001fb8:	40020000 	.word	0x40020000

08001fbc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d005      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2204      	movs	r2, #4
 8001fd8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	73fb      	strb	r3, [r7, #15]
 8001fde:	e051      	b.n	8002084 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 020e 	bic.w	r2, r2, #14
 8001fee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0201 	bic.w	r2, r2, #1
 8001ffe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a22      	ldr	r2, [pc, #136]	@ (8002090 <HAL_DMA_Abort_IT+0xd4>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d029      	beq.n	800205e <HAL_DMA_Abort_IT+0xa2>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a21      	ldr	r2, [pc, #132]	@ (8002094 <HAL_DMA_Abort_IT+0xd8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d022      	beq.n	800205a <HAL_DMA_Abort_IT+0x9e>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a1f      	ldr	r2, [pc, #124]	@ (8002098 <HAL_DMA_Abort_IT+0xdc>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d01a      	beq.n	8002054 <HAL_DMA_Abort_IT+0x98>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a1e      	ldr	r2, [pc, #120]	@ (800209c <HAL_DMA_Abort_IT+0xe0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d012      	beq.n	800204e <HAL_DMA_Abort_IT+0x92>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a1c      	ldr	r2, [pc, #112]	@ (80020a0 <HAL_DMA_Abort_IT+0xe4>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d00a      	beq.n	8002048 <HAL_DMA_Abort_IT+0x8c>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a1b      	ldr	r2, [pc, #108]	@ (80020a4 <HAL_DMA_Abort_IT+0xe8>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d102      	bne.n	8002042 <HAL_DMA_Abort_IT+0x86>
 800203c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002040:	e00e      	b.n	8002060 <HAL_DMA_Abort_IT+0xa4>
 8002042:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002046:	e00b      	b.n	8002060 <HAL_DMA_Abort_IT+0xa4>
 8002048:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800204c:	e008      	b.n	8002060 <HAL_DMA_Abort_IT+0xa4>
 800204e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002052:	e005      	b.n	8002060 <HAL_DMA_Abort_IT+0xa4>
 8002054:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002058:	e002      	b.n	8002060 <HAL_DMA_Abort_IT+0xa4>
 800205a:	2310      	movs	r3, #16
 800205c:	e000      	b.n	8002060 <HAL_DMA_Abort_IT+0xa4>
 800205e:	2301      	movs	r3, #1
 8002060:	4a11      	ldr	r2, [pc, #68]	@ (80020a8 <HAL_DMA_Abort_IT+0xec>)
 8002062:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	4798      	blx	r3
    } 
  }
  return status;
 8002084:	7bfb      	ldrb	r3, [r7, #15]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40020008 	.word	0x40020008
 8002094:	4002001c 	.word	0x4002001c
 8002098:	40020030 	.word	0x40020030
 800209c:	40020044 	.word	0x40020044
 80020a0:	40020058 	.word	0x40020058
 80020a4:	4002006c 	.word	0x4002006c
 80020a8:	40020000 	.word	0x40020000

080020ac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c8:	2204      	movs	r2, #4
 80020ca:	409a      	lsls	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d04f      	beq.n	8002174 <HAL_DMA_IRQHandler+0xc8>
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d04a      	beq.n	8002174 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0320 	and.w	r3, r3, #32
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d107      	bne.n	80020fc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f022 0204 	bic.w	r2, r2, #4
 80020fa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a66      	ldr	r2, [pc, #408]	@ (800229c <HAL_DMA_IRQHandler+0x1f0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d029      	beq.n	800215a <HAL_DMA_IRQHandler+0xae>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a65      	ldr	r2, [pc, #404]	@ (80022a0 <HAL_DMA_IRQHandler+0x1f4>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d022      	beq.n	8002156 <HAL_DMA_IRQHandler+0xaa>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a63      	ldr	r2, [pc, #396]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f8>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d01a      	beq.n	8002150 <HAL_DMA_IRQHandler+0xa4>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a62      	ldr	r2, [pc, #392]	@ (80022a8 <HAL_DMA_IRQHandler+0x1fc>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d012      	beq.n	800214a <HAL_DMA_IRQHandler+0x9e>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a60      	ldr	r2, [pc, #384]	@ (80022ac <HAL_DMA_IRQHandler+0x200>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d00a      	beq.n	8002144 <HAL_DMA_IRQHandler+0x98>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a5f      	ldr	r2, [pc, #380]	@ (80022b0 <HAL_DMA_IRQHandler+0x204>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d102      	bne.n	800213e <HAL_DMA_IRQHandler+0x92>
 8002138:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800213c:	e00e      	b.n	800215c <HAL_DMA_IRQHandler+0xb0>
 800213e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002142:	e00b      	b.n	800215c <HAL_DMA_IRQHandler+0xb0>
 8002144:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002148:	e008      	b.n	800215c <HAL_DMA_IRQHandler+0xb0>
 800214a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800214e:	e005      	b.n	800215c <HAL_DMA_IRQHandler+0xb0>
 8002150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002154:	e002      	b.n	800215c <HAL_DMA_IRQHandler+0xb0>
 8002156:	2340      	movs	r3, #64	@ 0x40
 8002158:	e000      	b.n	800215c <HAL_DMA_IRQHandler+0xb0>
 800215a:	2304      	movs	r3, #4
 800215c:	4a55      	ldr	r2, [pc, #340]	@ (80022b4 <HAL_DMA_IRQHandler+0x208>)
 800215e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002164:	2b00      	cmp	r3, #0
 8002166:	f000 8094 	beq.w	8002292 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002172:	e08e      	b.n	8002292 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002178:	2202      	movs	r2, #2
 800217a:	409a      	lsls	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4013      	ands	r3, r2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d056      	beq.n	8002232 <HAL_DMA_IRQHandler+0x186>
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d051      	beq.n	8002232 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0320 	and.w	r3, r3, #32
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10b      	bne.n	80021b4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 020a 	bic.w	r2, r2, #10
 80021aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a38      	ldr	r2, [pc, #224]	@ (800229c <HAL_DMA_IRQHandler+0x1f0>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d029      	beq.n	8002212 <HAL_DMA_IRQHandler+0x166>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a37      	ldr	r2, [pc, #220]	@ (80022a0 <HAL_DMA_IRQHandler+0x1f4>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d022      	beq.n	800220e <HAL_DMA_IRQHandler+0x162>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a35      	ldr	r2, [pc, #212]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f8>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d01a      	beq.n	8002208 <HAL_DMA_IRQHandler+0x15c>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a34      	ldr	r2, [pc, #208]	@ (80022a8 <HAL_DMA_IRQHandler+0x1fc>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d012      	beq.n	8002202 <HAL_DMA_IRQHandler+0x156>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a32      	ldr	r2, [pc, #200]	@ (80022ac <HAL_DMA_IRQHandler+0x200>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d00a      	beq.n	80021fc <HAL_DMA_IRQHandler+0x150>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a31      	ldr	r2, [pc, #196]	@ (80022b0 <HAL_DMA_IRQHandler+0x204>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d102      	bne.n	80021f6 <HAL_DMA_IRQHandler+0x14a>
 80021f0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80021f4:	e00e      	b.n	8002214 <HAL_DMA_IRQHandler+0x168>
 80021f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021fa:	e00b      	b.n	8002214 <HAL_DMA_IRQHandler+0x168>
 80021fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002200:	e008      	b.n	8002214 <HAL_DMA_IRQHandler+0x168>
 8002202:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002206:	e005      	b.n	8002214 <HAL_DMA_IRQHandler+0x168>
 8002208:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800220c:	e002      	b.n	8002214 <HAL_DMA_IRQHandler+0x168>
 800220e:	2320      	movs	r3, #32
 8002210:	e000      	b.n	8002214 <HAL_DMA_IRQHandler+0x168>
 8002212:	2302      	movs	r3, #2
 8002214:	4a27      	ldr	r2, [pc, #156]	@ (80022b4 <HAL_DMA_IRQHandler+0x208>)
 8002216:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002224:	2b00      	cmp	r3, #0
 8002226:	d034      	beq.n	8002292 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002230:	e02f      	b.n	8002292 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002236:	2208      	movs	r2, #8
 8002238:	409a      	lsls	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4013      	ands	r3, r2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d028      	beq.n	8002294 <HAL_DMA_IRQHandler+0x1e8>
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d023      	beq.n	8002294 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f022 020e 	bic.w	r2, r2, #14
 800225a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002264:	2101      	movs	r1, #1
 8002266:	fa01 f202 	lsl.w	r2, r1, r2
 800226a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2201      	movs	r2, #1
 8002276:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	2b00      	cmp	r3, #0
 8002288:	d004      	beq.n	8002294 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	4798      	blx	r3
    }
  }
  return;
 8002292:	bf00      	nop
 8002294:	bf00      	nop
}
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40020008 	.word	0x40020008
 80022a0:	4002001c 	.word	0x4002001c
 80022a4:	40020030 	.word	0x40020030
 80022a8:	40020044 	.word	0x40020044
 80022ac:	40020058 	.word	0x40020058
 80022b0:	4002006c 	.word	0x4002006c
 80022b4:	40020000 	.word	0x40020000

080022b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b08b      	sub	sp, #44	@ 0x2c
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022c6:	2300      	movs	r3, #0
 80022c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ca:	e169      	b.n	80025a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022cc:	2201      	movs	r2, #1
 80022ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	69fa      	ldr	r2, [r7, #28]
 80022dc:	4013      	ands	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	f040 8158 	bne.w	800259a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	4a9a      	ldr	r2, [pc, #616]	@ (8002558 <HAL_GPIO_Init+0x2a0>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d05e      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 80022f4:	4a98      	ldr	r2, [pc, #608]	@ (8002558 <HAL_GPIO_Init+0x2a0>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d875      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 80022fa:	4a98      	ldr	r2, [pc, #608]	@ (800255c <HAL_GPIO_Init+0x2a4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d058      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 8002300:	4a96      	ldr	r2, [pc, #600]	@ (800255c <HAL_GPIO_Init+0x2a4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d86f      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 8002306:	4a96      	ldr	r2, [pc, #600]	@ (8002560 <HAL_GPIO_Init+0x2a8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d052      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 800230c:	4a94      	ldr	r2, [pc, #592]	@ (8002560 <HAL_GPIO_Init+0x2a8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d869      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 8002312:	4a94      	ldr	r2, [pc, #592]	@ (8002564 <HAL_GPIO_Init+0x2ac>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d04c      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 8002318:	4a92      	ldr	r2, [pc, #584]	@ (8002564 <HAL_GPIO_Init+0x2ac>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d863      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 800231e:	4a92      	ldr	r2, [pc, #584]	@ (8002568 <HAL_GPIO_Init+0x2b0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d046      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 8002324:	4a90      	ldr	r2, [pc, #576]	@ (8002568 <HAL_GPIO_Init+0x2b0>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d85d      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 800232a:	2b12      	cmp	r3, #18
 800232c:	d82a      	bhi.n	8002384 <HAL_GPIO_Init+0xcc>
 800232e:	2b12      	cmp	r3, #18
 8002330:	d859      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 8002332:	a201      	add	r2, pc, #4	@ (adr r2, 8002338 <HAL_GPIO_Init+0x80>)
 8002334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002338:	080023b3 	.word	0x080023b3
 800233c:	0800238d 	.word	0x0800238d
 8002340:	0800239f 	.word	0x0800239f
 8002344:	080023e1 	.word	0x080023e1
 8002348:	080023e7 	.word	0x080023e7
 800234c:	080023e7 	.word	0x080023e7
 8002350:	080023e7 	.word	0x080023e7
 8002354:	080023e7 	.word	0x080023e7
 8002358:	080023e7 	.word	0x080023e7
 800235c:	080023e7 	.word	0x080023e7
 8002360:	080023e7 	.word	0x080023e7
 8002364:	080023e7 	.word	0x080023e7
 8002368:	080023e7 	.word	0x080023e7
 800236c:	080023e7 	.word	0x080023e7
 8002370:	080023e7 	.word	0x080023e7
 8002374:	080023e7 	.word	0x080023e7
 8002378:	080023e7 	.word	0x080023e7
 800237c:	08002395 	.word	0x08002395
 8002380:	080023a9 	.word	0x080023a9
 8002384:	4a79      	ldr	r2, [pc, #484]	@ (800256c <HAL_GPIO_Init+0x2b4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d013      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800238a:	e02c      	b.n	80023e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	623b      	str	r3, [r7, #32]
          break;
 8002392:	e029      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	3304      	adds	r3, #4
 800239a:	623b      	str	r3, [r7, #32]
          break;
 800239c:	e024      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	3308      	adds	r3, #8
 80023a4:	623b      	str	r3, [r7, #32]
          break;
 80023a6:	e01f      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	330c      	adds	r3, #12
 80023ae:	623b      	str	r3, [r7, #32]
          break;
 80023b0:	e01a      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d102      	bne.n	80023c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023ba:	2304      	movs	r3, #4
 80023bc:	623b      	str	r3, [r7, #32]
          break;
 80023be:	e013      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d105      	bne.n	80023d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023c8:	2308      	movs	r3, #8
 80023ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69fa      	ldr	r2, [r7, #28]
 80023d0:	611a      	str	r2, [r3, #16]
          break;
 80023d2:	e009      	b.n	80023e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023d4:	2308      	movs	r3, #8
 80023d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69fa      	ldr	r2, [r7, #28]
 80023dc:	615a      	str	r2, [r3, #20]
          break;
 80023de:	e003      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023e0:	2300      	movs	r3, #0
 80023e2:	623b      	str	r3, [r7, #32]
          break;
 80023e4:	e000      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          break;
 80023e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	2bff      	cmp	r3, #255	@ 0xff
 80023ec:	d801      	bhi.n	80023f2 <HAL_GPIO_Init+0x13a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	e001      	b.n	80023f6 <HAL_GPIO_Init+0x13e>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3304      	adds	r3, #4
 80023f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	2bff      	cmp	r3, #255	@ 0xff
 80023fc:	d802      	bhi.n	8002404 <HAL_GPIO_Init+0x14c>
 80023fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	e002      	b.n	800240a <HAL_GPIO_Init+0x152>
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	3b08      	subs	r3, #8
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	210f      	movs	r1, #15
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	fa01 f303 	lsl.w	r3, r1, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	401a      	ands	r2, r3
 800241c:	6a39      	ldr	r1, [r7, #32]
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	fa01 f303 	lsl.w	r3, r1, r3
 8002424:	431a      	orrs	r2, r3
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	f000 80b1 	beq.w	800259a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002438:	4b4d      	ldr	r3, [pc, #308]	@ (8002570 <HAL_GPIO_Init+0x2b8>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	4a4c      	ldr	r2, [pc, #304]	@ (8002570 <HAL_GPIO_Init+0x2b8>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	6193      	str	r3, [r2, #24]
 8002444:	4b4a      	ldr	r3, [pc, #296]	@ (8002570 <HAL_GPIO_Init+0x2b8>)
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002450:	4a48      	ldr	r2, [pc, #288]	@ (8002574 <HAL_GPIO_Init+0x2bc>)
 8002452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002454:	089b      	lsrs	r3, r3, #2
 8002456:	3302      	adds	r3, #2
 8002458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800245c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800245e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	220f      	movs	r2, #15
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	4013      	ands	r3, r2
 8002472:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a40      	ldr	r2, [pc, #256]	@ (8002578 <HAL_GPIO_Init+0x2c0>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d013      	beq.n	80024a4 <HAL_GPIO_Init+0x1ec>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a3f      	ldr	r2, [pc, #252]	@ (800257c <HAL_GPIO_Init+0x2c4>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d00d      	beq.n	80024a0 <HAL_GPIO_Init+0x1e8>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a3e      	ldr	r2, [pc, #248]	@ (8002580 <HAL_GPIO_Init+0x2c8>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d007      	beq.n	800249c <HAL_GPIO_Init+0x1e4>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a3d      	ldr	r2, [pc, #244]	@ (8002584 <HAL_GPIO_Init+0x2cc>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d101      	bne.n	8002498 <HAL_GPIO_Init+0x1e0>
 8002494:	2303      	movs	r3, #3
 8002496:	e006      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 8002498:	2304      	movs	r3, #4
 800249a:	e004      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 800249c:	2302      	movs	r3, #2
 800249e:	e002      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 80024a4:	2300      	movs	r3, #0
 80024a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024a8:	f002 0203 	and.w	r2, r2, #3
 80024ac:	0092      	lsls	r2, r2, #2
 80024ae:	4093      	lsls	r3, r2
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024b6:	492f      	ldr	r1, [pc, #188]	@ (8002574 <HAL_GPIO_Init+0x2bc>)
 80024b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ba:	089b      	lsrs	r3, r3, #2
 80024bc:	3302      	adds	r3, #2
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d006      	beq.n	80024de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	492c      	ldr	r1, [pc, #176]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	4313      	orrs	r3, r2
 80024da:	608b      	str	r3, [r1, #8]
 80024dc:	e006      	b.n	80024ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024de:	4b2a      	ldr	r3, [pc, #168]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 80024e0:	689a      	ldr	r2, [r3, #8]
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	43db      	mvns	r3, r3
 80024e6:	4928      	ldr	r1, [pc, #160]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 80024e8:	4013      	ands	r3, r2
 80024ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d006      	beq.n	8002506 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024f8:	4b23      	ldr	r3, [pc, #140]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 80024fa:	68da      	ldr	r2, [r3, #12]
 80024fc:	4922      	ldr	r1, [pc, #136]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	4313      	orrs	r3, r2
 8002502:	60cb      	str	r3, [r1, #12]
 8002504:	e006      	b.n	8002514 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 8002508:	68da      	ldr	r2, [r3, #12]
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	43db      	mvns	r3, r3
 800250e:	491e      	ldr	r1, [pc, #120]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 8002510:	4013      	ands	r3, r2
 8002512:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d006      	beq.n	800252e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	4918      	ldr	r1, [pc, #96]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	4313      	orrs	r3, r2
 800252a:	604b      	str	r3, [r1, #4]
 800252c:	e006      	b.n	800253c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800252e:	4b16      	ldr	r3, [pc, #88]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	43db      	mvns	r3, r3
 8002536:	4914      	ldr	r1, [pc, #80]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 8002538:	4013      	ands	r3, r2
 800253a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d021      	beq.n	800258c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002548:	4b0f      	ldr	r3, [pc, #60]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	490e      	ldr	r1, [pc, #56]	@ (8002588 <HAL_GPIO_Init+0x2d0>)
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	600b      	str	r3, [r1, #0]
 8002554:	e021      	b.n	800259a <HAL_GPIO_Init+0x2e2>
 8002556:	bf00      	nop
 8002558:	10320000 	.word	0x10320000
 800255c:	10310000 	.word	0x10310000
 8002560:	10220000 	.word	0x10220000
 8002564:	10210000 	.word	0x10210000
 8002568:	10120000 	.word	0x10120000
 800256c:	10110000 	.word	0x10110000
 8002570:	40021000 	.word	0x40021000
 8002574:	40010000 	.word	0x40010000
 8002578:	40010800 	.word	0x40010800
 800257c:	40010c00 	.word	0x40010c00
 8002580:	40011000 	.word	0x40011000
 8002584:	40011400 	.word	0x40011400
 8002588:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800258c:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <HAL_GPIO_Init+0x304>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	43db      	mvns	r3, r3
 8002594:	4909      	ldr	r1, [pc, #36]	@ (80025bc <HAL_GPIO_Init+0x304>)
 8002596:	4013      	ands	r3, r2
 8002598:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	3301      	adds	r3, #1
 800259e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	fa22 f303 	lsr.w	r3, r2, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f47f ae8e 	bne.w	80022cc <HAL_GPIO_Init+0x14>
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	372c      	adds	r7, #44	@ 0x2c
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	40010400 	.word	0x40010400

080025c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	460b      	mov	r3, r1
 80025ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	887b      	ldrh	r3, [r7, #2]
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
 80025dc:	e001      	b.n	80025e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025de:	2300      	movs	r3, #0
 80025e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr

080025ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
 80025f6:	460b      	mov	r3, r1
 80025f8:	807b      	strh	r3, [r7, #2]
 80025fa:	4613      	mov	r3, r2
 80025fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025fe:	787b      	ldrb	r3, [r7, #1]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002604:	887a      	ldrh	r2, [r7, #2]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800260a:	e003      	b.n	8002614 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800260c:	887b      	ldrh	r3, [r7, #2]
 800260e:	041a      	lsls	r2, r3, #16
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	611a      	str	r2, [r3, #16]
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
	...

08002620 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800262a:	4b08      	ldr	r3, [pc, #32]	@ (800264c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800262c:	695a      	ldr	r2, [r3, #20]
 800262e:	88fb      	ldrh	r3, [r7, #6]
 8002630:	4013      	ands	r3, r2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d006      	beq.n	8002644 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002636:	4a05      	ldr	r2, [pc, #20]	@ (800264c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002638:	88fb      	ldrh	r3, [r7, #6]
 800263a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800263c:	88fb      	ldrh	r3, [r7, #6]
 800263e:	4618      	mov	r0, r3
 8002640:	f000 f806 	bl	8002650 <HAL_GPIO_EXTI_Callback>
  }
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40010400 	.word	0x40010400

08002650 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr

08002664 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e272      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 8087 	beq.w	8002792 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002684:	4b92      	ldr	r3, [pc, #584]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 030c 	and.w	r3, r3, #12
 800268c:	2b04      	cmp	r3, #4
 800268e:	d00c      	beq.n	80026aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002690:	4b8f      	ldr	r3, [pc, #572]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 030c 	and.w	r3, r3, #12
 8002698:	2b08      	cmp	r3, #8
 800269a:	d112      	bne.n	80026c2 <HAL_RCC_OscConfig+0x5e>
 800269c:	4b8c      	ldr	r3, [pc, #560]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026a8:	d10b      	bne.n	80026c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026aa:	4b89      	ldr	r3, [pc, #548]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d06c      	beq.n	8002790 <HAL_RCC_OscConfig+0x12c>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d168      	bne.n	8002790 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e24c      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ca:	d106      	bne.n	80026da <HAL_RCC_OscConfig+0x76>
 80026cc:	4b80      	ldr	r3, [pc, #512]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a7f      	ldr	r2, [pc, #508]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026d6:	6013      	str	r3, [r2, #0]
 80026d8:	e02e      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10c      	bne.n	80026fc <HAL_RCC_OscConfig+0x98>
 80026e2:	4b7b      	ldr	r3, [pc, #492]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a7a      	ldr	r2, [pc, #488]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	4b78      	ldr	r3, [pc, #480]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a77      	ldr	r2, [pc, #476]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e01d      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002704:	d10c      	bne.n	8002720 <HAL_RCC_OscConfig+0xbc>
 8002706:	4b72      	ldr	r3, [pc, #456]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a71      	ldr	r2, [pc, #452]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800270c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002710:	6013      	str	r3, [r2, #0]
 8002712:	4b6f      	ldr	r3, [pc, #444]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a6e      	ldr	r2, [pc, #440]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002718:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	e00b      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 8002720:	4b6b      	ldr	r3, [pc, #428]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a6a      	ldr	r2, [pc, #424]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800272a:	6013      	str	r3, [r2, #0]
 800272c:	4b68      	ldr	r3, [pc, #416]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a67      	ldr	r2, [pc, #412]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002732:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002736:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d013      	beq.n	8002768 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7ff faa6 	bl	8001c90 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002748:	f7ff faa2 	bl	8001c90 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b64      	cmp	r3, #100	@ 0x64
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e200      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275a:	4b5d      	ldr	r3, [pc, #372]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0xe4>
 8002766:	e014      	b.n	8002792 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002768:	f7ff fa92 	bl	8001c90 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002770:	f7ff fa8e 	bl	8001c90 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b64      	cmp	r3, #100	@ 0x64
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e1ec      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002782:	4b53      	ldr	r3, [pc, #332]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f0      	bne.n	8002770 <HAL_RCC_OscConfig+0x10c>
 800278e:	e000      	b.n	8002792 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002790:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d063      	beq.n	8002866 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800279e:	4b4c      	ldr	r3, [pc, #304]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00b      	beq.n	80027c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027aa:	4b49      	ldr	r3, [pc, #292]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 030c 	and.w	r3, r3, #12
 80027b2:	2b08      	cmp	r3, #8
 80027b4:	d11c      	bne.n	80027f0 <HAL_RCC_OscConfig+0x18c>
 80027b6:	4b46      	ldr	r3, [pc, #280]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d116      	bne.n	80027f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027c2:	4b43      	ldr	r3, [pc, #268]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_RCC_OscConfig+0x176>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d001      	beq.n	80027da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e1c0      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027da:	4b3d      	ldr	r3, [pc, #244]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4939      	ldr	r1, [pc, #228]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ee:	e03a      	b.n	8002866 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d020      	beq.n	800283a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027f8:	4b36      	ldr	r3, [pc, #216]	@ (80028d4 <HAL_RCC_OscConfig+0x270>)
 80027fa:	2201      	movs	r2, #1
 80027fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fe:	f7ff fa47 	bl	8001c90 <HAL_GetTick>
 8002802:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002804:	e008      	b.n	8002818 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002806:	f7ff fa43 	bl	8001c90 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e1a1      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002818:	4b2d      	ldr	r3, [pc, #180]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0f0      	beq.n	8002806 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002824:	4b2a      	ldr	r3, [pc, #168]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4927      	ldr	r1, [pc, #156]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002834:	4313      	orrs	r3, r2
 8002836:	600b      	str	r3, [r1, #0]
 8002838:	e015      	b.n	8002866 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800283a:	4b26      	ldr	r3, [pc, #152]	@ (80028d4 <HAL_RCC_OscConfig+0x270>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7ff fa26 	bl	8001c90 <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002848:	f7ff fa22 	bl	8001c90 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e180      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285a:	4b1d      	ldr	r3, [pc, #116]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0308 	and.w	r3, r3, #8
 800286e:	2b00      	cmp	r3, #0
 8002870:	d03a      	beq.n	80028e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d019      	beq.n	80028ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800287a:	4b17      	ldr	r3, [pc, #92]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800287c:	2201      	movs	r2, #1
 800287e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002880:	f7ff fa06 	bl	8001c90 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002888:	f7ff fa02 	bl	8001c90 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e160      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800289a:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028a6:	2001      	movs	r0, #1
 80028a8:	f000 face 	bl	8002e48 <RCC_Delay>
 80028ac:	e01c      	b.n	80028e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ae:	4b0a      	ldr	r3, [pc, #40]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b4:	f7ff f9ec 	bl	8001c90 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ba:	e00f      	b.n	80028dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028bc:	f7ff f9e8 	bl	8001c90 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d908      	bls.n	80028dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e146      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
 80028ce:	bf00      	nop
 80028d0:	40021000 	.word	0x40021000
 80028d4:	42420000 	.word	0x42420000
 80028d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028dc:	4b92      	ldr	r3, [pc, #584]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80028de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1e9      	bne.n	80028bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 80a6 	beq.w	8002a42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028f6:	2300      	movs	r3, #0
 80028f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028fa:	4b8b      	ldr	r3, [pc, #556]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10d      	bne.n	8002922 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002906:	4b88      	ldr	r3, [pc, #544]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	4a87      	ldr	r2, [pc, #540]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800290c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002910:	61d3      	str	r3, [r2, #28]
 8002912:	4b85      	ldr	r3, [pc, #532]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800291a:	60bb      	str	r3, [r7, #8]
 800291c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800291e:	2301      	movs	r3, #1
 8002920:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002922:	4b82      	ldr	r3, [pc, #520]	@ (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800292a:	2b00      	cmp	r3, #0
 800292c:	d118      	bne.n	8002960 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800292e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a7e      	ldr	r2, [pc, #504]	@ (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002938:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800293a:	f7ff f9a9 	bl	8001c90 <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002940:	e008      	b.n	8002954 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002942:	f7ff f9a5 	bl	8001c90 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b64      	cmp	r3, #100	@ 0x64
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e103      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002954:	4b75      	ldr	r3, [pc, #468]	@ (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800295c:	2b00      	cmp	r3, #0
 800295e:	d0f0      	beq.n	8002942 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d106      	bne.n	8002976 <HAL_RCC_OscConfig+0x312>
 8002968:	4b6f      	ldr	r3, [pc, #444]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	4a6e      	ldr	r2, [pc, #440]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800296e:	f043 0301 	orr.w	r3, r3, #1
 8002972:	6213      	str	r3, [r2, #32]
 8002974:	e02d      	b.n	80029d2 <HAL_RCC_OscConfig+0x36e>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10c      	bne.n	8002998 <HAL_RCC_OscConfig+0x334>
 800297e:	4b6a      	ldr	r3, [pc, #424]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4a69      	ldr	r2, [pc, #420]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002984:	f023 0301 	bic.w	r3, r3, #1
 8002988:	6213      	str	r3, [r2, #32]
 800298a:	4b67      	ldr	r3, [pc, #412]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	4a66      	ldr	r2, [pc, #408]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002990:	f023 0304 	bic.w	r3, r3, #4
 8002994:	6213      	str	r3, [r2, #32]
 8002996:	e01c      	b.n	80029d2 <HAL_RCC_OscConfig+0x36e>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	2b05      	cmp	r3, #5
 800299e:	d10c      	bne.n	80029ba <HAL_RCC_OscConfig+0x356>
 80029a0:	4b61      	ldr	r3, [pc, #388]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	4a60      	ldr	r2, [pc, #384]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	f043 0304 	orr.w	r3, r3, #4
 80029aa:	6213      	str	r3, [r2, #32]
 80029ac:	4b5e      	ldr	r3, [pc, #376]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	4a5d      	ldr	r2, [pc, #372]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029b2:	f043 0301 	orr.w	r3, r3, #1
 80029b6:	6213      	str	r3, [r2, #32]
 80029b8:	e00b      	b.n	80029d2 <HAL_RCC_OscConfig+0x36e>
 80029ba:	4b5b      	ldr	r3, [pc, #364]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	4a5a      	ldr	r2, [pc, #360]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029c0:	f023 0301 	bic.w	r3, r3, #1
 80029c4:	6213      	str	r3, [r2, #32]
 80029c6:	4b58      	ldr	r3, [pc, #352]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	4a57      	ldr	r2, [pc, #348]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029cc:	f023 0304 	bic.w	r3, r3, #4
 80029d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d015      	beq.n	8002a06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029da:	f7ff f959 	bl	8001c90 <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e0:	e00a      	b.n	80029f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e2:	f7ff f955 	bl	8001c90 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d901      	bls.n	80029f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e0b1      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0ee      	beq.n	80029e2 <HAL_RCC_OscConfig+0x37e>
 8002a04:	e014      	b.n	8002a30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a06:	f7ff f943 	bl	8001c90 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a0c:	e00a      	b.n	8002a24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a0e:	f7ff f93f 	bl	8001c90 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e09b      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a24:	4b40      	ldr	r3, [pc, #256]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1ee      	bne.n	8002a0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a30:	7dfb      	ldrb	r3, [r7, #23]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d105      	bne.n	8002a42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a36:	4b3c      	ldr	r3, [pc, #240]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	4a3b      	ldr	r2, [pc, #236]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 8087 	beq.w	8002b5a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a4c:	4b36      	ldr	r3, [pc, #216]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f003 030c 	and.w	r3, r3, #12
 8002a54:	2b08      	cmp	r3, #8
 8002a56:	d061      	beq.n	8002b1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d146      	bne.n	8002aee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a60:	4b33      	ldr	r3, [pc, #204]	@ (8002b30 <HAL_RCC_OscConfig+0x4cc>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a66:	f7ff f913 	bl	8001c90 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a6c:	e008      	b.n	8002a80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6e:	f7ff f90f 	bl	8001c90 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e06d      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a80:	4b29      	ldr	r3, [pc, #164]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1f0      	bne.n	8002a6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a94:	d108      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a96:	4b24      	ldr	r3, [pc, #144]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	4921      	ldr	r1, [pc, #132]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a19      	ldr	r1, [r3, #32]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	491b      	ldr	r1, [pc, #108]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b30 <HAL_RCC_OscConfig+0x4cc>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac6:	f7ff f8e3 	bl	8001c90 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ace:	f7ff f8df 	bl	8001c90 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e03d      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ae0:	4b11      	ldr	r3, [pc, #68]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x46a>
 8002aec:	e035      	b.n	8002b5a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aee:	4b10      	ldr	r3, [pc, #64]	@ (8002b30 <HAL_RCC_OscConfig+0x4cc>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af4:	f7ff f8cc 	bl	8001c90 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afc:	f7ff f8c8 	bl	8001c90 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e026      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0e:	4b06      	ldr	r3, [pc, #24]	@ (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f0      	bne.n	8002afc <HAL_RCC_OscConfig+0x498>
 8002b1a:	e01e      	b.n	8002b5a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d107      	bne.n	8002b34 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e019      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	40007000 	.word	0x40007000
 8002b30:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b34:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <HAL_RCC_OscConfig+0x500>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d106      	bne.n	8002b56 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d001      	beq.n	8002b5a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e000      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3718      	adds	r7, #24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40021000 	.word	0x40021000

08002b68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e0d0      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b7c:	4b6a      	ldr	r3, [pc, #424]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0307 	and.w	r3, r3, #7
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d910      	bls.n	8002bac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8a:	4b67      	ldr	r3, [pc, #412]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f023 0207 	bic.w	r2, r3, #7
 8002b92:	4965      	ldr	r1, [pc, #404]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9a:	4b63      	ldr	r3, [pc, #396]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d001      	beq.n	8002bac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0b8      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc4:	4b59      	ldr	r3, [pc, #356]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a58      	ldr	r2, [pc, #352]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002bce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bdc:	4b53      	ldr	r3, [pc, #332]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	4a52      	ldr	r2, [pc, #328]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002be2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002be6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be8:	4b50      	ldr	r3, [pc, #320]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	494d      	ldr	r1, [pc, #308]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d040      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d107      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c0e:	4b47      	ldr	r3, [pc, #284]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d115      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e07f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d107      	bne.n	8002c36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c26:	4b41      	ldr	r3, [pc, #260]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d109      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e073      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c36:	4b3d      	ldr	r3, [pc, #244]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e06b      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c46:	4b39      	ldr	r3, [pc, #228]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f023 0203 	bic.w	r2, r3, #3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	4936      	ldr	r1, [pc, #216]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c58:	f7ff f81a 	bl	8001c90 <HAL_GetTick>
 8002c5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5e:	e00a      	b.n	8002c76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c60:	f7ff f816 	bl	8001c90 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e053      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c76:	4b2d      	ldr	r3, [pc, #180]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f003 020c 	and.w	r2, r3, #12
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d1eb      	bne.n	8002c60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c88:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d210      	bcs.n	8002cb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c96:	4b24      	ldr	r3, [pc, #144]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f023 0207 	bic.w	r2, r3, #7
 8002c9e:	4922      	ldr	r1, [pc, #136]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca6:	4b20      	ldr	r3, [pc, #128]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d001      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e032      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d008      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc4:	4b19      	ldr	r3, [pc, #100]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	4916      	ldr	r1, [pc, #88]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ce2:	4b12      	ldr	r3, [pc, #72]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	490e      	ldr	r1, [pc, #56]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cf6:	f000 f821 	bl	8002d3c <HAL_RCC_GetSysClockFreq>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	490a      	ldr	r1, [pc, #40]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c8>)
 8002d08:	5ccb      	ldrb	r3, [r1, r3]
 8002d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0e:	4a09      	ldr	r2, [pc, #36]	@ (8002d34 <HAL_RCC_ClockConfig+0x1cc>)
 8002d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d12:	4b09      	ldr	r3, [pc, #36]	@ (8002d38 <HAL_RCC_ClockConfig+0x1d0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe ff78 	bl	8001c0c <HAL_InitTick>

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40022000 	.word	0x40022000
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	08006670 	.word	0x08006670
 8002d34:	20000000 	.word	0x20000000
 8002d38:	20000004 	.word	0x20000004

08002d3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	2300      	movs	r3, #0
 8002d48:	60bb      	str	r3, [r7, #8]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d56:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d002      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0x30>
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d003      	beq.n	8002d72 <HAL_RCC_GetSysClockFreq+0x36>
 8002d6a:	e027      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d6c:	4b19      	ldr	r3, [pc, #100]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d6e:	613b      	str	r3, [r7, #16]
      break;
 8002d70:	e027      	b.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	0c9b      	lsrs	r3, r3, #18
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	4a17      	ldr	r2, [pc, #92]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d7c:	5cd3      	ldrb	r3, [r2, r3]
 8002d7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d010      	beq.n	8002dac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d8a:	4b11      	ldr	r3, [pc, #68]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	0c5b      	lsrs	r3, r3, #17
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	4a11      	ldr	r2, [pc, #68]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d96:	5cd3      	ldrb	r3, [r2, r3]
 8002d98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d9e:	fb03 f202 	mul.w	r2, r3, r2
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	e004      	b.n	8002db6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a0c      	ldr	r2, [pc, #48]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002db0:	fb02 f303 	mul.w	r3, r2, r3
 8002db4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	613b      	str	r3, [r7, #16]
      break;
 8002dba:	e002      	b.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dbc:	4b05      	ldr	r3, [pc, #20]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dbe:	613b      	str	r3, [r7, #16]
      break;
 8002dc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc2:	693b      	ldr	r3, [r7, #16]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	371c      	adds	r7, #28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	007a1200 	.word	0x007a1200
 8002dd8:	08006688 	.word	0x08006688
 8002ddc:	08006698 	.word	0x08006698
 8002de0:	003d0900 	.word	0x003d0900

08002de4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de8:	4b02      	ldr	r3, [pc, #8]	@ (8002df4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dea:	681b      	ldr	r3, [r3, #0]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr
 8002df4:	20000000 	.word	0x20000000

08002df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dfc:	f7ff fff2 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e00:	4602      	mov	r2, r0
 8002e02:	4b05      	ldr	r3, [pc, #20]	@ (8002e18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	0a1b      	lsrs	r3, r3, #8
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	4903      	ldr	r1, [pc, #12]	@ (8002e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e0e:	5ccb      	ldrb	r3, [r1, r3]
 8002e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	08006680 	.word	0x08006680

08002e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e24:	f7ff ffde 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	0adb      	lsrs	r3, r3, #11
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	4903      	ldr	r1, [pc, #12]	@ (8002e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e36:	5ccb      	ldrb	r3, [r1, r3]
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40021000 	.word	0x40021000
 8002e44:	08006680 	.word	0x08006680

08002e48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e50:	4b0a      	ldr	r3, [pc, #40]	@ (8002e7c <RCC_Delay+0x34>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0a      	ldr	r2, [pc, #40]	@ (8002e80 <RCC_Delay+0x38>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	0a5b      	lsrs	r3, r3, #9
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	fb02 f303 	mul.w	r3, r2, r3
 8002e62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e64:	bf00      	nop
  }
  while (Delay --);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1e5a      	subs	r2, r3, #1
 8002e6a:	60fa      	str	r2, [r7, #12]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1f9      	bne.n	8002e64 <RCC_Delay+0x1c>
}
 8002e70:	bf00      	nop
 8002e72:	bf00      	nop
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr
 8002e7c:	20000000 	.word	0x20000000
 8002e80:	10624dd3 	.word	0x10624dd3

08002e84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e076      	b.n	8002f84 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d108      	bne.n	8002eb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ea6:	d009      	beq.n	8002ebc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	61da      	str	r2, [r3, #28]
 8002eae:	e005      	b.n	8002ebc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d106      	bne.n	8002edc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7fe fc58 	bl	800178c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ef2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002f04:	431a      	orrs	r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	69db      	ldr	r3, [r3, #28]
 8002f32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f40:	ea42 0103 	orr.w	r1, r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f48:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	0c1a      	lsrs	r2, r3, #16
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f002 0204 	and.w	r2, r2, #4
 8002f62:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	69da      	ldr	r2, [r3, #28]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f72:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	603b      	str	r3, [r7, #0]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f9c:	f7fe fe78 	bl	8001c90 <HAL_GetTick>
 8002fa0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002fa2:	88fb      	ldrh	r3, [r7, #6]
 8002fa4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d001      	beq.n	8002fb6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	e12a      	b.n	800320c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <HAL_SPI_Transmit+0x36>
 8002fbc:	88fb      	ldrh	r3, [r7, #6]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e122      	b.n	800320c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_SPI_Transmit+0x48>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e11b      	b.n	800320c <HAL_SPI_Transmit+0x280>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2203      	movs	r2, #3
 8002fe0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	88fa      	ldrh	r2, [r7, #6]
 8002ff4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	88fa      	ldrh	r2, [r7, #6]
 8002ffa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003022:	d10f      	bne.n	8003044 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003032:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003042:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800304e:	2b40      	cmp	r3, #64	@ 0x40
 8003050:	d007      	beq.n	8003062 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003060:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800306a:	d152      	bne.n	8003112 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d002      	beq.n	800307a <HAL_SPI_Transmit+0xee>
 8003074:	8b7b      	ldrh	r3, [r7, #26]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d145      	bne.n	8003106 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	881a      	ldrh	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	1c9a      	adds	r2, r3, #2
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800309e:	e032      	b.n	8003106 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d112      	bne.n	80030d4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	881a      	ldrh	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030be:	1c9a      	adds	r2, r3, #2
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80030d2:	e018      	b.n	8003106 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030d4:	f7fe fddc 	bl	8001c90 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d803      	bhi.n	80030ec <HAL_SPI_Transmit+0x160>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ea:	d102      	bne.n	80030f2 <HAL_SPI_Transmit+0x166>
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d109      	bne.n	8003106 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e082      	b.n	800320c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800310a:	b29b      	uxth	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1c7      	bne.n	80030a0 <HAL_SPI_Transmit+0x114>
 8003110:	e053      	b.n	80031ba <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d002      	beq.n	8003120 <HAL_SPI_Transmit+0x194>
 800311a:	8b7b      	ldrh	r3, [r7, #26]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d147      	bne.n	80031b0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	330c      	adds	r3, #12
 800312a:	7812      	ldrb	r2, [r2, #0]
 800312c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800313c:	b29b      	uxth	r3, r3
 800313e:	3b01      	subs	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003146:	e033      	b.n	80031b0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b02      	cmp	r3, #2
 8003154:	d113      	bne.n	800317e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	330c      	adds	r3, #12
 8003160:	7812      	ldrb	r2, [r2, #0]
 8003162:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800317c:	e018      	b.n	80031b0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800317e:	f7fe fd87 	bl	8001c90 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	429a      	cmp	r2, r3
 800318c:	d803      	bhi.n	8003196 <HAL_SPI_Transmit+0x20a>
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003194:	d102      	bne.n	800319c <HAL_SPI_Transmit+0x210>
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d109      	bne.n	80031b0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e02d      	b.n	800320c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1c6      	bne.n	8003148 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	6839      	ldr	r1, [r7, #0]
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f9ac 	bl	800351c <SPI_EndRxTxTransaction>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2220      	movs	r2, #32
 80031ce:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d10a      	bne.n	80031ee <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031d8:	2300      	movs	r3, #0
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e000      	b.n	800320c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800320a:	2300      	movs	r3, #0
  }
}
 800320c:	4618      	mov	r0, r3
 800320e:	3720      	adds	r7, #32
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b088      	sub	sp, #32
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10e      	bne.n	8003254 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800323c:	2b00      	cmp	r3, #0
 800323e:	d009      	beq.n	8003254 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003246:	2b00      	cmp	r3, #0
 8003248:	d004      	beq.n	8003254 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	4798      	blx	r3
    return;
 8003252:	e0b7      	b.n	80033c4 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d009      	beq.n	8003272 <HAL_SPI_IRQHandler+0x5e>
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003264:	2b00      	cmp	r3, #0
 8003266:	d004      	beq.n	8003272 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	4798      	blx	r3
    return;
 8003270:	e0a8      	b.n	80033c4 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	f003 0320 	and.w	r3, r3, #32
 8003278:	2b00      	cmp	r3, #0
 800327a:	d105      	bne.n	8003288 <HAL_SPI_IRQHandler+0x74>
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 809e 	beq.w	80033c4 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0320 	and.w	r3, r3, #32
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 8098 	beq.w	80033c4 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	d023      	beq.n	80032e6 <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d011      	beq.n	80032ce <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ae:	f043 0204 	orr.w	r2, r3, #4
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032b6:	2300      	movs	r3, #0
 80032b8:	617b      	str	r3, [r7, #20]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	617b      	str	r3, [r7, #20]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	617b      	str	r3, [r7, #20]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	e00b      	b.n	80032e6 <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032ce:	2300      	movs	r3, #0
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	693b      	ldr	r3, [r7, #16]
        return;
 80032e4:	e06e      	b.n	80033c4 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	f003 0320 	and.w	r3, r3, #32
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d014      	beq.n	800331a <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032f4:	f043 0201 	orr.w	r2, r3, #1
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80032fc:	2300      	movs	r3, #0
 80032fe:	60fb      	str	r3, [r7, #12]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331e:	2b00      	cmp	r3, #0
 8003320:	d04f      	beq.n	80033c2 <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003330:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d104      	bne.n	800334e <HAL_SPI_IRQHandler+0x13a>
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d034      	beq.n	80033b8 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0203 	bic.w	r2, r2, #3
 800335c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003362:	2b00      	cmp	r3, #0
 8003364:	d011      	beq.n	800338a <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800336a:	4a18      	ldr	r2, [pc, #96]	@ (80033cc <HAL_SPI_IRQHandler+0x1b8>)
 800336c:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003372:	4618      	mov	r0, r3
 8003374:	f7fe fe22 	bl	8001fbc <HAL_DMA_Abort_IT>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d005      	beq.n	800338a <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003382:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800338e:	2b00      	cmp	r3, #0
 8003390:	d016      	beq.n	80033c0 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003396:	4a0d      	ldr	r2, [pc, #52]	@ (80033cc <HAL_SPI_IRQHandler+0x1b8>)
 8003398:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe fe0c 	bl	8001fbc <HAL_DMA_Abort_IT>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00a      	beq.n	80033c0 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80033b6:	e003      	b.n	80033c0 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f809 	bl	80033d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80033be:	e000      	b.n	80033c2 <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 80033c0:	bf00      	nop
    return;
 80033c2:	bf00      	nop
  }
}
 80033c4:	3720      	adds	r7, #32
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	080033e3 	.word	0x080033e3

080033d0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr

080033e2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f7ff ffe7 	bl	80033d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003402:	bf00      	nop
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
	...

0800340c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b088      	sub	sp, #32
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	4613      	mov	r3, r2
 800341a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800341c:	f7fe fc38 	bl	8001c90 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	4413      	add	r3, r2
 800342a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800342c:	f7fe fc30 	bl	8001c90 <HAL_GetTick>
 8003430:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003432:	4b39      	ldr	r3, [pc, #228]	@ (8003518 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	015b      	lsls	r3, r3, #5
 8003438:	0d1b      	lsrs	r3, r3, #20
 800343a:	69fa      	ldr	r2, [r7, #28]
 800343c:	fb02 f303 	mul.w	r3, r2, r3
 8003440:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003442:	e054      	b.n	80034ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344a:	d050      	beq.n	80034ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800344c:	f7fe fc20 	bl	8001c90 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	69fa      	ldr	r2, [r7, #28]
 8003458:	429a      	cmp	r2, r3
 800345a:	d902      	bls.n	8003462 <SPI_WaitFlagStateUntilTimeout+0x56>
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d13d      	bne.n	80034de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003470:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800347a:	d111      	bne.n	80034a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003484:	d004      	beq.n	8003490 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800348e:	d107      	bne.n	80034a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800349e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034a8:	d10f      	bne.n	80034ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e017      	b.n	800350e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	3b01      	subs	r3, #1
 80034ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	4013      	ands	r3, r2
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	bf0c      	ite	eq
 80034fe:	2301      	moveq	r3, #1
 8003500:	2300      	movne	r3, #0
 8003502:	b2db      	uxtb	r3, r3
 8003504:	461a      	mov	r2, r3
 8003506:	79fb      	ldrb	r3, [r7, #7]
 8003508:	429a      	cmp	r2, r3
 800350a:	d19b      	bne.n	8003444 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3720      	adds	r7, #32
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000000 	.word	0x20000000

0800351c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af02      	add	r7, sp, #8
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2201      	movs	r2, #1
 8003530:	2102      	movs	r1, #2
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f7ff ff6a 	bl	800340c <SPI_WaitFlagStateUntilTimeout>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d007      	beq.n	800354e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003542:	f043 0220 	orr.w	r2, r3, #32
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e013      	b.n	8003576 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	2200      	movs	r2, #0
 8003556:	2180      	movs	r1, #128	@ 0x80
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f7ff ff57 	bl	800340c <SPI_WaitFlagStateUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d007      	beq.n	8003574 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003568:	f043 0220 	orr.w	r2, r3, #32
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e000      	b.n	8003576 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e041      	b.n	8003614 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	d106      	bne.n	80035aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7fe f963 	bl	8001870 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2202      	movs	r2, #2
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3304      	adds	r3, #4
 80035ba:	4619      	mov	r1, r3
 80035bc:	4610      	mov	r0, r2
 80035be:	f000 f93f 	bl	8003840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b01      	cmp	r3, #1
 800362e:	d001      	beq.n	8003634 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e032      	b.n	800369a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2202      	movs	r2, #2
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a18      	ldr	r2, [pc, #96]	@ (80036a4 <HAL_TIM_Base_Start+0x88>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d00e      	beq.n	8003664 <HAL_TIM_Base_Start+0x48>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800364e:	d009      	beq.n	8003664 <HAL_TIM_Base_Start+0x48>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a14      	ldr	r2, [pc, #80]	@ (80036a8 <HAL_TIM_Base_Start+0x8c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d004      	beq.n	8003664 <HAL_TIM_Base_Start+0x48>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a13      	ldr	r2, [pc, #76]	@ (80036ac <HAL_TIM_Base_Start+0x90>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d111      	bne.n	8003688 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2b06      	cmp	r3, #6
 8003674:	d010      	beq.n	8003698 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f042 0201 	orr.w	r2, r2, #1
 8003684:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003686:	e007      	b.n	8003698 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr
 80036a4:	40012c00 	.word	0x40012c00
 80036a8:	40000400 	.word	0x40000400
 80036ac:	40000800 	.word	0x40000800

080036b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ba:	2300      	movs	r3, #0
 80036bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d101      	bne.n	80036cc <HAL_TIM_ConfigClockSource+0x1c>
 80036c8:	2302      	movs	r3, #2
 80036ca:	e0b4      	b.n	8003836 <HAL_TIM_ConfigClockSource+0x186>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80036ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003704:	d03e      	beq.n	8003784 <HAL_TIM_ConfigClockSource+0xd4>
 8003706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800370a:	f200 8087 	bhi.w	800381c <HAL_TIM_ConfigClockSource+0x16c>
 800370e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003712:	f000 8086 	beq.w	8003822 <HAL_TIM_ConfigClockSource+0x172>
 8003716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800371a:	d87f      	bhi.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
 800371c:	2b70      	cmp	r3, #112	@ 0x70
 800371e:	d01a      	beq.n	8003756 <HAL_TIM_ConfigClockSource+0xa6>
 8003720:	2b70      	cmp	r3, #112	@ 0x70
 8003722:	d87b      	bhi.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
 8003724:	2b60      	cmp	r3, #96	@ 0x60
 8003726:	d050      	beq.n	80037ca <HAL_TIM_ConfigClockSource+0x11a>
 8003728:	2b60      	cmp	r3, #96	@ 0x60
 800372a:	d877      	bhi.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
 800372c:	2b50      	cmp	r3, #80	@ 0x50
 800372e:	d03c      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0xfa>
 8003730:	2b50      	cmp	r3, #80	@ 0x50
 8003732:	d873      	bhi.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
 8003734:	2b40      	cmp	r3, #64	@ 0x40
 8003736:	d058      	beq.n	80037ea <HAL_TIM_ConfigClockSource+0x13a>
 8003738:	2b40      	cmp	r3, #64	@ 0x40
 800373a:	d86f      	bhi.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
 800373c:	2b30      	cmp	r3, #48	@ 0x30
 800373e:	d064      	beq.n	800380a <HAL_TIM_ConfigClockSource+0x15a>
 8003740:	2b30      	cmp	r3, #48	@ 0x30
 8003742:	d86b      	bhi.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
 8003744:	2b20      	cmp	r3, #32
 8003746:	d060      	beq.n	800380a <HAL_TIM_ConfigClockSource+0x15a>
 8003748:	2b20      	cmp	r3, #32
 800374a:	d867      	bhi.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
 800374c:	2b00      	cmp	r3, #0
 800374e:	d05c      	beq.n	800380a <HAL_TIM_ConfigClockSource+0x15a>
 8003750:	2b10      	cmp	r3, #16
 8003752:	d05a      	beq.n	800380a <HAL_TIM_ConfigClockSource+0x15a>
 8003754:	e062      	b.n	800381c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003766:	f000 f950 	bl	8003a0a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003778:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68ba      	ldr	r2, [r7, #8]
 8003780:	609a      	str	r2, [r3, #8]
      break;
 8003782:	e04f      	b.n	8003824 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003794:	f000 f939 	bl	8003a0a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037a6:	609a      	str	r2, [r3, #8]
      break;
 80037a8:	e03c      	b.n	8003824 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037b6:	461a      	mov	r2, r3
 80037b8:	f000 f8b0 	bl	800391c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2150      	movs	r1, #80	@ 0x50
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 f907 	bl	80039d6 <TIM_ITRx_SetConfig>
      break;
 80037c8:	e02c      	b.n	8003824 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037d6:	461a      	mov	r2, r3
 80037d8:	f000 f8ce 	bl	8003978 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2160      	movs	r1, #96	@ 0x60
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f8f7 	bl	80039d6 <TIM_ITRx_SetConfig>
      break;
 80037e8:	e01c      	b.n	8003824 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037f6:	461a      	mov	r2, r3
 80037f8:	f000 f890 	bl	800391c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2140      	movs	r1, #64	@ 0x40
 8003802:	4618      	mov	r0, r3
 8003804:	f000 f8e7 	bl	80039d6 <TIM_ITRx_SetConfig>
      break;
 8003808:	e00c      	b.n	8003824 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4619      	mov	r1, r3
 8003814:	4610      	mov	r0, r2
 8003816:	f000 f8de 	bl	80039d6 <TIM_ITRx_SetConfig>
      break;
 800381a:	e003      	b.n	8003824 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	73fb      	strb	r3, [r7, #15]
      break;
 8003820:	e000      	b.n	8003824 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003822:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003834:	7bfb      	ldrb	r3, [r7, #15]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a2f      	ldr	r2, [pc, #188]	@ (8003910 <TIM_Base_SetConfig+0xd0>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d00b      	beq.n	8003870 <TIM_Base_SetConfig+0x30>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800385e:	d007      	beq.n	8003870 <TIM_Base_SetConfig+0x30>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a2c      	ldr	r2, [pc, #176]	@ (8003914 <TIM_Base_SetConfig+0xd4>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d003      	beq.n	8003870 <TIM_Base_SetConfig+0x30>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a2b      	ldr	r2, [pc, #172]	@ (8003918 <TIM_Base_SetConfig+0xd8>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d108      	bne.n	8003882 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003876:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	4313      	orrs	r3, r2
 8003880:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a22      	ldr	r2, [pc, #136]	@ (8003910 <TIM_Base_SetConfig+0xd0>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d00b      	beq.n	80038a2 <TIM_Base_SetConfig+0x62>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003890:	d007      	beq.n	80038a2 <TIM_Base_SetConfig+0x62>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a1f      	ldr	r2, [pc, #124]	@ (8003914 <TIM_Base_SetConfig+0xd4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d003      	beq.n	80038a2 <TIM_Base_SetConfig+0x62>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a1e      	ldr	r2, [pc, #120]	@ (8003918 <TIM_Base_SetConfig+0xd8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d108      	bne.n	80038b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	4313      	orrs	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a0d      	ldr	r2, [pc, #52]	@ (8003910 <TIM_Base_SetConfig+0xd0>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d103      	bne.n	80038e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d005      	beq.n	8003906 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	f023 0201 	bic.w	r2, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	611a      	str	r2, [r3, #16]
  }
}
 8003906:	bf00      	nop
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	bc80      	pop	{r7}
 800390e:	4770      	bx	lr
 8003910:	40012c00 	.word	0x40012c00
 8003914:	40000400 	.word	0x40000400
 8003918:	40000800 	.word	0x40000800

0800391c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800391c:	b480      	push	{r7}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	f023 0201 	bic.w	r2, r3, #1
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003946:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	011b      	lsls	r3, r3, #4
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	4313      	orrs	r3, r2
 8003950:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f023 030a 	bic.w	r3, r3, #10
 8003958:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	4313      	orrs	r3, r2
 8003960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	621a      	str	r2, [r3, #32]
}
 800396e:	bf00      	nop
 8003970:	371c      	adds	r7, #28
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr

08003978 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003978:	b480      	push	{r7}
 800397a:	b087      	sub	sp, #28
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	f023 0210 	bic.w	r2, r3, #16
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	031b      	lsls	r3, r3, #12
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80039b4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	011b      	lsls	r3, r3, #4
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	4313      	orrs	r3, r2
 80039be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	621a      	str	r2, [r3, #32]
}
 80039cc:	bf00      	nop
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bc80      	pop	{r7}
 80039d4:	4770      	bx	lr

080039d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b085      	sub	sp, #20
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	f043 0307 	orr.w	r3, r3, #7
 80039f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	609a      	str	r2, [r3, #8]
}
 8003a00:	bf00      	nop
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bc80      	pop	{r7}
 8003a08:	4770      	bx	lr

08003a0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b087      	sub	sp, #28
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	60b9      	str	r1, [r7, #8]
 8003a14:	607a      	str	r2, [r7, #4]
 8003a16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	021a      	lsls	r2, r3, #8
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	431a      	orrs	r2, r3
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	609a      	str	r2, [r3, #8]
}
 8003a3e:	bf00      	nop
 8003a40:	371c      	adds	r7, #28
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr

08003a48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e046      	b.n	8003aee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a16      	ldr	r2, [pc, #88]	@ (8003af8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d00e      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aac:	d009      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a12      	ldr	r2, [pc, #72]	@ (8003afc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d004      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a10      	ldr	r2, [pc, #64]	@ (8003b00 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d10c      	bne.n	8003adc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ac8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3714      	adds	r7, #20
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bc80      	pop	{r7}
 8003af6:	4770      	bx	lr
 8003af8:	40012c00 	.word	0x40012c00
 8003afc:	40000400 	.word	0x40000400
 8003b00:	40000800 	.word	0x40000800

08003b04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e042      	b.n	8003b9c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d106      	bne.n	8003b30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fd febe 	bl	80018ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2224      	movs	r2, #36	@ 0x24
 8003b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68da      	ldr	r2, [r3, #12]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 f82b 	bl	8003ba4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	691a      	ldr	r2, [r3, #16]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695a      	ldr	r2, [r3, #20]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68da      	ldr	r2, [r3, #12]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68da      	ldr	r2, [r3, #12]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003bde:	f023 030c 	bic.w	r3, r3, #12
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	6812      	ldr	r2, [r2, #0]
 8003be6:	68b9      	ldr	r1, [r7, #8]
 8003be8:	430b      	orrs	r3, r1
 8003bea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699a      	ldr	r2, [r3, #24]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a2c      	ldr	r2, [pc, #176]	@ (8003cb8 <UART_SetConfig+0x114>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d103      	bne.n	8003c14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c0c:	f7ff f908 	bl	8002e20 <HAL_RCC_GetPCLK2Freq>
 8003c10:	60f8      	str	r0, [r7, #12]
 8003c12:	e002      	b.n	8003c1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c14:	f7ff f8f0 	bl	8002df8 <HAL_RCC_GetPCLK1Freq>
 8003c18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	4413      	add	r3, r2
 8003c22:	009a      	lsls	r2, r3, #2
 8003c24:	441a      	add	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c30:	4a22      	ldr	r2, [pc, #136]	@ (8003cbc <UART_SetConfig+0x118>)
 8003c32:	fba2 2303 	umull	r2, r3, r2, r3
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	0119      	lsls	r1, r3, #4
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	4413      	add	r3, r2
 8003c42:	009a      	lsls	r2, r3, #2
 8003c44:	441a      	add	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c50:	4b1a      	ldr	r3, [pc, #104]	@ (8003cbc <UART_SetConfig+0x118>)
 8003c52:	fba3 0302 	umull	r0, r3, r3, r2
 8003c56:	095b      	lsrs	r3, r3, #5
 8003c58:	2064      	movs	r0, #100	@ 0x64
 8003c5a:	fb00 f303 	mul.w	r3, r0, r3
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	3332      	adds	r3, #50	@ 0x32
 8003c64:	4a15      	ldr	r2, [pc, #84]	@ (8003cbc <UART_SetConfig+0x118>)
 8003c66:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6a:	095b      	lsrs	r3, r3, #5
 8003c6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c70:	4419      	add	r1, r3
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4613      	mov	r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	4413      	add	r3, r2
 8003c7a:	009a      	lsls	r2, r3, #2
 8003c7c:	441a      	add	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c88:	4b0c      	ldr	r3, [pc, #48]	@ (8003cbc <UART_SetConfig+0x118>)
 8003c8a:	fba3 0302 	umull	r0, r3, r3, r2
 8003c8e:	095b      	lsrs	r3, r3, #5
 8003c90:	2064      	movs	r0, #100	@ 0x64
 8003c92:	fb00 f303 	mul.w	r3, r0, r3
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	3332      	adds	r3, #50	@ 0x32
 8003c9c:	4a07      	ldr	r2, [pc, #28]	@ (8003cbc <UART_SetConfig+0x118>)
 8003c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca2:	095b      	lsrs	r3, r3, #5
 8003ca4:	f003 020f 	and.w	r2, r3, #15
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	440a      	add	r2, r1
 8003cae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003cb0:	bf00      	nop
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40013800 	.word	0x40013800
 8003cbc:	51eb851f 	.word	0x51eb851f

08003cc0 <__cvt>:
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cc6:	461d      	mov	r5, r3
 8003cc8:	bfbb      	ittet	lt
 8003cca:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003cce:	461d      	movlt	r5, r3
 8003cd0:	2300      	movge	r3, #0
 8003cd2:	232d      	movlt	r3, #45	@ 0x2d
 8003cd4:	b088      	sub	sp, #32
 8003cd6:	4614      	mov	r4, r2
 8003cd8:	bfb8      	it	lt
 8003cda:	4614      	movlt	r4, r2
 8003cdc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003cde:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003ce0:	7013      	strb	r3, [r2, #0]
 8003ce2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003ce4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003ce8:	f023 0820 	bic.w	r8, r3, #32
 8003cec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003cf0:	d005      	beq.n	8003cfe <__cvt+0x3e>
 8003cf2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003cf6:	d100      	bne.n	8003cfa <__cvt+0x3a>
 8003cf8:	3601      	adds	r6, #1
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e000      	b.n	8003d00 <__cvt+0x40>
 8003cfe:	2303      	movs	r3, #3
 8003d00:	aa07      	add	r2, sp, #28
 8003d02:	9204      	str	r2, [sp, #16]
 8003d04:	aa06      	add	r2, sp, #24
 8003d06:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003d0a:	e9cd 3600 	strd	r3, r6, [sp]
 8003d0e:	4622      	mov	r2, r4
 8003d10:	462b      	mov	r3, r5
 8003d12:	f000 fe61 	bl	80049d8 <_dtoa_r>
 8003d16:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003d1a:	4607      	mov	r7, r0
 8003d1c:	d119      	bne.n	8003d52 <__cvt+0x92>
 8003d1e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003d20:	07db      	lsls	r3, r3, #31
 8003d22:	d50e      	bpl.n	8003d42 <__cvt+0x82>
 8003d24:	eb00 0906 	add.w	r9, r0, r6
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	4629      	mov	r1, r5
 8003d30:	f7fc fe3a 	bl	80009a8 <__aeabi_dcmpeq>
 8003d34:	b108      	cbz	r0, 8003d3a <__cvt+0x7a>
 8003d36:	f8cd 901c 	str.w	r9, [sp, #28]
 8003d3a:	2230      	movs	r2, #48	@ 0x30
 8003d3c:	9b07      	ldr	r3, [sp, #28]
 8003d3e:	454b      	cmp	r3, r9
 8003d40:	d31e      	bcc.n	8003d80 <__cvt+0xc0>
 8003d42:	4638      	mov	r0, r7
 8003d44:	9b07      	ldr	r3, [sp, #28]
 8003d46:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003d48:	1bdb      	subs	r3, r3, r7
 8003d4a:	6013      	str	r3, [r2, #0]
 8003d4c:	b008      	add	sp, #32
 8003d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d52:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003d56:	eb00 0906 	add.w	r9, r0, r6
 8003d5a:	d1e5      	bne.n	8003d28 <__cvt+0x68>
 8003d5c:	7803      	ldrb	r3, [r0, #0]
 8003d5e:	2b30      	cmp	r3, #48	@ 0x30
 8003d60:	d10a      	bne.n	8003d78 <__cvt+0xb8>
 8003d62:	2200      	movs	r2, #0
 8003d64:	2300      	movs	r3, #0
 8003d66:	4620      	mov	r0, r4
 8003d68:	4629      	mov	r1, r5
 8003d6a:	f7fc fe1d 	bl	80009a8 <__aeabi_dcmpeq>
 8003d6e:	b918      	cbnz	r0, 8003d78 <__cvt+0xb8>
 8003d70:	f1c6 0601 	rsb	r6, r6, #1
 8003d74:	f8ca 6000 	str.w	r6, [sl]
 8003d78:	f8da 3000 	ldr.w	r3, [sl]
 8003d7c:	4499      	add	r9, r3
 8003d7e:	e7d3      	b.n	8003d28 <__cvt+0x68>
 8003d80:	1c59      	adds	r1, r3, #1
 8003d82:	9107      	str	r1, [sp, #28]
 8003d84:	701a      	strb	r2, [r3, #0]
 8003d86:	e7d9      	b.n	8003d3c <__cvt+0x7c>

08003d88 <__exponent>:
 8003d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d8a:	2900      	cmp	r1, #0
 8003d8c:	bfb6      	itet	lt
 8003d8e:	232d      	movlt	r3, #45	@ 0x2d
 8003d90:	232b      	movge	r3, #43	@ 0x2b
 8003d92:	4249      	neglt	r1, r1
 8003d94:	2909      	cmp	r1, #9
 8003d96:	7002      	strb	r2, [r0, #0]
 8003d98:	7043      	strb	r3, [r0, #1]
 8003d9a:	dd29      	ble.n	8003df0 <__exponent+0x68>
 8003d9c:	f10d 0307 	add.w	r3, sp, #7
 8003da0:	461d      	mov	r5, r3
 8003da2:	270a      	movs	r7, #10
 8003da4:	fbb1 f6f7 	udiv	r6, r1, r7
 8003da8:	461a      	mov	r2, r3
 8003daa:	fb07 1416 	mls	r4, r7, r6, r1
 8003dae:	3430      	adds	r4, #48	@ 0x30
 8003db0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003db4:	460c      	mov	r4, r1
 8003db6:	2c63      	cmp	r4, #99	@ 0x63
 8003db8:	4631      	mov	r1, r6
 8003dba:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dbe:	dcf1      	bgt.n	8003da4 <__exponent+0x1c>
 8003dc0:	3130      	adds	r1, #48	@ 0x30
 8003dc2:	1e94      	subs	r4, r2, #2
 8003dc4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003dc8:	4623      	mov	r3, r4
 8003dca:	1c41      	adds	r1, r0, #1
 8003dcc:	42ab      	cmp	r3, r5
 8003dce:	d30a      	bcc.n	8003de6 <__exponent+0x5e>
 8003dd0:	f10d 0309 	add.w	r3, sp, #9
 8003dd4:	1a9b      	subs	r3, r3, r2
 8003dd6:	42ac      	cmp	r4, r5
 8003dd8:	bf88      	it	hi
 8003dda:	2300      	movhi	r3, #0
 8003ddc:	3302      	adds	r3, #2
 8003dde:	4403      	add	r3, r0
 8003de0:	1a18      	subs	r0, r3, r0
 8003de2:	b003      	add	sp, #12
 8003de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003de6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003dea:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003dee:	e7ed      	b.n	8003dcc <__exponent+0x44>
 8003df0:	2330      	movs	r3, #48	@ 0x30
 8003df2:	3130      	adds	r1, #48	@ 0x30
 8003df4:	7083      	strb	r3, [r0, #2]
 8003df6:	70c1      	strb	r1, [r0, #3]
 8003df8:	1d03      	adds	r3, r0, #4
 8003dfa:	e7f1      	b.n	8003de0 <__exponent+0x58>

08003dfc <_printf_float>:
 8003dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e00:	b091      	sub	sp, #68	@ 0x44
 8003e02:	460c      	mov	r4, r1
 8003e04:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003e08:	4616      	mov	r6, r2
 8003e0a:	461f      	mov	r7, r3
 8003e0c:	4605      	mov	r5, r0
 8003e0e:	f000 fcd3 	bl	80047b8 <_localeconv_r>
 8003e12:	6803      	ldr	r3, [r0, #0]
 8003e14:	4618      	mov	r0, r3
 8003e16:	9308      	str	r3, [sp, #32]
 8003e18:	f7fc f99a 	bl	8000150 <strlen>
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003e20:	f8d8 3000 	ldr.w	r3, [r8]
 8003e24:	9009      	str	r0, [sp, #36]	@ 0x24
 8003e26:	3307      	adds	r3, #7
 8003e28:	f023 0307 	bic.w	r3, r3, #7
 8003e2c:	f103 0208 	add.w	r2, r3, #8
 8003e30:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003e34:	f8d4 b000 	ldr.w	fp, [r4]
 8003e38:	f8c8 2000 	str.w	r2, [r8]
 8003e3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003e40:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003e44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e46:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003e52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003e56:	4b9c      	ldr	r3, [pc, #624]	@ (80040c8 <_printf_float+0x2cc>)
 8003e58:	f7fc fdd8 	bl	8000a0c <__aeabi_dcmpun>
 8003e5c:	bb70      	cbnz	r0, 8003ebc <_printf_float+0xc0>
 8003e5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003e62:	f04f 32ff 	mov.w	r2, #4294967295
 8003e66:	4b98      	ldr	r3, [pc, #608]	@ (80040c8 <_printf_float+0x2cc>)
 8003e68:	f7fc fdb2 	bl	80009d0 <__aeabi_dcmple>
 8003e6c:	bb30      	cbnz	r0, 8003ebc <_printf_float+0xc0>
 8003e6e:	2200      	movs	r2, #0
 8003e70:	2300      	movs	r3, #0
 8003e72:	4640      	mov	r0, r8
 8003e74:	4649      	mov	r1, r9
 8003e76:	f7fc fda1 	bl	80009bc <__aeabi_dcmplt>
 8003e7a:	b110      	cbz	r0, 8003e82 <_printf_float+0x86>
 8003e7c:	232d      	movs	r3, #45	@ 0x2d
 8003e7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e82:	4a92      	ldr	r2, [pc, #584]	@ (80040cc <_printf_float+0x2d0>)
 8003e84:	4b92      	ldr	r3, [pc, #584]	@ (80040d0 <_printf_float+0x2d4>)
 8003e86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003e8a:	bf94      	ite	ls
 8003e8c:	4690      	movls	r8, r2
 8003e8e:	4698      	movhi	r8, r3
 8003e90:	2303      	movs	r3, #3
 8003e92:	f04f 0900 	mov.w	r9, #0
 8003e96:	6123      	str	r3, [r4, #16]
 8003e98:	f02b 0304 	bic.w	r3, fp, #4
 8003e9c:	6023      	str	r3, [r4, #0]
 8003e9e:	4633      	mov	r3, r6
 8003ea0:	4621      	mov	r1, r4
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	9700      	str	r7, [sp, #0]
 8003ea6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003ea8:	f000 f9d4 	bl	8004254 <_printf_common>
 8003eac:	3001      	adds	r0, #1
 8003eae:	f040 8090 	bne.w	8003fd2 <_printf_float+0x1d6>
 8003eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb6:	b011      	add	sp, #68	@ 0x44
 8003eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ebc:	4642      	mov	r2, r8
 8003ebe:	464b      	mov	r3, r9
 8003ec0:	4640      	mov	r0, r8
 8003ec2:	4649      	mov	r1, r9
 8003ec4:	f7fc fda2 	bl	8000a0c <__aeabi_dcmpun>
 8003ec8:	b148      	cbz	r0, 8003ede <_printf_float+0xe2>
 8003eca:	464b      	mov	r3, r9
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	bfb8      	it	lt
 8003ed0:	232d      	movlt	r3, #45	@ 0x2d
 8003ed2:	4a80      	ldr	r2, [pc, #512]	@ (80040d4 <_printf_float+0x2d8>)
 8003ed4:	bfb8      	it	lt
 8003ed6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003eda:	4b7f      	ldr	r3, [pc, #508]	@ (80040d8 <_printf_float+0x2dc>)
 8003edc:	e7d3      	b.n	8003e86 <_printf_float+0x8a>
 8003ede:	6863      	ldr	r3, [r4, #4]
 8003ee0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003ee4:	1c5a      	adds	r2, r3, #1
 8003ee6:	d13f      	bne.n	8003f68 <_printf_float+0x16c>
 8003ee8:	2306      	movs	r3, #6
 8003eea:	6063      	str	r3, [r4, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003ef2:	6023      	str	r3, [r4, #0]
 8003ef4:	9206      	str	r2, [sp, #24]
 8003ef6:	aa0e      	add	r2, sp, #56	@ 0x38
 8003ef8:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003efc:	aa0d      	add	r2, sp, #52	@ 0x34
 8003efe:	9203      	str	r2, [sp, #12]
 8003f00:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003f04:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003f08:	6863      	ldr	r3, [r4, #4]
 8003f0a:	4642      	mov	r2, r8
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	4628      	mov	r0, r5
 8003f10:	464b      	mov	r3, r9
 8003f12:	910a      	str	r1, [sp, #40]	@ 0x28
 8003f14:	f7ff fed4 	bl	8003cc0 <__cvt>
 8003f18:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003f1a:	4680      	mov	r8, r0
 8003f1c:	2947      	cmp	r1, #71	@ 0x47
 8003f1e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003f20:	d128      	bne.n	8003f74 <_printf_float+0x178>
 8003f22:	1cc8      	adds	r0, r1, #3
 8003f24:	db02      	blt.n	8003f2c <_printf_float+0x130>
 8003f26:	6863      	ldr	r3, [r4, #4]
 8003f28:	4299      	cmp	r1, r3
 8003f2a:	dd40      	ble.n	8003fae <_printf_float+0x1b2>
 8003f2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003f30:	fa5f fa8a 	uxtb.w	sl, sl
 8003f34:	4652      	mov	r2, sl
 8003f36:	3901      	subs	r1, #1
 8003f38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003f3c:	910d      	str	r1, [sp, #52]	@ 0x34
 8003f3e:	f7ff ff23 	bl	8003d88 <__exponent>
 8003f42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003f44:	4681      	mov	r9, r0
 8003f46:	1813      	adds	r3, r2, r0
 8003f48:	2a01      	cmp	r2, #1
 8003f4a:	6123      	str	r3, [r4, #16]
 8003f4c:	dc02      	bgt.n	8003f54 <_printf_float+0x158>
 8003f4e:	6822      	ldr	r2, [r4, #0]
 8003f50:	07d2      	lsls	r2, r2, #31
 8003f52:	d501      	bpl.n	8003f58 <_printf_float+0x15c>
 8003f54:	3301      	adds	r3, #1
 8003f56:	6123      	str	r3, [r4, #16]
 8003f58:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d09e      	beq.n	8003e9e <_printf_float+0xa2>
 8003f60:	232d      	movs	r3, #45	@ 0x2d
 8003f62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f66:	e79a      	b.n	8003e9e <_printf_float+0xa2>
 8003f68:	2947      	cmp	r1, #71	@ 0x47
 8003f6a:	d1bf      	bne.n	8003eec <_printf_float+0xf0>
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1bd      	bne.n	8003eec <_printf_float+0xf0>
 8003f70:	2301      	movs	r3, #1
 8003f72:	e7ba      	b.n	8003eea <_printf_float+0xee>
 8003f74:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003f78:	d9dc      	bls.n	8003f34 <_printf_float+0x138>
 8003f7a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003f7e:	d118      	bne.n	8003fb2 <_printf_float+0x1b6>
 8003f80:	2900      	cmp	r1, #0
 8003f82:	6863      	ldr	r3, [r4, #4]
 8003f84:	dd0b      	ble.n	8003f9e <_printf_float+0x1a2>
 8003f86:	6121      	str	r1, [r4, #16]
 8003f88:	b913      	cbnz	r3, 8003f90 <_printf_float+0x194>
 8003f8a:	6822      	ldr	r2, [r4, #0]
 8003f8c:	07d0      	lsls	r0, r2, #31
 8003f8e:	d502      	bpl.n	8003f96 <_printf_float+0x19a>
 8003f90:	3301      	adds	r3, #1
 8003f92:	440b      	add	r3, r1
 8003f94:	6123      	str	r3, [r4, #16]
 8003f96:	f04f 0900 	mov.w	r9, #0
 8003f9a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003f9c:	e7dc      	b.n	8003f58 <_printf_float+0x15c>
 8003f9e:	b913      	cbnz	r3, 8003fa6 <_printf_float+0x1aa>
 8003fa0:	6822      	ldr	r2, [r4, #0]
 8003fa2:	07d2      	lsls	r2, r2, #31
 8003fa4:	d501      	bpl.n	8003faa <_printf_float+0x1ae>
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	e7f4      	b.n	8003f94 <_printf_float+0x198>
 8003faa:	2301      	movs	r3, #1
 8003fac:	e7f2      	b.n	8003f94 <_printf_float+0x198>
 8003fae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003fb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003fb4:	4299      	cmp	r1, r3
 8003fb6:	db05      	blt.n	8003fc4 <_printf_float+0x1c8>
 8003fb8:	6823      	ldr	r3, [r4, #0]
 8003fba:	6121      	str	r1, [r4, #16]
 8003fbc:	07d8      	lsls	r0, r3, #31
 8003fbe:	d5ea      	bpl.n	8003f96 <_printf_float+0x19a>
 8003fc0:	1c4b      	adds	r3, r1, #1
 8003fc2:	e7e7      	b.n	8003f94 <_printf_float+0x198>
 8003fc4:	2900      	cmp	r1, #0
 8003fc6:	bfcc      	ite	gt
 8003fc8:	2201      	movgt	r2, #1
 8003fca:	f1c1 0202 	rsble	r2, r1, #2
 8003fce:	4413      	add	r3, r2
 8003fd0:	e7e0      	b.n	8003f94 <_printf_float+0x198>
 8003fd2:	6823      	ldr	r3, [r4, #0]
 8003fd4:	055a      	lsls	r2, r3, #21
 8003fd6:	d407      	bmi.n	8003fe8 <_printf_float+0x1ec>
 8003fd8:	6923      	ldr	r3, [r4, #16]
 8003fda:	4642      	mov	r2, r8
 8003fdc:	4631      	mov	r1, r6
 8003fde:	4628      	mov	r0, r5
 8003fe0:	47b8      	blx	r7
 8003fe2:	3001      	adds	r0, #1
 8003fe4:	d12b      	bne.n	800403e <_printf_float+0x242>
 8003fe6:	e764      	b.n	8003eb2 <_printf_float+0xb6>
 8003fe8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003fec:	f240 80dc 	bls.w	80041a8 <_printf_float+0x3ac>
 8003ff0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f7fc fcd6 	bl	80009a8 <__aeabi_dcmpeq>
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	d033      	beq.n	8004068 <_printf_float+0x26c>
 8004000:	2301      	movs	r3, #1
 8004002:	4631      	mov	r1, r6
 8004004:	4628      	mov	r0, r5
 8004006:	4a35      	ldr	r2, [pc, #212]	@ (80040dc <_printf_float+0x2e0>)
 8004008:	47b8      	blx	r7
 800400a:	3001      	adds	r0, #1
 800400c:	f43f af51 	beq.w	8003eb2 <_printf_float+0xb6>
 8004010:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004014:	4543      	cmp	r3, r8
 8004016:	db02      	blt.n	800401e <_printf_float+0x222>
 8004018:	6823      	ldr	r3, [r4, #0]
 800401a:	07d8      	lsls	r0, r3, #31
 800401c:	d50f      	bpl.n	800403e <_printf_float+0x242>
 800401e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004022:	4631      	mov	r1, r6
 8004024:	4628      	mov	r0, r5
 8004026:	47b8      	blx	r7
 8004028:	3001      	adds	r0, #1
 800402a:	f43f af42 	beq.w	8003eb2 <_printf_float+0xb6>
 800402e:	f04f 0900 	mov.w	r9, #0
 8004032:	f108 38ff 	add.w	r8, r8, #4294967295
 8004036:	f104 0a1a 	add.w	sl, r4, #26
 800403a:	45c8      	cmp	r8, r9
 800403c:	dc09      	bgt.n	8004052 <_printf_float+0x256>
 800403e:	6823      	ldr	r3, [r4, #0]
 8004040:	079b      	lsls	r3, r3, #30
 8004042:	f100 8102 	bmi.w	800424a <_printf_float+0x44e>
 8004046:	68e0      	ldr	r0, [r4, #12]
 8004048:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800404a:	4298      	cmp	r0, r3
 800404c:	bfb8      	it	lt
 800404e:	4618      	movlt	r0, r3
 8004050:	e731      	b.n	8003eb6 <_printf_float+0xba>
 8004052:	2301      	movs	r3, #1
 8004054:	4652      	mov	r2, sl
 8004056:	4631      	mov	r1, r6
 8004058:	4628      	mov	r0, r5
 800405a:	47b8      	blx	r7
 800405c:	3001      	adds	r0, #1
 800405e:	f43f af28 	beq.w	8003eb2 <_printf_float+0xb6>
 8004062:	f109 0901 	add.w	r9, r9, #1
 8004066:	e7e8      	b.n	800403a <_printf_float+0x23e>
 8004068:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800406a:	2b00      	cmp	r3, #0
 800406c:	dc38      	bgt.n	80040e0 <_printf_float+0x2e4>
 800406e:	2301      	movs	r3, #1
 8004070:	4631      	mov	r1, r6
 8004072:	4628      	mov	r0, r5
 8004074:	4a19      	ldr	r2, [pc, #100]	@ (80040dc <_printf_float+0x2e0>)
 8004076:	47b8      	blx	r7
 8004078:	3001      	adds	r0, #1
 800407a:	f43f af1a 	beq.w	8003eb2 <_printf_float+0xb6>
 800407e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004082:	ea59 0303 	orrs.w	r3, r9, r3
 8004086:	d102      	bne.n	800408e <_printf_float+0x292>
 8004088:	6823      	ldr	r3, [r4, #0]
 800408a:	07d9      	lsls	r1, r3, #31
 800408c:	d5d7      	bpl.n	800403e <_printf_float+0x242>
 800408e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004092:	4631      	mov	r1, r6
 8004094:	4628      	mov	r0, r5
 8004096:	47b8      	blx	r7
 8004098:	3001      	adds	r0, #1
 800409a:	f43f af0a 	beq.w	8003eb2 <_printf_float+0xb6>
 800409e:	f04f 0a00 	mov.w	sl, #0
 80040a2:	f104 0b1a 	add.w	fp, r4, #26
 80040a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80040a8:	425b      	negs	r3, r3
 80040aa:	4553      	cmp	r3, sl
 80040ac:	dc01      	bgt.n	80040b2 <_printf_float+0x2b6>
 80040ae:	464b      	mov	r3, r9
 80040b0:	e793      	b.n	8003fda <_printf_float+0x1de>
 80040b2:	2301      	movs	r3, #1
 80040b4:	465a      	mov	r2, fp
 80040b6:	4631      	mov	r1, r6
 80040b8:	4628      	mov	r0, r5
 80040ba:	47b8      	blx	r7
 80040bc:	3001      	adds	r0, #1
 80040be:	f43f aef8 	beq.w	8003eb2 <_printf_float+0xb6>
 80040c2:	f10a 0a01 	add.w	sl, sl, #1
 80040c6:	e7ee      	b.n	80040a6 <_printf_float+0x2aa>
 80040c8:	7fefffff 	.word	0x7fefffff
 80040cc:	0800669a 	.word	0x0800669a
 80040d0:	0800669e 	.word	0x0800669e
 80040d4:	080066a2 	.word	0x080066a2
 80040d8:	080066a6 	.word	0x080066a6
 80040dc:	080066aa 	.word	0x080066aa
 80040e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80040e2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80040e6:	4553      	cmp	r3, sl
 80040e8:	bfa8      	it	ge
 80040ea:	4653      	movge	r3, sl
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	4699      	mov	r9, r3
 80040f0:	dc36      	bgt.n	8004160 <_printf_float+0x364>
 80040f2:	f04f 0b00 	mov.w	fp, #0
 80040f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80040fa:	f104 021a 	add.w	r2, r4, #26
 80040fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004100:	930a      	str	r3, [sp, #40]	@ 0x28
 8004102:	eba3 0309 	sub.w	r3, r3, r9
 8004106:	455b      	cmp	r3, fp
 8004108:	dc31      	bgt.n	800416e <_printf_float+0x372>
 800410a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800410c:	459a      	cmp	sl, r3
 800410e:	dc3a      	bgt.n	8004186 <_printf_float+0x38a>
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	07da      	lsls	r2, r3, #31
 8004114:	d437      	bmi.n	8004186 <_printf_float+0x38a>
 8004116:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004118:	ebaa 0903 	sub.w	r9, sl, r3
 800411c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800411e:	ebaa 0303 	sub.w	r3, sl, r3
 8004122:	4599      	cmp	r9, r3
 8004124:	bfa8      	it	ge
 8004126:	4699      	movge	r9, r3
 8004128:	f1b9 0f00 	cmp.w	r9, #0
 800412c:	dc33      	bgt.n	8004196 <_printf_float+0x39a>
 800412e:	f04f 0800 	mov.w	r8, #0
 8004132:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004136:	f104 0b1a 	add.w	fp, r4, #26
 800413a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800413c:	ebaa 0303 	sub.w	r3, sl, r3
 8004140:	eba3 0309 	sub.w	r3, r3, r9
 8004144:	4543      	cmp	r3, r8
 8004146:	f77f af7a 	ble.w	800403e <_printf_float+0x242>
 800414a:	2301      	movs	r3, #1
 800414c:	465a      	mov	r2, fp
 800414e:	4631      	mov	r1, r6
 8004150:	4628      	mov	r0, r5
 8004152:	47b8      	blx	r7
 8004154:	3001      	adds	r0, #1
 8004156:	f43f aeac 	beq.w	8003eb2 <_printf_float+0xb6>
 800415a:	f108 0801 	add.w	r8, r8, #1
 800415e:	e7ec      	b.n	800413a <_printf_float+0x33e>
 8004160:	4642      	mov	r2, r8
 8004162:	4631      	mov	r1, r6
 8004164:	4628      	mov	r0, r5
 8004166:	47b8      	blx	r7
 8004168:	3001      	adds	r0, #1
 800416a:	d1c2      	bne.n	80040f2 <_printf_float+0x2f6>
 800416c:	e6a1      	b.n	8003eb2 <_printf_float+0xb6>
 800416e:	2301      	movs	r3, #1
 8004170:	4631      	mov	r1, r6
 8004172:	4628      	mov	r0, r5
 8004174:	920a      	str	r2, [sp, #40]	@ 0x28
 8004176:	47b8      	blx	r7
 8004178:	3001      	adds	r0, #1
 800417a:	f43f ae9a 	beq.w	8003eb2 <_printf_float+0xb6>
 800417e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004180:	f10b 0b01 	add.w	fp, fp, #1
 8004184:	e7bb      	b.n	80040fe <_printf_float+0x302>
 8004186:	4631      	mov	r1, r6
 8004188:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800418c:	4628      	mov	r0, r5
 800418e:	47b8      	blx	r7
 8004190:	3001      	adds	r0, #1
 8004192:	d1c0      	bne.n	8004116 <_printf_float+0x31a>
 8004194:	e68d      	b.n	8003eb2 <_printf_float+0xb6>
 8004196:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004198:	464b      	mov	r3, r9
 800419a:	4631      	mov	r1, r6
 800419c:	4628      	mov	r0, r5
 800419e:	4442      	add	r2, r8
 80041a0:	47b8      	blx	r7
 80041a2:	3001      	adds	r0, #1
 80041a4:	d1c3      	bne.n	800412e <_printf_float+0x332>
 80041a6:	e684      	b.n	8003eb2 <_printf_float+0xb6>
 80041a8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80041ac:	f1ba 0f01 	cmp.w	sl, #1
 80041b0:	dc01      	bgt.n	80041b6 <_printf_float+0x3ba>
 80041b2:	07db      	lsls	r3, r3, #31
 80041b4:	d536      	bpl.n	8004224 <_printf_float+0x428>
 80041b6:	2301      	movs	r3, #1
 80041b8:	4642      	mov	r2, r8
 80041ba:	4631      	mov	r1, r6
 80041bc:	4628      	mov	r0, r5
 80041be:	47b8      	blx	r7
 80041c0:	3001      	adds	r0, #1
 80041c2:	f43f ae76 	beq.w	8003eb2 <_printf_float+0xb6>
 80041c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80041ca:	4631      	mov	r1, r6
 80041cc:	4628      	mov	r0, r5
 80041ce:	47b8      	blx	r7
 80041d0:	3001      	adds	r0, #1
 80041d2:	f43f ae6e 	beq.w	8003eb2 <_printf_float+0xb6>
 80041d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80041da:	2200      	movs	r2, #0
 80041dc:	2300      	movs	r3, #0
 80041de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041e2:	f7fc fbe1 	bl	80009a8 <__aeabi_dcmpeq>
 80041e6:	b9c0      	cbnz	r0, 800421a <_printf_float+0x41e>
 80041e8:	4653      	mov	r3, sl
 80041ea:	f108 0201 	add.w	r2, r8, #1
 80041ee:	4631      	mov	r1, r6
 80041f0:	4628      	mov	r0, r5
 80041f2:	47b8      	blx	r7
 80041f4:	3001      	adds	r0, #1
 80041f6:	d10c      	bne.n	8004212 <_printf_float+0x416>
 80041f8:	e65b      	b.n	8003eb2 <_printf_float+0xb6>
 80041fa:	2301      	movs	r3, #1
 80041fc:	465a      	mov	r2, fp
 80041fe:	4631      	mov	r1, r6
 8004200:	4628      	mov	r0, r5
 8004202:	47b8      	blx	r7
 8004204:	3001      	adds	r0, #1
 8004206:	f43f ae54 	beq.w	8003eb2 <_printf_float+0xb6>
 800420a:	f108 0801 	add.w	r8, r8, #1
 800420e:	45d0      	cmp	r8, sl
 8004210:	dbf3      	blt.n	80041fa <_printf_float+0x3fe>
 8004212:	464b      	mov	r3, r9
 8004214:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004218:	e6e0      	b.n	8003fdc <_printf_float+0x1e0>
 800421a:	f04f 0800 	mov.w	r8, #0
 800421e:	f104 0b1a 	add.w	fp, r4, #26
 8004222:	e7f4      	b.n	800420e <_printf_float+0x412>
 8004224:	2301      	movs	r3, #1
 8004226:	4642      	mov	r2, r8
 8004228:	e7e1      	b.n	80041ee <_printf_float+0x3f2>
 800422a:	2301      	movs	r3, #1
 800422c:	464a      	mov	r2, r9
 800422e:	4631      	mov	r1, r6
 8004230:	4628      	mov	r0, r5
 8004232:	47b8      	blx	r7
 8004234:	3001      	adds	r0, #1
 8004236:	f43f ae3c 	beq.w	8003eb2 <_printf_float+0xb6>
 800423a:	f108 0801 	add.w	r8, r8, #1
 800423e:	68e3      	ldr	r3, [r4, #12]
 8004240:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004242:	1a5b      	subs	r3, r3, r1
 8004244:	4543      	cmp	r3, r8
 8004246:	dcf0      	bgt.n	800422a <_printf_float+0x42e>
 8004248:	e6fd      	b.n	8004046 <_printf_float+0x24a>
 800424a:	f04f 0800 	mov.w	r8, #0
 800424e:	f104 0919 	add.w	r9, r4, #25
 8004252:	e7f4      	b.n	800423e <_printf_float+0x442>

08004254 <_printf_common>:
 8004254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004258:	4616      	mov	r6, r2
 800425a:	4698      	mov	r8, r3
 800425c:	688a      	ldr	r2, [r1, #8]
 800425e:	690b      	ldr	r3, [r1, #16]
 8004260:	4607      	mov	r7, r0
 8004262:	4293      	cmp	r3, r2
 8004264:	bfb8      	it	lt
 8004266:	4613      	movlt	r3, r2
 8004268:	6033      	str	r3, [r6, #0]
 800426a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800426e:	460c      	mov	r4, r1
 8004270:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004274:	b10a      	cbz	r2, 800427a <_printf_common+0x26>
 8004276:	3301      	adds	r3, #1
 8004278:	6033      	str	r3, [r6, #0]
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	0699      	lsls	r1, r3, #26
 800427e:	bf42      	ittt	mi
 8004280:	6833      	ldrmi	r3, [r6, #0]
 8004282:	3302      	addmi	r3, #2
 8004284:	6033      	strmi	r3, [r6, #0]
 8004286:	6825      	ldr	r5, [r4, #0]
 8004288:	f015 0506 	ands.w	r5, r5, #6
 800428c:	d106      	bne.n	800429c <_printf_common+0x48>
 800428e:	f104 0a19 	add.w	sl, r4, #25
 8004292:	68e3      	ldr	r3, [r4, #12]
 8004294:	6832      	ldr	r2, [r6, #0]
 8004296:	1a9b      	subs	r3, r3, r2
 8004298:	42ab      	cmp	r3, r5
 800429a:	dc2b      	bgt.n	80042f4 <_printf_common+0xa0>
 800429c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80042a0:	6822      	ldr	r2, [r4, #0]
 80042a2:	3b00      	subs	r3, #0
 80042a4:	bf18      	it	ne
 80042a6:	2301      	movne	r3, #1
 80042a8:	0692      	lsls	r2, r2, #26
 80042aa:	d430      	bmi.n	800430e <_printf_common+0xba>
 80042ac:	4641      	mov	r1, r8
 80042ae:	4638      	mov	r0, r7
 80042b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80042b4:	47c8      	blx	r9
 80042b6:	3001      	adds	r0, #1
 80042b8:	d023      	beq.n	8004302 <_printf_common+0xae>
 80042ba:	6823      	ldr	r3, [r4, #0]
 80042bc:	6922      	ldr	r2, [r4, #16]
 80042be:	f003 0306 	and.w	r3, r3, #6
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	bf14      	ite	ne
 80042c6:	2500      	movne	r5, #0
 80042c8:	6833      	ldreq	r3, [r6, #0]
 80042ca:	f04f 0600 	mov.w	r6, #0
 80042ce:	bf08      	it	eq
 80042d0:	68e5      	ldreq	r5, [r4, #12]
 80042d2:	f104 041a 	add.w	r4, r4, #26
 80042d6:	bf08      	it	eq
 80042d8:	1aed      	subeq	r5, r5, r3
 80042da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80042de:	bf08      	it	eq
 80042e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042e4:	4293      	cmp	r3, r2
 80042e6:	bfc4      	itt	gt
 80042e8:	1a9b      	subgt	r3, r3, r2
 80042ea:	18ed      	addgt	r5, r5, r3
 80042ec:	42b5      	cmp	r5, r6
 80042ee:	d11a      	bne.n	8004326 <_printf_common+0xd2>
 80042f0:	2000      	movs	r0, #0
 80042f2:	e008      	b.n	8004306 <_printf_common+0xb2>
 80042f4:	2301      	movs	r3, #1
 80042f6:	4652      	mov	r2, sl
 80042f8:	4641      	mov	r1, r8
 80042fa:	4638      	mov	r0, r7
 80042fc:	47c8      	blx	r9
 80042fe:	3001      	adds	r0, #1
 8004300:	d103      	bne.n	800430a <_printf_common+0xb6>
 8004302:	f04f 30ff 	mov.w	r0, #4294967295
 8004306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800430a:	3501      	adds	r5, #1
 800430c:	e7c1      	b.n	8004292 <_printf_common+0x3e>
 800430e:	2030      	movs	r0, #48	@ 0x30
 8004310:	18e1      	adds	r1, r4, r3
 8004312:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800431c:	4422      	add	r2, r4
 800431e:	3302      	adds	r3, #2
 8004320:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004324:	e7c2      	b.n	80042ac <_printf_common+0x58>
 8004326:	2301      	movs	r3, #1
 8004328:	4622      	mov	r2, r4
 800432a:	4641      	mov	r1, r8
 800432c:	4638      	mov	r0, r7
 800432e:	47c8      	blx	r9
 8004330:	3001      	adds	r0, #1
 8004332:	d0e6      	beq.n	8004302 <_printf_common+0xae>
 8004334:	3601      	adds	r6, #1
 8004336:	e7d9      	b.n	80042ec <_printf_common+0x98>

08004338 <_printf_i>:
 8004338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800433c:	7e0f      	ldrb	r7, [r1, #24]
 800433e:	4691      	mov	r9, r2
 8004340:	2f78      	cmp	r7, #120	@ 0x78
 8004342:	4680      	mov	r8, r0
 8004344:	460c      	mov	r4, r1
 8004346:	469a      	mov	sl, r3
 8004348:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800434a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800434e:	d807      	bhi.n	8004360 <_printf_i+0x28>
 8004350:	2f62      	cmp	r7, #98	@ 0x62
 8004352:	d80a      	bhi.n	800436a <_printf_i+0x32>
 8004354:	2f00      	cmp	r7, #0
 8004356:	f000 80d3 	beq.w	8004500 <_printf_i+0x1c8>
 800435a:	2f58      	cmp	r7, #88	@ 0x58
 800435c:	f000 80ba 	beq.w	80044d4 <_printf_i+0x19c>
 8004360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004364:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004368:	e03a      	b.n	80043e0 <_printf_i+0xa8>
 800436a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800436e:	2b15      	cmp	r3, #21
 8004370:	d8f6      	bhi.n	8004360 <_printf_i+0x28>
 8004372:	a101      	add	r1, pc, #4	@ (adr r1, 8004378 <_printf_i+0x40>)
 8004374:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004378:	080043d1 	.word	0x080043d1
 800437c:	080043e5 	.word	0x080043e5
 8004380:	08004361 	.word	0x08004361
 8004384:	08004361 	.word	0x08004361
 8004388:	08004361 	.word	0x08004361
 800438c:	08004361 	.word	0x08004361
 8004390:	080043e5 	.word	0x080043e5
 8004394:	08004361 	.word	0x08004361
 8004398:	08004361 	.word	0x08004361
 800439c:	08004361 	.word	0x08004361
 80043a0:	08004361 	.word	0x08004361
 80043a4:	080044e7 	.word	0x080044e7
 80043a8:	0800440f 	.word	0x0800440f
 80043ac:	080044a1 	.word	0x080044a1
 80043b0:	08004361 	.word	0x08004361
 80043b4:	08004361 	.word	0x08004361
 80043b8:	08004509 	.word	0x08004509
 80043bc:	08004361 	.word	0x08004361
 80043c0:	0800440f 	.word	0x0800440f
 80043c4:	08004361 	.word	0x08004361
 80043c8:	08004361 	.word	0x08004361
 80043cc:	080044a9 	.word	0x080044a9
 80043d0:	6833      	ldr	r3, [r6, #0]
 80043d2:	1d1a      	adds	r2, r3, #4
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6032      	str	r2, [r6, #0]
 80043d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043e0:	2301      	movs	r3, #1
 80043e2:	e09e      	b.n	8004522 <_printf_i+0x1ea>
 80043e4:	6833      	ldr	r3, [r6, #0]
 80043e6:	6820      	ldr	r0, [r4, #0]
 80043e8:	1d19      	adds	r1, r3, #4
 80043ea:	6031      	str	r1, [r6, #0]
 80043ec:	0606      	lsls	r6, r0, #24
 80043ee:	d501      	bpl.n	80043f4 <_printf_i+0xbc>
 80043f0:	681d      	ldr	r5, [r3, #0]
 80043f2:	e003      	b.n	80043fc <_printf_i+0xc4>
 80043f4:	0645      	lsls	r5, r0, #25
 80043f6:	d5fb      	bpl.n	80043f0 <_printf_i+0xb8>
 80043f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80043fc:	2d00      	cmp	r5, #0
 80043fe:	da03      	bge.n	8004408 <_printf_i+0xd0>
 8004400:	232d      	movs	r3, #45	@ 0x2d
 8004402:	426d      	negs	r5, r5
 8004404:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004408:	230a      	movs	r3, #10
 800440a:	4859      	ldr	r0, [pc, #356]	@ (8004570 <_printf_i+0x238>)
 800440c:	e011      	b.n	8004432 <_printf_i+0xfa>
 800440e:	6821      	ldr	r1, [r4, #0]
 8004410:	6833      	ldr	r3, [r6, #0]
 8004412:	0608      	lsls	r0, r1, #24
 8004414:	f853 5b04 	ldr.w	r5, [r3], #4
 8004418:	d402      	bmi.n	8004420 <_printf_i+0xe8>
 800441a:	0649      	lsls	r1, r1, #25
 800441c:	bf48      	it	mi
 800441e:	b2ad      	uxthmi	r5, r5
 8004420:	2f6f      	cmp	r7, #111	@ 0x6f
 8004422:	6033      	str	r3, [r6, #0]
 8004424:	bf14      	ite	ne
 8004426:	230a      	movne	r3, #10
 8004428:	2308      	moveq	r3, #8
 800442a:	4851      	ldr	r0, [pc, #324]	@ (8004570 <_printf_i+0x238>)
 800442c:	2100      	movs	r1, #0
 800442e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004432:	6866      	ldr	r6, [r4, #4]
 8004434:	2e00      	cmp	r6, #0
 8004436:	bfa8      	it	ge
 8004438:	6821      	ldrge	r1, [r4, #0]
 800443a:	60a6      	str	r6, [r4, #8]
 800443c:	bfa4      	itt	ge
 800443e:	f021 0104 	bicge.w	r1, r1, #4
 8004442:	6021      	strge	r1, [r4, #0]
 8004444:	b90d      	cbnz	r5, 800444a <_printf_i+0x112>
 8004446:	2e00      	cmp	r6, #0
 8004448:	d04b      	beq.n	80044e2 <_printf_i+0x1aa>
 800444a:	4616      	mov	r6, r2
 800444c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004450:	fb03 5711 	mls	r7, r3, r1, r5
 8004454:	5dc7      	ldrb	r7, [r0, r7]
 8004456:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800445a:	462f      	mov	r7, r5
 800445c:	42bb      	cmp	r3, r7
 800445e:	460d      	mov	r5, r1
 8004460:	d9f4      	bls.n	800444c <_printf_i+0x114>
 8004462:	2b08      	cmp	r3, #8
 8004464:	d10b      	bne.n	800447e <_printf_i+0x146>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	07df      	lsls	r7, r3, #31
 800446a:	d508      	bpl.n	800447e <_printf_i+0x146>
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	6861      	ldr	r1, [r4, #4]
 8004470:	4299      	cmp	r1, r3
 8004472:	bfde      	ittt	le
 8004474:	2330      	movle	r3, #48	@ 0x30
 8004476:	f806 3c01 	strble.w	r3, [r6, #-1]
 800447a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800447e:	1b92      	subs	r2, r2, r6
 8004480:	6122      	str	r2, [r4, #16]
 8004482:	464b      	mov	r3, r9
 8004484:	4621      	mov	r1, r4
 8004486:	4640      	mov	r0, r8
 8004488:	f8cd a000 	str.w	sl, [sp]
 800448c:	aa03      	add	r2, sp, #12
 800448e:	f7ff fee1 	bl	8004254 <_printf_common>
 8004492:	3001      	adds	r0, #1
 8004494:	d14a      	bne.n	800452c <_printf_i+0x1f4>
 8004496:	f04f 30ff 	mov.w	r0, #4294967295
 800449a:	b004      	add	sp, #16
 800449c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044a0:	6823      	ldr	r3, [r4, #0]
 80044a2:	f043 0320 	orr.w	r3, r3, #32
 80044a6:	6023      	str	r3, [r4, #0]
 80044a8:	2778      	movs	r7, #120	@ 0x78
 80044aa:	4832      	ldr	r0, [pc, #200]	@ (8004574 <_printf_i+0x23c>)
 80044ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	6831      	ldr	r1, [r6, #0]
 80044b4:	061f      	lsls	r7, r3, #24
 80044b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80044ba:	d402      	bmi.n	80044c2 <_printf_i+0x18a>
 80044bc:	065f      	lsls	r7, r3, #25
 80044be:	bf48      	it	mi
 80044c0:	b2ad      	uxthmi	r5, r5
 80044c2:	6031      	str	r1, [r6, #0]
 80044c4:	07d9      	lsls	r1, r3, #31
 80044c6:	bf44      	itt	mi
 80044c8:	f043 0320 	orrmi.w	r3, r3, #32
 80044cc:	6023      	strmi	r3, [r4, #0]
 80044ce:	b11d      	cbz	r5, 80044d8 <_printf_i+0x1a0>
 80044d0:	2310      	movs	r3, #16
 80044d2:	e7ab      	b.n	800442c <_printf_i+0xf4>
 80044d4:	4826      	ldr	r0, [pc, #152]	@ (8004570 <_printf_i+0x238>)
 80044d6:	e7e9      	b.n	80044ac <_printf_i+0x174>
 80044d8:	6823      	ldr	r3, [r4, #0]
 80044da:	f023 0320 	bic.w	r3, r3, #32
 80044de:	6023      	str	r3, [r4, #0]
 80044e0:	e7f6      	b.n	80044d0 <_printf_i+0x198>
 80044e2:	4616      	mov	r6, r2
 80044e4:	e7bd      	b.n	8004462 <_printf_i+0x12a>
 80044e6:	6833      	ldr	r3, [r6, #0]
 80044e8:	6825      	ldr	r5, [r4, #0]
 80044ea:	1d18      	adds	r0, r3, #4
 80044ec:	6961      	ldr	r1, [r4, #20]
 80044ee:	6030      	str	r0, [r6, #0]
 80044f0:	062e      	lsls	r6, r5, #24
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	d501      	bpl.n	80044fa <_printf_i+0x1c2>
 80044f6:	6019      	str	r1, [r3, #0]
 80044f8:	e002      	b.n	8004500 <_printf_i+0x1c8>
 80044fa:	0668      	lsls	r0, r5, #25
 80044fc:	d5fb      	bpl.n	80044f6 <_printf_i+0x1be>
 80044fe:	8019      	strh	r1, [r3, #0]
 8004500:	2300      	movs	r3, #0
 8004502:	4616      	mov	r6, r2
 8004504:	6123      	str	r3, [r4, #16]
 8004506:	e7bc      	b.n	8004482 <_printf_i+0x14a>
 8004508:	6833      	ldr	r3, [r6, #0]
 800450a:	2100      	movs	r1, #0
 800450c:	1d1a      	adds	r2, r3, #4
 800450e:	6032      	str	r2, [r6, #0]
 8004510:	681e      	ldr	r6, [r3, #0]
 8004512:	6862      	ldr	r2, [r4, #4]
 8004514:	4630      	mov	r0, r6
 8004516:	f000 f9c6 	bl	80048a6 <memchr>
 800451a:	b108      	cbz	r0, 8004520 <_printf_i+0x1e8>
 800451c:	1b80      	subs	r0, r0, r6
 800451e:	6060      	str	r0, [r4, #4]
 8004520:	6863      	ldr	r3, [r4, #4]
 8004522:	6123      	str	r3, [r4, #16]
 8004524:	2300      	movs	r3, #0
 8004526:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800452a:	e7aa      	b.n	8004482 <_printf_i+0x14a>
 800452c:	4632      	mov	r2, r6
 800452e:	4649      	mov	r1, r9
 8004530:	4640      	mov	r0, r8
 8004532:	6923      	ldr	r3, [r4, #16]
 8004534:	47d0      	blx	sl
 8004536:	3001      	adds	r0, #1
 8004538:	d0ad      	beq.n	8004496 <_printf_i+0x15e>
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	079b      	lsls	r3, r3, #30
 800453e:	d413      	bmi.n	8004568 <_printf_i+0x230>
 8004540:	68e0      	ldr	r0, [r4, #12]
 8004542:	9b03      	ldr	r3, [sp, #12]
 8004544:	4298      	cmp	r0, r3
 8004546:	bfb8      	it	lt
 8004548:	4618      	movlt	r0, r3
 800454a:	e7a6      	b.n	800449a <_printf_i+0x162>
 800454c:	2301      	movs	r3, #1
 800454e:	4632      	mov	r2, r6
 8004550:	4649      	mov	r1, r9
 8004552:	4640      	mov	r0, r8
 8004554:	47d0      	blx	sl
 8004556:	3001      	adds	r0, #1
 8004558:	d09d      	beq.n	8004496 <_printf_i+0x15e>
 800455a:	3501      	adds	r5, #1
 800455c:	68e3      	ldr	r3, [r4, #12]
 800455e:	9903      	ldr	r1, [sp, #12]
 8004560:	1a5b      	subs	r3, r3, r1
 8004562:	42ab      	cmp	r3, r5
 8004564:	dcf2      	bgt.n	800454c <_printf_i+0x214>
 8004566:	e7eb      	b.n	8004540 <_printf_i+0x208>
 8004568:	2500      	movs	r5, #0
 800456a:	f104 0619 	add.w	r6, r4, #25
 800456e:	e7f5      	b.n	800455c <_printf_i+0x224>
 8004570:	080066ac 	.word	0x080066ac
 8004574:	080066bd 	.word	0x080066bd

08004578 <std>:
 8004578:	2300      	movs	r3, #0
 800457a:	b510      	push	{r4, lr}
 800457c:	4604      	mov	r4, r0
 800457e:	e9c0 3300 	strd	r3, r3, [r0]
 8004582:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004586:	6083      	str	r3, [r0, #8]
 8004588:	8181      	strh	r1, [r0, #12]
 800458a:	6643      	str	r3, [r0, #100]	@ 0x64
 800458c:	81c2      	strh	r2, [r0, #14]
 800458e:	6183      	str	r3, [r0, #24]
 8004590:	4619      	mov	r1, r3
 8004592:	2208      	movs	r2, #8
 8004594:	305c      	adds	r0, #92	@ 0x5c
 8004596:	f000 f906 	bl	80047a6 <memset>
 800459a:	4b0d      	ldr	r3, [pc, #52]	@ (80045d0 <std+0x58>)
 800459c:	6224      	str	r4, [r4, #32]
 800459e:	6263      	str	r3, [r4, #36]	@ 0x24
 80045a0:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <std+0x5c>)
 80045a2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80045a4:	4b0c      	ldr	r3, [pc, #48]	@ (80045d8 <std+0x60>)
 80045a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80045a8:	4b0c      	ldr	r3, [pc, #48]	@ (80045dc <std+0x64>)
 80045aa:	6323      	str	r3, [r4, #48]	@ 0x30
 80045ac:	4b0c      	ldr	r3, [pc, #48]	@ (80045e0 <std+0x68>)
 80045ae:	429c      	cmp	r4, r3
 80045b0:	d006      	beq.n	80045c0 <std+0x48>
 80045b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80045b6:	4294      	cmp	r4, r2
 80045b8:	d002      	beq.n	80045c0 <std+0x48>
 80045ba:	33d0      	adds	r3, #208	@ 0xd0
 80045bc:	429c      	cmp	r4, r3
 80045be:	d105      	bne.n	80045cc <std+0x54>
 80045c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80045c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045c8:	f000 b96a 	b.w	80048a0 <__retarget_lock_init_recursive>
 80045cc:	bd10      	pop	{r4, pc}
 80045ce:	bf00      	nop
 80045d0:	08004721 	.word	0x08004721
 80045d4:	08004743 	.word	0x08004743
 80045d8:	0800477b 	.word	0x0800477b
 80045dc:	0800479f 	.word	0x0800479f
 80045e0:	20000358 	.word	0x20000358

080045e4 <stdio_exit_handler>:
 80045e4:	4a02      	ldr	r2, [pc, #8]	@ (80045f0 <stdio_exit_handler+0xc>)
 80045e6:	4903      	ldr	r1, [pc, #12]	@ (80045f4 <stdio_exit_handler+0x10>)
 80045e8:	4803      	ldr	r0, [pc, #12]	@ (80045f8 <stdio_exit_handler+0x14>)
 80045ea:	f000 b869 	b.w	80046c0 <_fwalk_sglue>
 80045ee:	bf00      	nop
 80045f0:	2000000c 	.word	0x2000000c
 80045f4:	080061e5 	.word	0x080061e5
 80045f8:	2000001c 	.word	0x2000001c

080045fc <cleanup_stdio>:
 80045fc:	6841      	ldr	r1, [r0, #4]
 80045fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004630 <cleanup_stdio+0x34>)
 8004600:	b510      	push	{r4, lr}
 8004602:	4299      	cmp	r1, r3
 8004604:	4604      	mov	r4, r0
 8004606:	d001      	beq.n	800460c <cleanup_stdio+0x10>
 8004608:	f001 fdec 	bl	80061e4 <_fflush_r>
 800460c:	68a1      	ldr	r1, [r4, #8]
 800460e:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <cleanup_stdio+0x38>)
 8004610:	4299      	cmp	r1, r3
 8004612:	d002      	beq.n	800461a <cleanup_stdio+0x1e>
 8004614:	4620      	mov	r0, r4
 8004616:	f001 fde5 	bl	80061e4 <_fflush_r>
 800461a:	68e1      	ldr	r1, [r4, #12]
 800461c:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <cleanup_stdio+0x3c>)
 800461e:	4299      	cmp	r1, r3
 8004620:	d004      	beq.n	800462c <cleanup_stdio+0x30>
 8004622:	4620      	mov	r0, r4
 8004624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004628:	f001 bddc 	b.w	80061e4 <_fflush_r>
 800462c:	bd10      	pop	{r4, pc}
 800462e:	bf00      	nop
 8004630:	20000358 	.word	0x20000358
 8004634:	200003c0 	.word	0x200003c0
 8004638:	20000428 	.word	0x20000428

0800463c <global_stdio_init.part.0>:
 800463c:	b510      	push	{r4, lr}
 800463e:	4b0b      	ldr	r3, [pc, #44]	@ (800466c <global_stdio_init.part.0+0x30>)
 8004640:	4c0b      	ldr	r4, [pc, #44]	@ (8004670 <global_stdio_init.part.0+0x34>)
 8004642:	4a0c      	ldr	r2, [pc, #48]	@ (8004674 <global_stdio_init.part.0+0x38>)
 8004644:	4620      	mov	r0, r4
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	2104      	movs	r1, #4
 800464a:	2200      	movs	r2, #0
 800464c:	f7ff ff94 	bl	8004578 <std>
 8004650:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004654:	2201      	movs	r2, #1
 8004656:	2109      	movs	r1, #9
 8004658:	f7ff ff8e 	bl	8004578 <std>
 800465c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004660:	2202      	movs	r2, #2
 8004662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004666:	2112      	movs	r1, #18
 8004668:	f7ff bf86 	b.w	8004578 <std>
 800466c:	20000490 	.word	0x20000490
 8004670:	20000358 	.word	0x20000358
 8004674:	080045e5 	.word	0x080045e5

08004678 <__sfp_lock_acquire>:
 8004678:	4801      	ldr	r0, [pc, #4]	@ (8004680 <__sfp_lock_acquire+0x8>)
 800467a:	f000 b912 	b.w	80048a2 <__retarget_lock_acquire_recursive>
 800467e:	bf00      	nop
 8004680:	20000499 	.word	0x20000499

08004684 <__sfp_lock_release>:
 8004684:	4801      	ldr	r0, [pc, #4]	@ (800468c <__sfp_lock_release+0x8>)
 8004686:	f000 b90d 	b.w	80048a4 <__retarget_lock_release_recursive>
 800468a:	bf00      	nop
 800468c:	20000499 	.word	0x20000499

08004690 <__sinit>:
 8004690:	b510      	push	{r4, lr}
 8004692:	4604      	mov	r4, r0
 8004694:	f7ff fff0 	bl	8004678 <__sfp_lock_acquire>
 8004698:	6a23      	ldr	r3, [r4, #32]
 800469a:	b11b      	cbz	r3, 80046a4 <__sinit+0x14>
 800469c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046a0:	f7ff bff0 	b.w	8004684 <__sfp_lock_release>
 80046a4:	4b04      	ldr	r3, [pc, #16]	@ (80046b8 <__sinit+0x28>)
 80046a6:	6223      	str	r3, [r4, #32]
 80046a8:	4b04      	ldr	r3, [pc, #16]	@ (80046bc <__sinit+0x2c>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1f5      	bne.n	800469c <__sinit+0xc>
 80046b0:	f7ff ffc4 	bl	800463c <global_stdio_init.part.0>
 80046b4:	e7f2      	b.n	800469c <__sinit+0xc>
 80046b6:	bf00      	nop
 80046b8:	080045fd 	.word	0x080045fd
 80046bc:	20000490 	.word	0x20000490

080046c0 <_fwalk_sglue>:
 80046c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046c4:	4607      	mov	r7, r0
 80046c6:	4688      	mov	r8, r1
 80046c8:	4614      	mov	r4, r2
 80046ca:	2600      	movs	r6, #0
 80046cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046d0:	f1b9 0901 	subs.w	r9, r9, #1
 80046d4:	d505      	bpl.n	80046e2 <_fwalk_sglue+0x22>
 80046d6:	6824      	ldr	r4, [r4, #0]
 80046d8:	2c00      	cmp	r4, #0
 80046da:	d1f7      	bne.n	80046cc <_fwalk_sglue+0xc>
 80046dc:	4630      	mov	r0, r6
 80046de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046e2:	89ab      	ldrh	r3, [r5, #12]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d907      	bls.n	80046f8 <_fwalk_sglue+0x38>
 80046e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80046ec:	3301      	adds	r3, #1
 80046ee:	d003      	beq.n	80046f8 <_fwalk_sglue+0x38>
 80046f0:	4629      	mov	r1, r5
 80046f2:	4638      	mov	r0, r7
 80046f4:	47c0      	blx	r8
 80046f6:	4306      	orrs	r6, r0
 80046f8:	3568      	adds	r5, #104	@ 0x68
 80046fa:	e7e9      	b.n	80046d0 <_fwalk_sglue+0x10>

080046fc <iprintf>:
 80046fc:	b40f      	push	{r0, r1, r2, r3}
 80046fe:	b507      	push	{r0, r1, r2, lr}
 8004700:	4906      	ldr	r1, [pc, #24]	@ (800471c <iprintf+0x20>)
 8004702:	ab04      	add	r3, sp, #16
 8004704:	6808      	ldr	r0, [r1, #0]
 8004706:	f853 2b04 	ldr.w	r2, [r3], #4
 800470a:	6881      	ldr	r1, [r0, #8]
 800470c:	9301      	str	r3, [sp, #4]
 800470e:	f001 fbd1 	bl	8005eb4 <_vfiprintf_r>
 8004712:	b003      	add	sp, #12
 8004714:	f85d eb04 	ldr.w	lr, [sp], #4
 8004718:	b004      	add	sp, #16
 800471a:	4770      	bx	lr
 800471c:	20000018 	.word	0x20000018

08004720 <__sread>:
 8004720:	b510      	push	{r4, lr}
 8004722:	460c      	mov	r4, r1
 8004724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004728:	f000 f86c 	bl	8004804 <_read_r>
 800472c:	2800      	cmp	r0, #0
 800472e:	bfab      	itete	ge
 8004730:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004732:	89a3      	ldrhlt	r3, [r4, #12]
 8004734:	181b      	addge	r3, r3, r0
 8004736:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800473a:	bfac      	ite	ge
 800473c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800473e:	81a3      	strhlt	r3, [r4, #12]
 8004740:	bd10      	pop	{r4, pc}

08004742 <__swrite>:
 8004742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004746:	461f      	mov	r7, r3
 8004748:	898b      	ldrh	r3, [r1, #12]
 800474a:	4605      	mov	r5, r0
 800474c:	05db      	lsls	r3, r3, #23
 800474e:	460c      	mov	r4, r1
 8004750:	4616      	mov	r6, r2
 8004752:	d505      	bpl.n	8004760 <__swrite+0x1e>
 8004754:	2302      	movs	r3, #2
 8004756:	2200      	movs	r2, #0
 8004758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800475c:	f000 f840 	bl	80047e0 <_lseek_r>
 8004760:	89a3      	ldrh	r3, [r4, #12]
 8004762:	4632      	mov	r2, r6
 8004764:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004768:	81a3      	strh	r3, [r4, #12]
 800476a:	4628      	mov	r0, r5
 800476c:	463b      	mov	r3, r7
 800476e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004776:	f000 b857 	b.w	8004828 <_write_r>

0800477a <__sseek>:
 800477a:	b510      	push	{r4, lr}
 800477c:	460c      	mov	r4, r1
 800477e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004782:	f000 f82d 	bl	80047e0 <_lseek_r>
 8004786:	1c43      	adds	r3, r0, #1
 8004788:	89a3      	ldrh	r3, [r4, #12]
 800478a:	bf15      	itete	ne
 800478c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800478e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004792:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004796:	81a3      	strheq	r3, [r4, #12]
 8004798:	bf18      	it	ne
 800479a:	81a3      	strhne	r3, [r4, #12]
 800479c:	bd10      	pop	{r4, pc}

0800479e <__sclose>:
 800479e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047a2:	f000 b80d 	b.w	80047c0 <_close_r>

080047a6 <memset>:
 80047a6:	4603      	mov	r3, r0
 80047a8:	4402      	add	r2, r0
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d100      	bne.n	80047b0 <memset+0xa>
 80047ae:	4770      	bx	lr
 80047b0:	f803 1b01 	strb.w	r1, [r3], #1
 80047b4:	e7f9      	b.n	80047aa <memset+0x4>
	...

080047b8 <_localeconv_r>:
 80047b8:	4800      	ldr	r0, [pc, #0]	@ (80047bc <_localeconv_r+0x4>)
 80047ba:	4770      	bx	lr
 80047bc:	20000158 	.word	0x20000158

080047c0 <_close_r>:
 80047c0:	b538      	push	{r3, r4, r5, lr}
 80047c2:	2300      	movs	r3, #0
 80047c4:	4d05      	ldr	r5, [pc, #20]	@ (80047dc <_close_r+0x1c>)
 80047c6:	4604      	mov	r4, r0
 80047c8:	4608      	mov	r0, r1
 80047ca:	602b      	str	r3, [r5, #0]
 80047cc:	f7fd f975 	bl	8001aba <_close>
 80047d0:	1c43      	adds	r3, r0, #1
 80047d2:	d102      	bne.n	80047da <_close_r+0x1a>
 80047d4:	682b      	ldr	r3, [r5, #0]
 80047d6:	b103      	cbz	r3, 80047da <_close_r+0x1a>
 80047d8:	6023      	str	r3, [r4, #0]
 80047da:	bd38      	pop	{r3, r4, r5, pc}
 80047dc:	20000494 	.word	0x20000494

080047e0 <_lseek_r>:
 80047e0:	b538      	push	{r3, r4, r5, lr}
 80047e2:	4604      	mov	r4, r0
 80047e4:	4608      	mov	r0, r1
 80047e6:	4611      	mov	r1, r2
 80047e8:	2200      	movs	r2, #0
 80047ea:	4d05      	ldr	r5, [pc, #20]	@ (8004800 <_lseek_r+0x20>)
 80047ec:	602a      	str	r2, [r5, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	f7fd f987 	bl	8001b02 <_lseek>
 80047f4:	1c43      	adds	r3, r0, #1
 80047f6:	d102      	bne.n	80047fe <_lseek_r+0x1e>
 80047f8:	682b      	ldr	r3, [r5, #0]
 80047fa:	b103      	cbz	r3, 80047fe <_lseek_r+0x1e>
 80047fc:	6023      	str	r3, [r4, #0]
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	20000494 	.word	0x20000494

08004804 <_read_r>:
 8004804:	b538      	push	{r3, r4, r5, lr}
 8004806:	4604      	mov	r4, r0
 8004808:	4608      	mov	r0, r1
 800480a:	4611      	mov	r1, r2
 800480c:	2200      	movs	r2, #0
 800480e:	4d05      	ldr	r5, [pc, #20]	@ (8004824 <_read_r+0x20>)
 8004810:	602a      	str	r2, [r5, #0]
 8004812:	461a      	mov	r2, r3
 8004814:	f7fd f918 	bl	8001a48 <_read>
 8004818:	1c43      	adds	r3, r0, #1
 800481a:	d102      	bne.n	8004822 <_read_r+0x1e>
 800481c:	682b      	ldr	r3, [r5, #0]
 800481e:	b103      	cbz	r3, 8004822 <_read_r+0x1e>
 8004820:	6023      	str	r3, [r4, #0]
 8004822:	bd38      	pop	{r3, r4, r5, pc}
 8004824:	20000494 	.word	0x20000494

08004828 <_write_r>:
 8004828:	b538      	push	{r3, r4, r5, lr}
 800482a:	4604      	mov	r4, r0
 800482c:	4608      	mov	r0, r1
 800482e:	4611      	mov	r1, r2
 8004830:	2200      	movs	r2, #0
 8004832:	4d05      	ldr	r5, [pc, #20]	@ (8004848 <_write_r+0x20>)
 8004834:	602a      	str	r2, [r5, #0]
 8004836:	461a      	mov	r2, r3
 8004838:	f7fd f923 	bl	8001a82 <_write>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	d102      	bne.n	8004846 <_write_r+0x1e>
 8004840:	682b      	ldr	r3, [r5, #0]
 8004842:	b103      	cbz	r3, 8004846 <_write_r+0x1e>
 8004844:	6023      	str	r3, [r4, #0]
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	20000494 	.word	0x20000494

0800484c <__errno>:
 800484c:	4b01      	ldr	r3, [pc, #4]	@ (8004854 <__errno+0x8>)
 800484e:	6818      	ldr	r0, [r3, #0]
 8004850:	4770      	bx	lr
 8004852:	bf00      	nop
 8004854:	20000018 	.word	0x20000018

08004858 <__libc_init_array>:
 8004858:	b570      	push	{r4, r5, r6, lr}
 800485a:	2600      	movs	r6, #0
 800485c:	4d0c      	ldr	r5, [pc, #48]	@ (8004890 <__libc_init_array+0x38>)
 800485e:	4c0d      	ldr	r4, [pc, #52]	@ (8004894 <__libc_init_array+0x3c>)
 8004860:	1b64      	subs	r4, r4, r5
 8004862:	10a4      	asrs	r4, r4, #2
 8004864:	42a6      	cmp	r6, r4
 8004866:	d109      	bne.n	800487c <__libc_init_array+0x24>
 8004868:	f001 feca 	bl	8006600 <_init>
 800486c:	2600      	movs	r6, #0
 800486e:	4d0a      	ldr	r5, [pc, #40]	@ (8004898 <__libc_init_array+0x40>)
 8004870:	4c0a      	ldr	r4, [pc, #40]	@ (800489c <__libc_init_array+0x44>)
 8004872:	1b64      	subs	r4, r4, r5
 8004874:	10a4      	asrs	r4, r4, #2
 8004876:	42a6      	cmp	r6, r4
 8004878:	d105      	bne.n	8004886 <__libc_init_array+0x2e>
 800487a:	bd70      	pop	{r4, r5, r6, pc}
 800487c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004880:	4798      	blx	r3
 8004882:	3601      	adds	r6, #1
 8004884:	e7ee      	b.n	8004864 <__libc_init_array+0xc>
 8004886:	f855 3b04 	ldr.w	r3, [r5], #4
 800488a:	4798      	blx	r3
 800488c:	3601      	adds	r6, #1
 800488e:	e7f2      	b.n	8004876 <__libc_init_array+0x1e>
 8004890:	08006a10 	.word	0x08006a10
 8004894:	08006a10 	.word	0x08006a10
 8004898:	08006a10 	.word	0x08006a10
 800489c:	08006a14 	.word	0x08006a14

080048a0 <__retarget_lock_init_recursive>:
 80048a0:	4770      	bx	lr

080048a2 <__retarget_lock_acquire_recursive>:
 80048a2:	4770      	bx	lr

080048a4 <__retarget_lock_release_recursive>:
 80048a4:	4770      	bx	lr

080048a6 <memchr>:
 80048a6:	4603      	mov	r3, r0
 80048a8:	b510      	push	{r4, lr}
 80048aa:	b2c9      	uxtb	r1, r1
 80048ac:	4402      	add	r2, r0
 80048ae:	4293      	cmp	r3, r2
 80048b0:	4618      	mov	r0, r3
 80048b2:	d101      	bne.n	80048b8 <memchr+0x12>
 80048b4:	2000      	movs	r0, #0
 80048b6:	e003      	b.n	80048c0 <memchr+0x1a>
 80048b8:	7804      	ldrb	r4, [r0, #0]
 80048ba:	3301      	adds	r3, #1
 80048bc:	428c      	cmp	r4, r1
 80048be:	d1f6      	bne.n	80048ae <memchr+0x8>
 80048c0:	bd10      	pop	{r4, pc}

080048c2 <quorem>:
 80048c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c6:	6903      	ldr	r3, [r0, #16]
 80048c8:	690c      	ldr	r4, [r1, #16]
 80048ca:	4607      	mov	r7, r0
 80048cc:	42a3      	cmp	r3, r4
 80048ce:	db7e      	blt.n	80049ce <quorem+0x10c>
 80048d0:	3c01      	subs	r4, #1
 80048d2:	00a3      	lsls	r3, r4, #2
 80048d4:	f100 0514 	add.w	r5, r0, #20
 80048d8:	f101 0814 	add.w	r8, r1, #20
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80048e2:	9301      	str	r3, [sp, #4]
 80048e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80048e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80048ec:	3301      	adds	r3, #1
 80048ee:	429a      	cmp	r2, r3
 80048f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80048f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80048f8:	d32e      	bcc.n	8004958 <quorem+0x96>
 80048fa:	f04f 0a00 	mov.w	sl, #0
 80048fe:	46c4      	mov	ip, r8
 8004900:	46ae      	mov	lr, r5
 8004902:	46d3      	mov	fp, sl
 8004904:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004908:	b298      	uxth	r0, r3
 800490a:	fb06 a000 	mla	r0, r6, r0, sl
 800490e:	0c1b      	lsrs	r3, r3, #16
 8004910:	0c02      	lsrs	r2, r0, #16
 8004912:	fb06 2303 	mla	r3, r6, r3, r2
 8004916:	f8de 2000 	ldr.w	r2, [lr]
 800491a:	b280      	uxth	r0, r0
 800491c:	b292      	uxth	r2, r2
 800491e:	1a12      	subs	r2, r2, r0
 8004920:	445a      	add	r2, fp
 8004922:	f8de 0000 	ldr.w	r0, [lr]
 8004926:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800492a:	b29b      	uxth	r3, r3
 800492c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004930:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004934:	b292      	uxth	r2, r2
 8004936:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800493a:	45e1      	cmp	r9, ip
 800493c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004940:	f84e 2b04 	str.w	r2, [lr], #4
 8004944:	d2de      	bcs.n	8004904 <quorem+0x42>
 8004946:	9b00      	ldr	r3, [sp, #0]
 8004948:	58eb      	ldr	r3, [r5, r3]
 800494a:	b92b      	cbnz	r3, 8004958 <quorem+0x96>
 800494c:	9b01      	ldr	r3, [sp, #4]
 800494e:	3b04      	subs	r3, #4
 8004950:	429d      	cmp	r5, r3
 8004952:	461a      	mov	r2, r3
 8004954:	d32f      	bcc.n	80049b6 <quorem+0xf4>
 8004956:	613c      	str	r4, [r7, #16]
 8004958:	4638      	mov	r0, r7
 800495a:	f001 f97b 	bl	8005c54 <__mcmp>
 800495e:	2800      	cmp	r0, #0
 8004960:	db25      	blt.n	80049ae <quorem+0xec>
 8004962:	4629      	mov	r1, r5
 8004964:	2000      	movs	r0, #0
 8004966:	f858 2b04 	ldr.w	r2, [r8], #4
 800496a:	f8d1 c000 	ldr.w	ip, [r1]
 800496e:	fa1f fe82 	uxth.w	lr, r2
 8004972:	fa1f f38c 	uxth.w	r3, ip
 8004976:	eba3 030e 	sub.w	r3, r3, lr
 800497a:	4403      	add	r3, r0
 800497c:	0c12      	lsrs	r2, r2, #16
 800497e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004982:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004986:	b29b      	uxth	r3, r3
 8004988:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800498c:	45c1      	cmp	r9, r8
 800498e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004992:	f841 3b04 	str.w	r3, [r1], #4
 8004996:	d2e6      	bcs.n	8004966 <quorem+0xa4>
 8004998:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800499c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049a0:	b922      	cbnz	r2, 80049ac <quorem+0xea>
 80049a2:	3b04      	subs	r3, #4
 80049a4:	429d      	cmp	r5, r3
 80049a6:	461a      	mov	r2, r3
 80049a8:	d30b      	bcc.n	80049c2 <quorem+0x100>
 80049aa:	613c      	str	r4, [r7, #16]
 80049ac:	3601      	adds	r6, #1
 80049ae:	4630      	mov	r0, r6
 80049b0:	b003      	add	sp, #12
 80049b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049b6:	6812      	ldr	r2, [r2, #0]
 80049b8:	3b04      	subs	r3, #4
 80049ba:	2a00      	cmp	r2, #0
 80049bc:	d1cb      	bne.n	8004956 <quorem+0x94>
 80049be:	3c01      	subs	r4, #1
 80049c0:	e7c6      	b.n	8004950 <quorem+0x8e>
 80049c2:	6812      	ldr	r2, [r2, #0]
 80049c4:	3b04      	subs	r3, #4
 80049c6:	2a00      	cmp	r2, #0
 80049c8:	d1ef      	bne.n	80049aa <quorem+0xe8>
 80049ca:	3c01      	subs	r4, #1
 80049cc:	e7ea      	b.n	80049a4 <quorem+0xe2>
 80049ce:	2000      	movs	r0, #0
 80049d0:	e7ee      	b.n	80049b0 <quorem+0xee>
 80049d2:	0000      	movs	r0, r0
 80049d4:	0000      	movs	r0, r0
	...

080049d8 <_dtoa_r>:
 80049d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049dc:	4614      	mov	r4, r2
 80049de:	461d      	mov	r5, r3
 80049e0:	69c7      	ldr	r7, [r0, #28]
 80049e2:	b097      	sub	sp, #92	@ 0x5c
 80049e4:	4683      	mov	fp, r0
 80049e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80049ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80049ec:	b97f      	cbnz	r7, 8004a0e <_dtoa_r+0x36>
 80049ee:	2010      	movs	r0, #16
 80049f0:	f000 fe02 	bl	80055f8 <malloc>
 80049f4:	4602      	mov	r2, r0
 80049f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80049fa:	b920      	cbnz	r0, 8004a06 <_dtoa_r+0x2e>
 80049fc:	21ef      	movs	r1, #239	@ 0xef
 80049fe:	4ba8      	ldr	r3, [pc, #672]	@ (8004ca0 <_dtoa_r+0x2c8>)
 8004a00:	48a8      	ldr	r0, [pc, #672]	@ (8004ca4 <_dtoa_r+0x2cc>)
 8004a02:	f001 fcc9 	bl	8006398 <__assert_func>
 8004a06:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004a0a:	6007      	str	r7, [r0, #0]
 8004a0c:	60c7      	str	r7, [r0, #12]
 8004a0e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a12:	6819      	ldr	r1, [r3, #0]
 8004a14:	b159      	cbz	r1, 8004a2e <_dtoa_r+0x56>
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	2301      	movs	r3, #1
 8004a1a:	4093      	lsls	r3, r2
 8004a1c:	604a      	str	r2, [r1, #4]
 8004a1e:	608b      	str	r3, [r1, #8]
 8004a20:	4658      	mov	r0, fp
 8004a22:	f000 fedf 	bl	80057e4 <_Bfree>
 8004a26:	2200      	movs	r2, #0
 8004a28:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	1e2b      	subs	r3, r5, #0
 8004a30:	bfaf      	iteee	ge
 8004a32:	2300      	movge	r3, #0
 8004a34:	2201      	movlt	r2, #1
 8004a36:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004a3a:	9303      	strlt	r3, [sp, #12]
 8004a3c:	bfa8      	it	ge
 8004a3e:	6033      	strge	r3, [r6, #0]
 8004a40:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004a44:	4b98      	ldr	r3, [pc, #608]	@ (8004ca8 <_dtoa_r+0x2d0>)
 8004a46:	bfb8      	it	lt
 8004a48:	6032      	strlt	r2, [r6, #0]
 8004a4a:	ea33 0308 	bics.w	r3, r3, r8
 8004a4e:	d112      	bne.n	8004a76 <_dtoa_r+0x9e>
 8004a50:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004a54:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a56:	6013      	str	r3, [r2, #0]
 8004a58:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004a5c:	4323      	orrs	r3, r4
 8004a5e:	f000 8550 	beq.w	8005502 <_dtoa_r+0xb2a>
 8004a62:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a64:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004cac <_dtoa_r+0x2d4>
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 8552 	beq.w	8005512 <_dtoa_r+0xb3a>
 8004a6e:	f10a 0303 	add.w	r3, sl, #3
 8004a72:	f000 bd4c 	b.w	800550e <_dtoa_r+0xb36>
 8004a76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004a7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a82:	2200      	movs	r2, #0
 8004a84:	2300      	movs	r3, #0
 8004a86:	f7fb ff8f 	bl	80009a8 <__aeabi_dcmpeq>
 8004a8a:	4607      	mov	r7, r0
 8004a8c:	b158      	cbz	r0, 8004aa6 <_dtoa_r+0xce>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a96:	b113      	cbz	r3, 8004a9e <_dtoa_r+0xc6>
 8004a98:	4b85      	ldr	r3, [pc, #532]	@ (8004cb0 <_dtoa_r+0x2d8>)
 8004a9a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004cb4 <_dtoa_r+0x2dc>
 8004aa2:	f000 bd36 	b.w	8005512 <_dtoa_r+0xb3a>
 8004aa6:	ab14      	add	r3, sp, #80	@ 0x50
 8004aa8:	9301      	str	r3, [sp, #4]
 8004aaa:	ab15      	add	r3, sp, #84	@ 0x54
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	4658      	mov	r0, fp
 8004ab0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004ab4:	f001 f97e 	bl	8005db4 <__d2b>
 8004ab8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004abc:	4681      	mov	r9, r0
 8004abe:	2e00      	cmp	r6, #0
 8004ac0:	d077      	beq.n	8004bb2 <_dtoa_r+0x1da>
 8004ac2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ac6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ac8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004acc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ad0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004ad4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004ad8:	9712      	str	r7, [sp, #72]	@ 0x48
 8004ada:	4619      	mov	r1, r3
 8004adc:	2200      	movs	r2, #0
 8004ade:	4b76      	ldr	r3, [pc, #472]	@ (8004cb8 <_dtoa_r+0x2e0>)
 8004ae0:	f7fb fb42 	bl	8000168 <__aeabi_dsub>
 8004ae4:	a368      	add	r3, pc, #416	@ (adr r3, 8004c88 <_dtoa_r+0x2b0>)
 8004ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aea:	f7fb fcf5 	bl	80004d8 <__aeabi_dmul>
 8004aee:	a368      	add	r3, pc, #416	@ (adr r3, 8004c90 <_dtoa_r+0x2b8>)
 8004af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af4:	f7fb fb3a 	bl	800016c <__adddf3>
 8004af8:	4604      	mov	r4, r0
 8004afa:	4630      	mov	r0, r6
 8004afc:	460d      	mov	r5, r1
 8004afe:	f7fb fc81 	bl	8000404 <__aeabi_i2d>
 8004b02:	a365      	add	r3, pc, #404	@ (adr r3, 8004c98 <_dtoa_r+0x2c0>)
 8004b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b08:	f7fb fce6 	bl	80004d8 <__aeabi_dmul>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	460b      	mov	r3, r1
 8004b10:	4620      	mov	r0, r4
 8004b12:	4629      	mov	r1, r5
 8004b14:	f7fb fb2a 	bl	800016c <__adddf3>
 8004b18:	4604      	mov	r4, r0
 8004b1a:	460d      	mov	r5, r1
 8004b1c:	f7fb ff8c 	bl	8000a38 <__aeabi_d2iz>
 8004b20:	2200      	movs	r2, #0
 8004b22:	4607      	mov	r7, r0
 8004b24:	2300      	movs	r3, #0
 8004b26:	4620      	mov	r0, r4
 8004b28:	4629      	mov	r1, r5
 8004b2a:	f7fb ff47 	bl	80009bc <__aeabi_dcmplt>
 8004b2e:	b140      	cbz	r0, 8004b42 <_dtoa_r+0x16a>
 8004b30:	4638      	mov	r0, r7
 8004b32:	f7fb fc67 	bl	8000404 <__aeabi_i2d>
 8004b36:	4622      	mov	r2, r4
 8004b38:	462b      	mov	r3, r5
 8004b3a:	f7fb ff35 	bl	80009a8 <__aeabi_dcmpeq>
 8004b3e:	b900      	cbnz	r0, 8004b42 <_dtoa_r+0x16a>
 8004b40:	3f01      	subs	r7, #1
 8004b42:	2f16      	cmp	r7, #22
 8004b44:	d853      	bhi.n	8004bee <_dtoa_r+0x216>
 8004b46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b4a:	4b5c      	ldr	r3, [pc, #368]	@ (8004cbc <_dtoa_r+0x2e4>)
 8004b4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b54:	f7fb ff32 	bl	80009bc <__aeabi_dcmplt>
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d04a      	beq.n	8004bf2 <_dtoa_r+0x21a>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	3f01      	subs	r7, #1
 8004b60:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004b62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b64:	1b9b      	subs	r3, r3, r6
 8004b66:	1e5a      	subs	r2, r3, #1
 8004b68:	bf46      	itte	mi
 8004b6a:	f1c3 0801 	rsbmi	r8, r3, #1
 8004b6e:	2300      	movmi	r3, #0
 8004b70:	f04f 0800 	movpl.w	r8, #0
 8004b74:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b76:	bf48      	it	mi
 8004b78:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004b7a:	2f00      	cmp	r7, #0
 8004b7c:	db3b      	blt.n	8004bf6 <_dtoa_r+0x21e>
 8004b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b80:	970e      	str	r7, [sp, #56]	@ 0x38
 8004b82:	443b      	add	r3, r7
 8004b84:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b86:	2300      	movs	r3, #0
 8004b88:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b8a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b8c:	2b09      	cmp	r3, #9
 8004b8e:	d866      	bhi.n	8004c5e <_dtoa_r+0x286>
 8004b90:	2b05      	cmp	r3, #5
 8004b92:	bfc4      	itt	gt
 8004b94:	3b04      	subgt	r3, #4
 8004b96:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004b98:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b9a:	bfc8      	it	gt
 8004b9c:	2400      	movgt	r4, #0
 8004b9e:	f1a3 0302 	sub.w	r3, r3, #2
 8004ba2:	bfd8      	it	le
 8004ba4:	2401      	movle	r4, #1
 8004ba6:	2b03      	cmp	r3, #3
 8004ba8:	d864      	bhi.n	8004c74 <_dtoa_r+0x29c>
 8004baa:	e8df f003 	tbb	[pc, r3]
 8004bae:	382b      	.short	0x382b
 8004bb0:	5636      	.short	0x5636
 8004bb2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004bb6:	441e      	add	r6, r3
 8004bb8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	bfc1      	itttt	gt
 8004bc0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004bc4:	fa08 f803 	lslgt.w	r8, r8, r3
 8004bc8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004bcc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004bd0:	bfd6      	itet	le
 8004bd2:	f1c3 0320 	rsble	r3, r3, #32
 8004bd6:	ea48 0003 	orrgt.w	r0, r8, r3
 8004bda:	fa04 f003 	lslle.w	r0, r4, r3
 8004bde:	f7fb fc01 	bl	80003e4 <__aeabi_ui2d>
 8004be2:	2201      	movs	r2, #1
 8004be4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004be8:	3e01      	subs	r6, #1
 8004bea:	9212      	str	r2, [sp, #72]	@ 0x48
 8004bec:	e775      	b.n	8004ada <_dtoa_r+0x102>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e7b6      	b.n	8004b60 <_dtoa_r+0x188>
 8004bf2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004bf4:	e7b5      	b.n	8004b62 <_dtoa_r+0x18a>
 8004bf6:	427b      	negs	r3, r7
 8004bf8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	eba8 0807 	sub.w	r8, r8, r7
 8004c00:	930e      	str	r3, [sp, #56]	@ 0x38
 8004c02:	e7c2      	b.n	8004b8a <_dtoa_r+0x1b2>
 8004c04:	2300      	movs	r3, #0
 8004c06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	dc35      	bgt.n	8004c7a <_dtoa_r+0x2a2>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	461a      	mov	r2, r3
 8004c12:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004c16:	9221      	str	r2, [sp, #132]	@ 0x84
 8004c18:	e00b      	b.n	8004c32 <_dtoa_r+0x25a>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e7f3      	b.n	8004c06 <_dtoa_r+0x22e>
 8004c1e:	2300      	movs	r3, #0
 8004c20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c24:	18fb      	adds	r3, r7, r3
 8004c26:	9308      	str	r3, [sp, #32]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	9307      	str	r3, [sp, #28]
 8004c2e:	bfb8      	it	lt
 8004c30:	2301      	movlt	r3, #1
 8004c32:	2100      	movs	r1, #0
 8004c34:	2204      	movs	r2, #4
 8004c36:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004c3a:	f102 0514 	add.w	r5, r2, #20
 8004c3e:	429d      	cmp	r5, r3
 8004c40:	d91f      	bls.n	8004c82 <_dtoa_r+0x2aa>
 8004c42:	6041      	str	r1, [r0, #4]
 8004c44:	4658      	mov	r0, fp
 8004c46:	f000 fd8d 	bl	8005764 <_Balloc>
 8004c4a:	4682      	mov	sl, r0
 8004c4c:	2800      	cmp	r0, #0
 8004c4e:	d139      	bne.n	8004cc4 <_dtoa_r+0x2ec>
 8004c50:	4602      	mov	r2, r0
 8004c52:	f240 11af 	movw	r1, #431	@ 0x1af
 8004c56:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc0 <_dtoa_r+0x2e8>)
 8004c58:	e6d2      	b.n	8004a00 <_dtoa_r+0x28>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e7e0      	b.n	8004c20 <_dtoa_r+0x248>
 8004c5e:	2401      	movs	r4, #1
 8004c60:	2300      	movs	r3, #0
 8004c62:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004c64:	9320      	str	r3, [sp, #128]	@ 0x80
 8004c66:	f04f 33ff 	mov.w	r3, #4294967295
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004c70:	2312      	movs	r3, #18
 8004c72:	e7d0      	b.n	8004c16 <_dtoa_r+0x23e>
 8004c74:	2301      	movs	r3, #1
 8004c76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c78:	e7f5      	b.n	8004c66 <_dtoa_r+0x28e>
 8004c7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c7c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004c80:	e7d7      	b.n	8004c32 <_dtoa_r+0x25a>
 8004c82:	3101      	adds	r1, #1
 8004c84:	0052      	lsls	r2, r2, #1
 8004c86:	e7d8      	b.n	8004c3a <_dtoa_r+0x262>
 8004c88:	636f4361 	.word	0x636f4361
 8004c8c:	3fd287a7 	.word	0x3fd287a7
 8004c90:	8b60c8b3 	.word	0x8b60c8b3
 8004c94:	3fc68a28 	.word	0x3fc68a28
 8004c98:	509f79fb 	.word	0x509f79fb
 8004c9c:	3fd34413 	.word	0x3fd34413
 8004ca0:	080066db 	.word	0x080066db
 8004ca4:	080066f2 	.word	0x080066f2
 8004ca8:	7ff00000 	.word	0x7ff00000
 8004cac:	080066d7 	.word	0x080066d7
 8004cb0:	080066ab 	.word	0x080066ab
 8004cb4:	080066aa 	.word	0x080066aa
 8004cb8:	3ff80000 	.word	0x3ff80000
 8004cbc:	080067e8 	.word	0x080067e8
 8004cc0:	0800674a 	.word	0x0800674a
 8004cc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004cc8:	6018      	str	r0, [r3, #0]
 8004cca:	9b07      	ldr	r3, [sp, #28]
 8004ccc:	2b0e      	cmp	r3, #14
 8004cce:	f200 80a4 	bhi.w	8004e1a <_dtoa_r+0x442>
 8004cd2:	2c00      	cmp	r4, #0
 8004cd4:	f000 80a1 	beq.w	8004e1a <_dtoa_r+0x442>
 8004cd8:	2f00      	cmp	r7, #0
 8004cda:	dd33      	ble.n	8004d44 <_dtoa_r+0x36c>
 8004cdc:	4b86      	ldr	r3, [pc, #536]	@ (8004ef8 <_dtoa_r+0x520>)
 8004cde:	f007 020f 	and.w	r2, r7, #15
 8004ce2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ce6:	05f8      	lsls	r0, r7, #23
 8004ce8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004cec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004cf0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004cf4:	d516      	bpl.n	8004d24 <_dtoa_r+0x34c>
 8004cf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004cfa:	4b80      	ldr	r3, [pc, #512]	@ (8004efc <_dtoa_r+0x524>)
 8004cfc:	2603      	movs	r6, #3
 8004cfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d02:	f7fb fd13 	bl	800072c <__aeabi_ddiv>
 8004d06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d0a:	f004 040f 	and.w	r4, r4, #15
 8004d0e:	4d7b      	ldr	r5, [pc, #492]	@ (8004efc <_dtoa_r+0x524>)
 8004d10:	b954      	cbnz	r4, 8004d28 <_dtoa_r+0x350>
 8004d12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d1a:	f7fb fd07 	bl	800072c <__aeabi_ddiv>
 8004d1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d22:	e028      	b.n	8004d76 <_dtoa_r+0x39e>
 8004d24:	2602      	movs	r6, #2
 8004d26:	e7f2      	b.n	8004d0e <_dtoa_r+0x336>
 8004d28:	07e1      	lsls	r1, r4, #31
 8004d2a:	d508      	bpl.n	8004d3e <_dtoa_r+0x366>
 8004d2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004d34:	f7fb fbd0 	bl	80004d8 <__aeabi_dmul>
 8004d38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d3c:	3601      	adds	r6, #1
 8004d3e:	1064      	asrs	r4, r4, #1
 8004d40:	3508      	adds	r5, #8
 8004d42:	e7e5      	b.n	8004d10 <_dtoa_r+0x338>
 8004d44:	f000 80d2 	beq.w	8004eec <_dtoa_r+0x514>
 8004d48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d4c:	427c      	negs	r4, r7
 8004d4e:	4b6a      	ldr	r3, [pc, #424]	@ (8004ef8 <_dtoa_r+0x520>)
 8004d50:	f004 020f 	and.w	r2, r4, #15
 8004d54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5c:	f7fb fbbc 	bl	80004d8 <__aeabi_dmul>
 8004d60:	2602      	movs	r6, #2
 8004d62:	2300      	movs	r3, #0
 8004d64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d68:	4d64      	ldr	r5, [pc, #400]	@ (8004efc <_dtoa_r+0x524>)
 8004d6a:	1124      	asrs	r4, r4, #4
 8004d6c:	2c00      	cmp	r4, #0
 8004d6e:	f040 80b2 	bne.w	8004ed6 <_dtoa_r+0x4fe>
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1d3      	bne.n	8004d1e <_dtoa_r+0x346>
 8004d76:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004d7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 80b7 	beq.w	8004ef0 <_dtoa_r+0x518>
 8004d82:	2200      	movs	r2, #0
 8004d84:	4620      	mov	r0, r4
 8004d86:	4629      	mov	r1, r5
 8004d88:	4b5d      	ldr	r3, [pc, #372]	@ (8004f00 <_dtoa_r+0x528>)
 8004d8a:	f7fb fe17 	bl	80009bc <__aeabi_dcmplt>
 8004d8e:	2800      	cmp	r0, #0
 8004d90:	f000 80ae 	beq.w	8004ef0 <_dtoa_r+0x518>
 8004d94:	9b07      	ldr	r3, [sp, #28]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 80aa 	beq.w	8004ef0 <_dtoa_r+0x518>
 8004d9c:	9b08      	ldr	r3, [sp, #32]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	dd37      	ble.n	8004e12 <_dtoa_r+0x43a>
 8004da2:	1e7b      	subs	r3, r7, #1
 8004da4:	4620      	mov	r0, r4
 8004da6:	9304      	str	r3, [sp, #16]
 8004da8:	2200      	movs	r2, #0
 8004daa:	4629      	mov	r1, r5
 8004dac:	4b55      	ldr	r3, [pc, #340]	@ (8004f04 <_dtoa_r+0x52c>)
 8004dae:	f7fb fb93 	bl	80004d8 <__aeabi_dmul>
 8004db2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004db6:	9c08      	ldr	r4, [sp, #32]
 8004db8:	3601      	adds	r6, #1
 8004dba:	4630      	mov	r0, r6
 8004dbc:	f7fb fb22 	bl	8000404 <__aeabi_i2d>
 8004dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004dc4:	f7fb fb88 	bl	80004d8 <__aeabi_dmul>
 8004dc8:	2200      	movs	r2, #0
 8004dca:	4b4f      	ldr	r3, [pc, #316]	@ (8004f08 <_dtoa_r+0x530>)
 8004dcc:	f7fb f9ce 	bl	800016c <__adddf3>
 8004dd0:	4605      	mov	r5, r0
 8004dd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004dd6:	2c00      	cmp	r4, #0
 8004dd8:	f040 809a 	bne.w	8004f10 <_dtoa_r+0x538>
 8004ddc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004de0:	2200      	movs	r2, #0
 8004de2:	4b4a      	ldr	r3, [pc, #296]	@ (8004f0c <_dtoa_r+0x534>)
 8004de4:	f7fb f9c0 	bl	8000168 <__aeabi_dsub>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004df0:	462a      	mov	r2, r5
 8004df2:	4633      	mov	r3, r6
 8004df4:	f7fb fe00 	bl	80009f8 <__aeabi_dcmpgt>
 8004df8:	2800      	cmp	r0, #0
 8004dfa:	f040 828e 	bne.w	800531a <_dtoa_r+0x942>
 8004dfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e02:	462a      	mov	r2, r5
 8004e04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004e08:	f7fb fdd8 	bl	80009bc <__aeabi_dcmplt>
 8004e0c:	2800      	cmp	r0, #0
 8004e0e:	f040 8127 	bne.w	8005060 <_dtoa_r+0x688>
 8004e12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004e16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004e1a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f2c0 8163 	blt.w	80050e8 <_dtoa_r+0x710>
 8004e22:	2f0e      	cmp	r7, #14
 8004e24:	f300 8160 	bgt.w	80050e8 <_dtoa_r+0x710>
 8004e28:	4b33      	ldr	r3, [pc, #204]	@ (8004ef8 <_dtoa_r+0x520>)
 8004e2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e32:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e36:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	da03      	bge.n	8004e44 <_dtoa_r+0x46c>
 8004e3c:	9b07      	ldr	r3, [sp, #28]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	f340 8100 	ble.w	8005044 <_dtoa_r+0x66c>
 8004e44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004e48:	4656      	mov	r6, sl
 8004e4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e4e:	4620      	mov	r0, r4
 8004e50:	4629      	mov	r1, r5
 8004e52:	f7fb fc6b 	bl	800072c <__aeabi_ddiv>
 8004e56:	f7fb fdef 	bl	8000a38 <__aeabi_d2iz>
 8004e5a:	4680      	mov	r8, r0
 8004e5c:	f7fb fad2 	bl	8000404 <__aeabi_i2d>
 8004e60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e64:	f7fb fb38 	bl	80004d8 <__aeabi_dmul>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	4629      	mov	r1, r5
 8004e70:	f7fb f97a 	bl	8000168 <__aeabi_dsub>
 8004e74:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004e78:	9d07      	ldr	r5, [sp, #28]
 8004e7a:	f806 4b01 	strb.w	r4, [r6], #1
 8004e7e:	eba6 040a 	sub.w	r4, r6, sl
 8004e82:	42a5      	cmp	r5, r4
 8004e84:	4602      	mov	r2, r0
 8004e86:	460b      	mov	r3, r1
 8004e88:	f040 8116 	bne.w	80050b8 <_dtoa_r+0x6e0>
 8004e8c:	f7fb f96e 	bl	800016c <__adddf3>
 8004e90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e94:	4604      	mov	r4, r0
 8004e96:	460d      	mov	r5, r1
 8004e98:	f7fb fdae 	bl	80009f8 <__aeabi_dcmpgt>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	f040 80f8 	bne.w	8005092 <_dtoa_r+0x6ba>
 8004ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ea6:	4620      	mov	r0, r4
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	f7fb fd7d 	bl	80009a8 <__aeabi_dcmpeq>
 8004eae:	b118      	cbz	r0, 8004eb8 <_dtoa_r+0x4e0>
 8004eb0:	f018 0f01 	tst.w	r8, #1
 8004eb4:	f040 80ed 	bne.w	8005092 <_dtoa_r+0x6ba>
 8004eb8:	4649      	mov	r1, r9
 8004eba:	4658      	mov	r0, fp
 8004ebc:	f000 fc92 	bl	80057e4 <_Bfree>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	7033      	strb	r3, [r6, #0]
 8004ec4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004ec6:	3701      	adds	r7, #1
 8004ec8:	601f      	str	r7, [r3, #0]
 8004eca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f000 8320 	beq.w	8005512 <_dtoa_r+0xb3a>
 8004ed2:	601e      	str	r6, [r3, #0]
 8004ed4:	e31d      	b.n	8005512 <_dtoa_r+0xb3a>
 8004ed6:	07e2      	lsls	r2, r4, #31
 8004ed8:	d505      	bpl.n	8004ee6 <_dtoa_r+0x50e>
 8004eda:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004ede:	f7fb fafb 	bl	80004d8 <__aeabi_dmul>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	3601      	adds	r6, #1
 8004ee6:	1064      	asrs	r4, r4, #1
 8004ee8:	3508      	adds	r5, #8
 8004eea:	e73f      	b.n	8004d6c <_dtoa_r+0x394>
 8004eec:	2602      	movs	r6, #2
 8004eee:	e742      	b.n	8004d76 <_dtoa_r+0x39e>
 8004ef0:	9c07      	ldr	r4, [sp, #28]
 8004ef2:	9704      	str	r7, [sp, #16]
 8004ef4:	e761      	b.n	8004dba <_dtoa_r+0x3e2>
 8004ef6:	bf00      	nop
 8004ef8:	080067e8 	.word	0x080067e8
 8004efc:	080067c0 	.word	0x080067c0
 8004f00:	3ff00000 	.word	0x3ff00000
 8004f04:	40240000 	.word	0x40240000
 8004f08:	401c0000 	.word	0x401c0000
 8004f0c:	40140000 	.word	0x40140000
 8004f10:	4b70      	ldr	r3, [pc, #448]	@ (80050d4 <_dtoa_r+0x6fc>)
 8004f12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004f14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f1c:	4454      	add	r4, sl
 8004f1e:	2900      	cmp	r1, #0
 8004f20:	d045      	beq.n	8004fae <_dtoa_r+0x5d6>
 8004f22:	2000      	movs	r0, #0
 8004f24:	496c      	ldr	r1, [pc, #432]	@ (80050d8 <_dtoa_r+0x700>)
 8004f26:	f7fb fc01 	bl	800072c <__aeabi_ddiv>
 8004f2a:	4633      	mov	r3, r6
 8004f2c:	462a      	mov	r2, r5
 8004f2e:	f7fb f91b 	bl	8000168 <__aeabi_dsub>
 8004f32:	4656      	mov	r6, sl
 8004f34:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f3c:	f7fb fd7c 	bl	8000a38 <__aeabi_d2iz>
 8004f40:	4605      	mov	r5, r0
 8004f42:	f7fb fa5f 	bl	8000404 <__aeabi_i2d>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f4e:	f7fb f90b 	bl	8000168 <__aeabi_dsub>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	3530      	adds	r5, #48	@ 0x30
 8004f58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004f60:	f806 5b01 	strb.w	r5, [r6], #1
 8004f64:	f7fb fd2a 	bl	80009bc <__aeabi_dcmplt>
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	d163      	bne.n	8005034 <_dtoa_r+0x65c>
 8004f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f70:	2000      	movs	r0, #0
 8004f72:	495a      	ldr	r1, [pc, #360]	@ (80050dc <_dtoa_r+0x704>)
 8004f74:	f7fb f8f8 	bl	8000168 <__aeabi_dsub>
 8004f78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004f7c:	f7fb fd1e 	bl	80009bc <__aeabi_dcmplt>
 8004f80:	2800      	cmp	r0, #0
 8004f82:	f040 8087 	bne.w	8005094 <_dtoa_r+0x6bc>
 8004f86:	42a6      	cmp	r6, r4
 8004f88:	f43f af43 	beq.w	8004e12 <_dtoa_r+0x43a>
 8004f8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004f90:	2200      	movs	r2, #0
 8004f92:	4b53      	ldr	r3, [pc, #332]	@ (80050e0 <_dtoa_r+0x708>)
 8004f94:	f7fb faa0 	bl	80004d8 <__aeabi_dmul>
 8004f98:	2200      	movs	r2, #0
 8004f9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fa2:	4b4f      	ldr	r3, [pc, #316]	@ (80050e0 <_dtoa_r+0x708>)
 8004fa4:	f7fb fa98 	bl	80004d8 <__aeabi_dmul>
 8004fa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fac:	e7c4      	b.n	8004f38 <_dtoa_r+0x560>
 8004fae:	4631      	mov	r1, r6
 8004fb0:	4628      	mov	r0, r5
 8004fb2:	f7fb fa91 	bl	80004d8 <__aeabi_dmul>
 8004fb6:	4656      	mov	r6, sl
 8004fb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004fbc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fc2:	f7fb fd39 	bl	8000a38 <__aeabi_d2iz>
 8004fc6:	4605      	mov	r5, r0
 8004fc8:	f7fb fa1c 	bl	8000404 <__aeabi_i2d>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fd4:	f7fb f8c8 	bl	8000168 <__aeabi_dsub>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	3530      	adds	r5, #48	@ 0x30
 8004fde:	f806 5b01 	strb.w	r5, [r6], #1
 8004fe2:	42a6      	cmp	r6, r4
 8004fe4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004fe8:	f04f 0200 	mov.w	r2, #0
 8004fec:	d124      	bne.n	8005038 <_dtoa_r+0x660>
 8004fee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004ff2:	4b39      	ldr	r3, [pc, #228]	@ (80050d8 <_dtoa_r+0x700>)
 8004ff4:	f7fb f8ba 	bl	800016c <__adddf3>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005000:	f7fb fcfa 	bl	80009f8 <__aeabi_dcmpgt>
 8005004:	2800      	cmp	r0, #0
 8005006:	d145      	bne.n	8005094 <_dtoa_r+0x6bc>
 8005008:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800500c:	2000      	movs	r0, #0
 800500e:	4932      	ldr	r1, [pc, #200]	@ (80050d8 <_dtoa_r+0x700>)
 8005010:	f7fb f8aa 	bl	8000168 <__aeabi_dsub>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800501c:	f7fb fcce 	bl	80009bc <__aeabi_dcmplt>
 8005020:	2800      	cmp	r0, #0
 8005022:	f43f aef6 	beq.w	8004e12 <_dtoa_r+0x43a>
 8005026:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005028:	1e73      	subs	r3, r6, #1
 800502a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800502c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005030:	2b30      	cmp	r3, #48	@ 0x30
 8005032:	d0f8      	beq.n	8005026 <_dtoa_r+0x64e>
 8005034:	9f04      	ldr	r7, [sp, #16]
 8005036:	e73f      	b.n	8004eb8 <_dtoa_r+0x4e0>
 8005038:	4b29      	ldr	r3, [pc, #164]	@ (80050e0 <_dtoa_r+0x708>)
 800503a:	f7fb fa4d 	bl	80004d8 <__aeabi_dmul>
 800503e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005042:	e7bc      	b.n	8004fbe <_dtoa_r+0x5e6>
 8005044:	d10c      	bne.n	8005060 <_dtoa_r+0x688>
 8005046:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800504a:	2200      	movs	r2, #0
 800504c:	4b25      	ldr	r3, [pc, #148]	@ (80050e4 <_dtoa_r+0x70c>)
 800504e:	f7fb fa43 	bl	80004d8 <__aeabi_dmul>
 8005052:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005056:	f7fb fcc5 	bl	80009e4 <__aeabi_dcmpge>
 800505a:	2800      	cmp	r0, #0
 800505c:	f000 815b 	beq.w	8005316 <_dtoa_r+0x93e>
 8005060:	2400      	movs	r4, #0
 8005062:	4625      	mov	r5, r4
 8005064:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005066:	4656      	mov	r6, sl
 8005068:	43db      	mvns	r3, r3
 800506a:	9304      	str	r3, [sp, #16]
 800506c:	2700      	movs	r7, #0
 800506e:	4621      	mov	r1, r4
 8005070:	4658      	mov	r0, fp
 8005072:	f000 fbb7 	bl	80057e4 <_Bfree>
 8005076:	2d00      	cmp	r5, #0
 8005078:	d0dc      	beq.n	8005034 <_dtoa_r+0x65c>
 800507a:	b12f      	cbz	r7, 8005088 <_dtoa_r+0x6b0>
 800507c:	42af      	cmp	r7, r5
 800507e:	d003      	beq.n	8005088 <_dtoa_r+0x6b0>
 8005080:	4639      	mov	r1, r7
 8005082:	4658      	mov	r0, fp
 8005084:	f000 fbae 	bl	80057e4 <_Bfree>
 8005088:	4629      	mov	r1, r5
 800508a:	4658      	mov	r0, fp
 800508c:	f000 fbaa 	bl	80057e4 <_Bfree>
 8005090:	e7d0      	b.n	8005034 <_dtoa_r+0x65c>
 8005092:	9704      	str	r7, [sp, #16]
 8005094:	4633      	mov	r3, r6
 8005096:	461e      	mov	r6, r3
 8005098:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800509c:	2a39      	cmp	r2, #57	@ 0x39
 800509e:	d107      	bne.n	80050b0 <_dtoa_r+0x6d8>
 80050a0:	459a      	cmp	sl, r3
 80050a2:	d1f8      	bne.n	8005096 <_dtoa_r+0x6be>
 80050a4:	9a04      	ldr	r2, [sp, #16]
 80050a6:	3201      	adds	r2, #1
 80050a8:	9204      	str	r2, [sp, #16]
 80050aa:	2230      	movs	r2, #48	@ 0x30
 80050ac:	f88a 2000 	strb.w	r2, [sl]
 80050b0:	781a      	ldrb	r2, [r3, #0]
 80050b2:	3201      	adds	r2, #1
 80050b4:	701a      	strb	r2, [r3, #0]
 80050b6:	e7bd      	b.n	8005034 <_dtoa_r+0x65c>
 80050b8:	2200      	movs	r2, #0
 80050ba:	4b09      	ldr	r3, [pc, #36]	@ (80050e0 <_dtoa_r+0x708>)
 80050bc:	f7fb fa0c 	bl	80004d8 <__aeabi_dmul>
 80050c0:	2200      	movs	r2, #0
 80050c2:	2300      	movs	r3, #0
 80050c4:	4604      	mov	r4, r0
 80050c6:	460d      	mov	r5, r1
 80050c8:	f7fb fc6e 	bl	80009a8 <__aeabi_dcmpeq>
 80050cc:	2800      	cmp	r0, #0
 80050ce:	f43f aebc 	beq.w	8004e4a <_dtoa_r+0x472>
 80050d2:	e6f1      	b.n	8004eb8 <_dtoa_r+0x4e0>
 80050d4:	080067e8 	.word	0x080067e8
 80050d8:	3fe00000 	.word	0x3fe00000
 80050dc:	3ff00000 	.word	0x3ff00000
 80050e0:	40240000 	.word	0x40240000
 80050e4:	40140000 	.word	0x40140000
 80050e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80050ea:	2a00      	cmp	r2, #0
 80050ec:	f000 80db 	beq.w	80052a6 <_dtoa_r+0x8ce>
 80050f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80050f2:	2a01      	cmp	r2, #1
 80050f4:	f300 80bf 	bgt.w	8005276 <_dtoa_r+0x89e>
 80050f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80050fa:	2a00      	cmp	r2, #0
 80050fc:	f000 80b7 	beq.w	800526e <_dtoa_r+0x896>
 8005100:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005104:	4646      	mov	r6, r8
 8005106:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005108:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800510a:	2101      	movs	r1, #1
 800510c:	441a      	add	r2, r3
 800510e:	4658      	mov	r0, fp
 8005110:	4498      	add	r8, r3
 8005112:	9209      	str	r2, [sp, #36]	@ 0x24
 8005114:	f000 fc1a 	bl	800594c <__i2b>
 8005118:	4605      	mov	r5, r0
 800511a:	b15e      	cbz	r6, 8005134 <_dtoa_r+0x75c>
 800511c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800511e:	2b00      	cmp	r3, #0
 8005120:	dd08      	ble.n	8005134 <_dtoa_r+0x75c>
 8005122:	42b3      	cmp	r3, r6
 8005124:	bfa8      	it	ge
 8005126:	4633      	movge	r3, r6
 8005128:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800512a:	eba8 0803 	sub.w	r8, r8, r3
 800512e:	1af6      	subs	r6, r6, r3
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	9309      	str	r3, [sp, #36]	@ 0x24
 8005134:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005136:	b1f3      	cbz	r3, 8005176 <_dtoa_r+0x79e>
 8005138:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800513a:	2b00      	cmp	r3, #0
 800513c:	f000 80b7 	beq.w	80052ae <_dtoa_r+0x8d6>
 8005140:	b18c      	cbz	r4, 8005166 <_dtoa_r+0x78e>
 8005142:	4629      	mov	r1, r5
 8005144:	4622      	mov	r2, r4
 8005146:	4658      	mov	r0, fp
 8005148:	f000 fcbe 	bl	8005ac8 <__pow5mult>
 800514c:	464a      	mov	r2, r9
 800514e:	4601      	mov	r1, r0
 8005150:	4605      	mov	r5, r0
 8005152:	4658      	mov	r0, fp
 8005154:	f000 fc10 	bl	8005978 <__multiply>
 8005158:	4649      	mov	r1, r9
 800515a:	9004      	str	r0, [sp, #16]
 800515c:	4658      	mov	r0, fp
 800515e:	f000 fb41 	bl	80057e4 <_Bfree>
 8005162:	9b04      	ldr	r3, [sp, #16]
 8005164:	4699      	mov	r9, r3
 8005166:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005168:	1b1a      	subs	r2, r3, r4
 800516a:	d004      	beq.n	8005176 <_dtoa_r+0x79e>
 800516c:	4649      	mov	r1, r9
 800516e:	4658      	mov	r0, fp
 8005170:	f000 fcaa 	bl	8005ac8 <__pow5mult>
 8005174:	4681      	mov	r9, r0
 8005176:	2101      	movs	r1, #1
 8005178:	4658      	mov	r0, fp
 800517a:	f000 fbe7 	bl	800594c <__i2b>
 800517e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005180:	4604      	mov	r4, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	f000 81c9 	beq.w	800551a <_dtoa_r+0xb42>
 8005188:	461a      	mov	r2, r3
 800518a:	4601      	mov	r1, r0
 800518c:	4658      	mov	r0, fp
 800518e:	f000 fc9b 	bl	8005ac8 <__pow5mult>
 8005192:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005194:	4604      	mov	r4, r0
 8005196:	2b01      	cmp	r3, #1
 8005198:	f300 808f 	bgt.w	80052ba <_dtoa_r+0x8e2>
 800519c:	9b02      	ldr	r3, [sp, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f040 8087 	bne.w	80052b2 <_dtoa_r+0x8da>
 80051a4:	9b03      	ldr	r3, [sp, #12]
 80051a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f040 8083 	bne.w	80052b6 <_dtoa_r+0x8de>
 80051b0:	9b03      	ldr	r3, [sp, #12]
 80051b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051b6:	0d1b      	lsrs	r3, r3, #20
 80051b8:	051b      	lsls	r3, r3, #20
 80051ba:	b12b      	cbz	r3, 80051c8 <_dtoa_r+0x7f0>
 80051bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051be:	f108 0801 	add.w	r8, r8, #1
 80051c2:	3301      	adds	r3, #1
 80051c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80051c6:	2301      	movs	r3, #1
 80051c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80051ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 81aa 	beq.w	8005526 <_dtoa_r+0xb4e>
 80051d2:	6923      	ldr	r3, [r4, #16]
 80051d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80051d8:	6918      	ldr	r0, [r3, #16]
 80051da:	f000 fb6b 	bl	80058b4 <__hi0bits>
 80051de:	f1c0 0020 	rsb	r0, r0, #32
 80051e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051e4:	4418      	add	r0, r3
 80051e6:	f010 001f 	ands.w	r0, r0, #31
 80051ea:	d071      	beq.n	80052d0 <_dtoa_r+0x8f8>
 80051ec:	f1c0 0320 	rsb	r3, r0, #32
 80051f0:	2b04      	cmp	r3, #4
 80051f2:	dd65      	ble.n	80052c0 <_dtoa_r+0x8e8>
 80051f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051f6:	f1c0 001c 	rsb	r0, r0, #28
 80051fa:	4403      	add	r3, r0
 80051fc:	4480      	add	r8, r0
 80051fe:	4406      	add	r6, r0
 8005200:	9309      	str	r3, [sp, #36]	@ 0x24
 8005202:	f1b8 0f00 	cmp.w	r8, #0
 8005206:	dd05      	ble.n	8005214 <_dtoa_r+0x83c>
 8005208:	4649      	mov	r1, r9
 800520a:	4642      	mov	r2, r8
 800520c:	4658      	mov	r0, fp
 800520e:	f000 fcb5 	bl	8005b7c <__lshift>
 8005212:	4681      	mov	r9, r0
 8005214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005216:	2b00      	cmp	r3, #0
 8005218:	dd05      	ble.n	8005226 <_dtoa_r+0x84e>
 800521a:	4621      	mov	r1, r4
 800521c:	461a      	mov	r2, r3
 800521e:	4658      	mov	r0, fp
 8005220:	f000 fcac 	bl	8005b7c <__lshift>
 8005224:	4604      	mov	r4, r0
 8005226:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005228:	2b00      	cmp	r3, #0
 800522a:	d053      	beq.n	80052d4 <_dtoa_r+0x8fc>
 800522c:	4621      	mov	r1, r4
 800522e:	4648      	mov	r0, r9
 8005230:	f000 fd10 	bl	8005c54 <__mcmp>
 8005234:	2800      	cmp	r0, #0
 8005236:	da4d      	bge.n	80052d4 <_dtoa_r+0x8fc>
 8005238:	1e7b      	subs	r3, r7, #1
 800523a:	4649      	mov	r1, r9
 800523c:	9304      	str	r3, [sp, #16]
 800523e:	220a      	movs	r2, #10
 8005240:	2300      	movs	r3, #0
 8005242:	4658      	mov	r0, fp
 8005244:	f000 faf0 	bl	8005828 <__multadd>
 8005248:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800524a:	4681      	mov	r9, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 816c 	beq.w	800552a <_dtoa_r+0xb52>
 8005252:	2300      	movs	r3, #0
 8005254:	4629      	mov	r1, r5
 8005256:	220a      	movs	r2, #10
 8005258:	4658      	mov	r0, fp
 800525a:	f000 fae5 	bl	8005828 <__multadd>
 800525e:	9b08      	ldr	r3, [sp, #32]
 8005260:	4605      	mov	r5, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	dc61      	bgt.n	800532a <_dtoa_r+0x952>
 8005266:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005268:	2b02      	cmp	r3, #2
 800526a:	dc3b      	bgt.n	80052e4 <_dtoa_r+0x90c>
 800526c:	e05d      	b.n	800532a <_dtoa_r+0x952>
 800526e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005270:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005274:	e746      	b.n	8005104 <_dtoa_r+0x72c>
 8005276:	9b07      	ldr	r3, [sp, #28]
 8005278:	1e5c      	subs	r4, r3, #1
 800527a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800527c:	42a3      	cmp	r3, r4
 800527e:	bfbf      	itttt	lt
 8005280:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005282:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005284:	1ae3      	sublt	r3, r4, r3
 8005286:	18d2      	addlt	r2, r2, r3
 8005288:	bfa8      	it	ge
 800528a:	1b1c      	subge	r4, r3, r4
 800528c:	9b07      	ldr	r3, [sp, #28]
 800528e:	bfbe      	ittt	lt
 8005290:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005292:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005294:	2400      	movlt	r4, #0
 8005296:	2b00      	cmp	r3, #0
 8005298:	bfb5      	itete	lt
 800529a:	eba8 0603 	sublt.w	r6, r8, r3
 800529e:	4646      	movge	r6, r8
 80052a0:	2300      	movlt	r3, #0
 80052a2:	9b07      	ldrge	r3, [sp, #28]
 80052a4:	e730      	b.n	8005108 <_dtoa_r+0x730>
 80052a6:	4646      	mov	r6, r8
 80052a8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80052aa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80052ac:	e735      	b.n	800511a <_dtoa_r+0x742>
 80052ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052b0:	e75c      	b.n	800516c <_dtoa_r+0x794>
 80052b2:	2300      	movs	r3, #0
 80052b4:	e788      	b.n	80051c8 <_dtoa_r+0x7f0>
 80052b6:	9b02      	ldr	r3, [sp, #8]
 80052b8:	e786      	b.n	80051c8 <_dtoa_r+0x7f0>
 80052ba:	2300      	movs	r3, #0
 80052bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80052be:	e788      	b.n	80051d2 <_dtoa_r+0x7fa>
 80052c0:	d09f      	beq.n	8005202 <_dtoa_r+0x82a>
 80052c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052c4:	331c      	adds	r3, #28
 80052c6:	441a      	add	r2, r3
 80052c8:	4498      	add	r8, r3
 80052ca:	441e      	add	r6, r3
 80052cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80052ce:	e798      	b.n	8005202 <_dtoa_r+0x82a>
 80052d0:	4603      	mov	r3, r0
 80052d2:	e7f6      	b.n	80052c2 <_dtoa_r+0x8ea>
 80052d4:	9b07      	ldr	r3, [sp, #28]
 80052d6:	9704      	str	r7, [sp, #16]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	dc20      	bgt.n	800531e <_dtoa_r+0x946>
 80052dc:	9308      	str	r3, [sp, #32]
 80052de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	dd1e      	ble.n	8005322 <_dtoa_r+0x94a>
 80052e4:	9b08      	ldr	r3, [sp, #32]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	f47f aebc 	bne.w	8005064 <_dtoa_r+0x68c>
 80052ec:	4621      	mov	r1, r4
 80052ee:	2205      	movs	r2, #5
 80052f0:	4658      	mov	r0, fp
 80052f2:	f000 fa99 	bl	8005828 <__multadd>
 80052f6:	4601      	mov	r1, r0
 80052f8:	4604      	mov	r4, r0
 80052fa:	4648      	mov	r0, r9
 80052fc:	f000 fcaa 	bl	8005c54 <__mcmp>
 8005300:	2800      	cmp	r0, #0
 8005302:	f77f aeaf 	ble.w	8005064 <_dtoa_r+0x68c>
 8005306:	2331      	movs	r3, #49	@ 0x31
 8005308:	4656      	mov	r6, sl
 800530a:	f806 3b01 	strb.w	r3, [r6], #1
 800530e:	9b04      	ldr	r3, [sp, #16]
 8005310:	3301      	adds	r3, #1
 8005312:	9304      	str	r3, [sp, #16]
 8005314:	e6aa      	b.n	800506c <_dtoa_r+0x694>
 8005316:	9c07      	ldr	r4, [sp, #28]
 8005318:	9704      	str	r7, [sp, #16]
 800531a:	4625      	mov	r5, r4
 800531c:	e7f3      	b.n	8005306 <_dtoa_r+0x92e>
 800531e:	9b07      	ldr	r3, [sp, #28]
 8005320:	9308      	str	r3, [sp, #32]
 8005322:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 8104 	beq.w	8005532 <_dtoa_r+0xb5a>
 800532a:	2e00      	cmp	r6, #0
 800532c:	dd05      	ble.n	800533a <_dtoa_r+0x962>
 800532e:	4629      	mov	r1, r5
 8005330:	4632      	mov	r2, r6
 8005332:	4658      	mov	r0, fp
 8005334:	f000 fc22 	bl	8005b7c <__lshift>
 8005338:	4605      	mov	r5, r0
 800533a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800533c:	2b00      	cmp	r3, #0
 800533e:	d05a      	beq.n	80053f6 <_dtoa_r+0xa1e>
 8005340:	4658      	mov	r0, fp
 8005342:	6869      	ldr	r1, [r5, #4]
 8005344:	f000 fa0e 	bl	8005764 <_Balloc>
 8005348:	4606      	mov	r6, r0
 800534a:	b928      	cbnz	r0, 8005358 <_dtoa_r+0x980>
 800534c:	4602      	mov	r2, r0
 800534e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005352:	4b83      	ldr	r3, [pc, #524]	@ (8005560 <_dtoa_r+0xb88>)
 8005354:	f7ff bb54 	b.w	8004a00 <_dtoa_r+0x28>
 8005358:	692a      	ldr	r2, [r5, #16]
 800535a:	f105 010c 	add.w	r1, r5, #12
 800535e:	3202      	adds	r2, #2
 8005360:	0092      	lsls	r2, r2, #2
 8005362:	300c      	adds	r0, #12
 8005364:	f001 f80a 	bl	800637c <memcpy>
 8005368:	2201      	movs	r2, #1
 800536a:	4631      	mov	r1, r6
 800536c:	4658      	mov	r0, fp
 800536e:	f000 fc05 	bl	8005b7c <__lshift>
 8005372:	462f      	mov	r7, r5
 8005374:	4605      	mov	r5, r0
 8005376:	f10a 0301 	add.w	r3, sl, #1
 800537a:	9307      	str	r3, [sp, #28]
 800537c:	9b08      	ldr	r3, [sp, #32]
 800537e:	4453      	add	r3, sl
 8005380:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005382:	9b02      	ldr	r3, [sp, #8]
 8005384:	f003 0301 	and.w	r3, r3, #1
 8005388:	930a      	str	r3, [sp, #40]	@ 0x28
 800538a:	9b07      	ldr	r3, [sp, #28]
 800538c:	4621      	mov	r1, r4
 800538e:	3b01      	subs	r3, #1
 8005390:	4648      	mov	r0, r9
 8005392:	9302      	str	r3, [sp, #8]
 8005394:	f7ff fa95 	bl	80048c2 <quorem>
 8005398:	4639      	mov	r1, r7
 800539a:	9008      	str	r0, [sp, #32]
 800539c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80053a0:	4648      	mov	r0, r9
 80053a2:	f000 fc57 	bl	8005c54 <__mcmp>
 80053a6:	462a      	mov	r2, r5
 80053a8:	9009      	str	r0, [sp, #36]	@ 0x24
 80053aa:	4621      	mov	r1, r4
 80053ac:	4658      	mov	r0, fp
 80053ae:	f000 fc6d 	bl	8005c8c <__mdiff>
 80053b2:	68c2      	ldr	r2, [r0, #12]
 80053b4:	4606      	mov	r6, r0
 80053b6:	bb02      	cbnz	r2, 80053fa <_dtoa_r+0xa22>
 80053b8:	4601      	mov	r1, r0
 80053ba:	4648      	mov	r0, r9
 80053bc:	f000 fc4a 	bl	8005c54 <__mcmp>
 80053c0:	4602      	mov	r2, r0
 80053c2:	4631      	mov	r1, r6
 80053c4:	4658      	mov	r0, fp
 80053c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80053c8:	f000 fa0c 	bl	80057e4 <_Bfree>
 80053cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80053ce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80053d0:	9e07      	ldr	r6, [sp, #28]
 80053d2:	ea43 0102 	orr.w	r1, r3, r2
 80053d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053d8:	4319      	orrs	r1, r3
 80053da:	d110      	bne.n	80053fe <_dtoa_r+0xa26>
 80053dc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80053e0:	d029      	beq.n	8005436 <_dtoa_r+0xa5e>
 80053e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	dd02      	ble.n	80053ee <_dtoa_r+0xa16>
 80053e8:	9b08      	ldr	r3, [sp, #32]
 80053ea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80053ee:	9b02      	ldr	r3, [sp, #8]
 80053f0:	f883 8000 	strb.w	r8, [r3]
 80053f4:	e63b      	b.n	800506e <_dtoa_r+0x696>
 80053f6:	4628      	mov	r0, r5
 80053f8:	e7bb      	b.n	8005372 <_dtoa_r+0x99a>
 80053fa:	2201      	movs	r2, #1
 80053fc:	e7e1      	b.n	80053c2 <_dtoa_r+0x9ea>
 80053fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005400:	2b00      	cmp	r3, #0
 8005402:	db04      	blt.n	800540e <_dtoa_r+0xa36>
 8005404:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005406:	430b      	orrs	r3, r1
 8005408:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800540a:	430b      	orrs	r3, r1
 800540c:	d120      	bne.n	8005450 <_dtoa_r+0xa78>
 800540e:	2a00      	cmp	r2, #0
 8005410:	dded      	ble.n	80053ee <_dtoa_r+0xa16>
 8005412:	4649      	mov	r1, r9
 8005414:	2201      	movs	r2, #1
 8005416:	4658      	mov	r0, fp
 8005418:	f000 fbb0 	bl	8005b7c <__lshift>
 800541c:	4621      	mov	r1, r4
 800541e:	4681      	mov	r9, r0
 8005420:	f000 fc18 	bl	8005c54 <__mcmp>
 8005424:	2800      	cmp	r0, #0
 8005426:	dc03      	bgt.n	8005430 <_dtoa_r+0xa58>
 8005428:	d1e1      	bne.n	80053ee <_dtoa_r+0xa16>
 800542a:	f018 0f01 	tst.w	r8, #1
 800542e:	d0de      	beq.n	80053ee <_dtoa_r+0xa16>
 8005430:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005434:	d1d8      	bne.n	80053e8 <_dtoa_r+0xa10>
 8005436:	2339      	movs	r3, #57	@ 0x39
 8005438:	9a02      	ldr	r2, [sp, #8]
 800543a:	7013      	strb	r3, [r2, #0]
 800543c:	4633      	mov	r3, r6
 800543e:	461e      	mov	r6, r3
 8005440:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005444:	3b01      	subs	r3, #1
 8005446:	2a39      	cmp	r2, #57	@ 0x39
 8005448:	d052      	beq.n	80054f0 <_dtoa_r+0xb18>
 800544a:	3201      	adds	r2, #1
 800544c:	701a      	strb	r2, [r3, #0]
 800544e:	e60e      	b.n	800506e <_dtoa_r+0x696>
 8005450:	2a00      	cmp	r2, #0
 8005452:	dd07      	ble.n	8005464 <_dtoa_r+0xa8c>
 8005454:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005458:	d0ed      	beq.n	8005436 <_dtoa_r+0xa5e>
 800545a:	9a02      	ldr	r2, [sp, #8]
 800545c:	f108 0301 	add.w	r3, r8, #1
 8005460:	7013      	strb	r3, [r2, #0]
 8005462:	e604      	b.n	800506e <_dtoa_r+0x696>
 8005464:	9b07      	ldr	r3, [sp, #28]
 8005466:	9a07      	ldr	r2, [sp, #28]
 8005468:	f803 8c01 	strb.w	r8, [r3, #-1]
 800546c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800546e:	4293      	cmp	r3, r2
 8005470:	d028      	beq.n	80054c4 <_dtoa_r+0xaec>
 8005472:	4649      	mov	r1, r9
 8005474:	2300      	movs	r3, #0
 8005476:	220a      	movs	r2, #10
 8005478:	4658      	mov	r0, fp
 800547a:	f000 f9d5 	bl	8005828 <__multadd>
 800547e:	42af      	cmp	r7, r5
 8005480:	4681      	mov	r9, r0
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	f04f 020a 	mov.w	r2, #10
 800548a:	4639      	mov	r1, r7
 800548c:	4658      	mov	r0, fp
 800548e:	d107      	bne.n	80054a0 <_dtoa_r+0xac8>
 8005490:	f000 f9ca 	bl	8005828 <__multadd>
 8005494:	4607      	mov	r7, r0
 8005496:	4605      	mov	r5, r0
 8005498:	9b07      	ldr	r3, [sp, #28]
 800549a:	3301      	adds	r3, #1
 800549c:	9307      	str	r3, [sp, #28]
 800549e:	e774      	b.n	800538a <_dtoa_r+0x9b2>
 80054a0:	f000 f9c2 	bl	8005828 <__multadd>
 80054a4:	4629      	mov	r1, r5
 80054a6:	4607      	mov	r7, r0
 80054a8:	2300      	movs	r3, #0
 80054aa:	220a      	movs	r2, #10
 80054ac:	4658      	mov	r0, fp
 80054ae:	f000 f9bb 	bl	8005828 <__multadd>
 80054b2:	4605      	mov	r5, r0
 80054b4:	e7f0      	b.n	8005498 <_dtoa_r+0xac0>
 80054b6:	9b08      	ldr	r3, [sp, #32]
 80054b8:	2700      	movs	r7, #0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	bfcc      	ite	gt
 80054be:	461e      	movgt	r6, r3
 80054c0:	2601      	movle	r6, #1
 80054c2:	4456      	add	r6, sl
 80054c4:	4649      	mov	r1, r9
 80054c6:	2201      	movs	r2, #1
 80054c8:	4658      	mov	r0, fp
 80054ca:	f000 fb57 	bl	8005b7c <__lshift>
 80054ce:	4621      	mov	r1, r4
 80054d0:	4681      	mov	r9, r0
 80054d2:	f000 fbbf 	bl	8005c54 <__mcmp>
 80054d6:	2800      	cmp	r0, #0
 80054d8:	dcb0      	bgt.n	800543c <_dtoa_r+0xa64>
 80054da:	d102      	bne.n	80054e2 <_dtoa_r+0xb0a>
 80054dc:	f018 0f01 	tst.w	r8, #1
 80054e0:	d1ac      	bne.n	800543c <_dtoa_r+0xa64>
 80054e2:	4633      	mov	r3, r6
 80054e4:	461e      	mov	r6, r3
 80054e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80054ea:	2a30      	cmp	r2, #48	@ 0x30
 80054ec:	d0fa      	beq.n	80054e4 <_dtoa_r+0xb0c>
 80054ee:	e5be      	b.n	800506e <_dtoa_r+0x696>
 80054f0:	459a      	cmp	sl, r3
 80054f2:	d1a4      	bne.n	800543e <_dtoa_r+0xa66>
 80054f4:	9b04      	ldr	r3, [sp, #16]
 80054f6:	3301      	adds	r3, #1
 80054f8:	9304      	str	r3, [sp, #16]
 80054fa:	2331      	movs	r3, #49	@ 0x31
 80054fc:	f88a 3000 	strb.w	r3, [sl]
 8005500:	e5b5      	b.n	800506e <_dtoa_r+0x696>
 8005502:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005504:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005564 <_dtoa_r+0xb8c>
 8005508:	b11b      	cbz	r3, 8005512 <_dtoa_r+0xb3a>
 800550a:	f10a 0308 	add.w	r3, sl, #8
 800550e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	4650      	mov	r0, sl
 8005514:	b017      	add	sp, #92	@ 0x5c
 8005516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800551a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800551c:	2b01      	cmp	r3, #1
 800551e:	f77f ae3d 	ble.w	800519c <_dtoa_r+0x7c4>
 8005522:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005524:	930a      	str	r3, [sp, #40]	@ 0x28
 8005526:	2001      	movs	r0, #1
 8005528:	e65b      	b.n	80051e2 <_dtoa_r+0x80a>
 800552a:	9b08      	ldr	r3, [sp, #32]
 800552c:	2b00      	cmp	r3, #0
 800552e:	f77f aed6 	ble.w	80052de <_dtoa_r+0x906>
 8005532:	4656      	mov	r6, sl
 8005534:	4621      	mov	r1, r4
 8005536:	4648      	mov	r0, r9
 8005538:	f7ff f9c3 	bl	80048c2 <quorem>
 800553c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005540:	9b08      	ldr	r3, [sp, #32]
 8005542:	f806 8b01 	strb.w	r8, [r6], #1
 8005546:	eba6 020a 	sub.w	r2, r6, sl
 800554a:	4293      	cmp	r3, r2
 800554c:	ddb3      	ble.n	80054b6 <_dtoa_r+0xade>
 800554e:	4649      	mov	r1, r9
 8005550:	2300      	movs	r3, #0
 8005552:	220a      	movs	r2, #10
 8005554:	4658      	mov	r0, fp
 8005556:	f000 f967 	bl	8005828 <__multadd>
 800555a:	4681      	mov	r9, r0
 800555c:	e7ea      	b.n	8005534 <_dtoa_r+0xb5c>
 800555e:	bf00      	nop
 8005560:	0800674a 	.word	0x0800674a
 8005564:	080066ce 	.word	0x080066ce

08005568 <_free_r>:
 8005568:	b538      	push	{r3, r4, r5, lr}
 800556a:	4605      	mov	r5, r0
 800556c:	2900      	cmp	r1, #0
 800556e:	d040      	beq.n	80055f2 <_free_r+0x8a>
 8005570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005574:	1f0c      	subs	r4, r1, #4
 8005576:	2b00      	cmp	r3, #0
 8005578:	bfb8      	it	lt
 800557a:	18e4      	addlt	r4, r4, r3
 800557c:	f000 f8e6 	bl	800574c <__malloc_lock>
 8005580:	4a1c      	ldr	r2, [pc, #112]	@ (80055f4 <_free_r+0x8c>)
 8005582:	6813      	ldr	r3, [r2, #0]
 8005584:	b933      	cbnz	r3, 8005594 <_free_r+0x2c>
 8005586:	6063      	str	r3, [r4, #4]
 8005588:	6014      	str	r4, [r2, #0]
 800558a:	4628      	mov	r0, r5
 800558c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005590:	f000 b8e2 	b.w	8005758 <__malloc_unlock>
 8005594:	42a3      	cmp	r3, r4
 8005596:	d908      	bls.n	80055aa <_free_r+0x42>
 8005598:	6820      	ldr	r0, [r4, #0]
 800559a:	1821      	adds	r1, r4, r0
 800559c:	428b      	cmp	r3, r1
 800559e:	bf01      	itttt	eq
 80055a0:	6819      	ldreq	r1, [r3, #0]
 80055a2:	685b      	ldreq	r3, [r3, #4]
 80055a4:	1809      	addeq	r1, r1, r0
 80055a6:	6021      	streq	r1, [r4, #0]
 80055a8:	e7ed      	b.n	8005586 <_free_r+0x1e>
 80055aa:	461a      	mov	r2, r3
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	b10b      	cbz	r3, 80055b4 <_free_r+0x4c>
 80055b0:	42a3      	cmp	r3, r4
 80055b2:	d9fa      	bls.n	80055aa <_free_r+0x42>
 80055b4:	6811      	ldr	r1, [r2, #0]
 80055b6:	1850      	adds	r0, r2, r1
 80055b8:	42a0      	cmp	r0, r4
 80055ba:	d10b      	bne.n	80055d4 <_free_r+0x6c>
 80055bc:	6820      	ldr	r0, [r4, #0]
 80055be:	4401      	add	r1, r0
 80055c0:	1850      	adds	r0, r2, r1
 80055c2:	4283      	cmp	r3, r0
 80055c4:	6011      	str	r1, [r2, #0]
 80055c6:	d1e0      	bne.n	800558a <_free_r+0x22>
 80055c8:	6818      	ldr	r0, [r3, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	4408      	add	r0, r1
 80055ce:	6010      	str	r0, [r2, #0]
 80055d0:	6053      	str	r3, [r2, #4]
 80055d2:	e7da      	b.n	800558a <_free_r+0x22>
 80055d4:	d902      	bls.n	80055dc <_free_r+0x74>
 80055d6:	230c      	movs	r3, #12
 80055d8:	602b      	str	r3, [r5, #0]
 80055da:	e7d6      	b.n	800558a <_free_r+0x22>
 80055dc:	6820      	ldr	r0, [r4, #0]
 80055de:	1821      	adds	r1, r4, r0
 80055e0:	428b      	cmp	r3, r1
 80055e2:	bf01      	itttt	eq
 80055e4:	6819      	ldreq	r1, [r3, #0]
 80055e6:	685b      	ldreq	r3, [r3, #4]
 80055e8:	1809      	addeq	r1, r1, r0
 80055ea:	6021      	streq	r1, [r4, #0]
 80055ec:	6063      	str	r3, [r4, #4]
 80055ee:	6054      	str	r4, [r2, #4]
 80055f0:	e7cb      	b.n	800558a <_free_r+0x22>
 80055f2:	bd38      	pop	{r3, r4, r5, pc}
 80055f4:	200004a0 	.word	0x200004a0

080055f8 <malloc>:
 80055f8:	4b02      	ldr	r3, [pc, #8]	@ (8005604 <malloc+0xc>)
 80055fa:	4601      	mov	r1, r0
 80055fc:	6818      	ldr	r0, [r3, #0]
 80055fe:	f000 b825 	b.w	800564c <_malloc_r>
 8005602:	bf00      	nop
 8005604:	20000018 	.word	0x20000018

08005608 <sbrk_aligned>:
 8005608:	b570      	push	{r4, r5, r6, lr}
 800560a:	4e0f      	ldr	r6, [pc, #60]	@ (8005648 <sbrk_aligned+0x40>)
 800560c:	460c      	mov	r4, r1
 800560e:	6831      	ldr	r1, [r6, #0]
 8005610:	4605      	mov	r5, r0
 8005612:	b911      	cbnz	r1, 800561a <sbrk_aligned+0x12>
 8005614:	f000 fea2 	bl	800635c <_sbrk_r>
 8005618:	6030      	str	r0, [r6, #0]
 800561a:	4621      	mov	r1, r4
 800561c:	4628      	mov	r0, r5
 800561e:	f000 fe9d 	bl	800635c <_sbrk_r>
 8005622:	1c43      	adds	r3, r0, #1
 8005624:	d103      	bne.n	800562e <sbrk_aligned+0x26>
 8005626:	f04f 34ff 	mov.w	r4, #4294967295
 800562a:	4620      	mov	r0, r4
 800562c:	bd70      	pop	{r4, r5, r6, pc}
 800562e:	1cc4      	adds	r4, r0, #3
 8005630:	f024 0403 	bic.w	r4, r4, #3
 8005634:	42a0      	cmp	r0, r4
 8005636:	d0f8      	beq.n	800562a <sbrk_aligned+0x22>
 8005638:	1a21      	subs	r1, r4, r0
 800563a:	4628      	mov	r0, r5
 800563c:	f000 fe8e 	bl	800635c <_sbrk_r>
 8005640:	3001      	adds	r0, #1
 8005642:	d1f2      	bne.n	800562a <sbrk_aligned+0x22>
 8005644:	e7ef      	b.n	8005626 <sbrk_aligned+0x1e>
 8005646:	bf00      	nop
 8005648:	2000049c 	.word	0x2000049c

0800564c <_malloc_r>:
 800564c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005650:	1ccd      	adds	r5, r1, #3
 8005652:	f025 0503 	bic.w	r5, r5, #3
 8005656:	3508      	adds	r5, #8
 8005658:	2d0c      	cmp	r5, #12
 800565a:	bf38      	it	cc
 800565c:	250c      	movcc	r5, #12
 800565e:	2d00      	cmp	r5, #0
 8005660:	4606      	mov	r6, r0
 8005662:	db01      	blt.n	8005668 <_malloc_r+0x1c>
 8005664:	42a9      	cmp	r1, r5
 8005666:	d904      	bls.n	8005672 <_malloc_r+0x26>
 8005668:	230c      	movs	r3, #12
 800566a:	6033      	str	r3, [r6, #0]
 800566c:	2000      	movs	r0, #0
 800566e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005672:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005748 <_malloc_r+0xfc>
 8005676:	f000 f869 	bl	800574c <__malloc_lock>
 800567a:	f8d8 3000 	ldr.w	r3, [r8]
 800567e:	461c      	mov	r4, r3
 8005680:	bb44      	cbnz	r4, 80056d4 <_malloc_r+0x88>
 8005682:	4629      	mov	r1, r5
 8005684:	4630      	mov	r0, r6
 8005686:	f7ff ffbf 	bl	8005608 <sbrk_aligned>
 800568a:	1c43      	adds	r3, r0, #1
 800568c:	4604      	mov	r4, r0
 800568e:	d158      	bne.n	8005742 <_malloc_r+0xf6>
 8005690:	f8d8 4000 	ldr.w	r4, [r8]
 8005694:	4627      	mov	r7, r4
 8005696:	2f00      	cmp	r7, #0
 8005698:	d143      	bne.n	8005722 <_malloc_r+0xd6>
 800569a:	2c00      	cmp	r4, #0
 800569c:	d04b      	beq.n	8005736 <_malloc_r+0xea>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	4639      	mov	r1, r7
 80056a2:	4630      	mov	r0, r6
 80056a4:	eb04 0903 	add.w	r9, r4, r3
 80056a8:	f000 fe58 	bl	800635c <_sbrk_r>
 80056ac:	4581      	cmp	r9, r0
 80056ae:	d142      	bne.n	8005736 <_malloc_r+0xea>
 80056b0:	6821      	ldr	r1, [r4, #0]
 80056b2:	4630      	mov	r0, r6
 80056b4:	1a6d      	subs	r5, r5, r1
 80056b6:	4629      	mov	r1, r5
 80056b8:	f7ff ffa6 	bl	8005608 <sbrk_aligned>
 80056bc:	3001      	adds	r0, #1
 80056be:	d03a      	beq.n	8005736 <_malloc_r+0xea>
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	442b      	add	r3, r5
 80056c4:	6023      	str	r3, [r4, #0]
 80056c6:	f8d8 3000 	ldr.w	r3, [r8]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	bb62      	cbnz	r2, 8005728 <_malloc_r+0xdc>
 80056ce:	f8c8 7000 	str.w	r7, [r8]
 80056d2:	e00f      	b.n	80056f4 <_malloc_r+0xa8>
 80056d4:	6822      	ldr	r2, [r4, #0]
 80056d6:	1b52      	subs	r2, r2, r5
 80056d8:	d420      	bmi.n	800571c <_malloc_r+0xd0>
 80056da:	2a0b      	cmp	r2, #11
 80056dc:	d917      	bls.n	800570e <_malloc_r+0xc2>
 80056de:	1961      	adds	r1, r4, r5
 80056e0:	42a3      	cmp	r3, r4
 80056e2:	6025      	str	r5, [r4, #0]
 80056e4:	bf18      	it	ne
 80056e6:	6059      	strne	r1, [r3, #4]
 80056e8:	6863      	ldr	r3, [r4, #4]
 80056ea:	bf08      	it	eq
 80056ec:	f8c8 1000 	streq.w	r1, [r8]
 80056f0:	5162      	str	r2, [r4, r5]
 80056f2:	604b      	str	r3, [r1, #4]
 80056f4:	4630      	mov	r0, r6
 80056f6:	f000 f82f 	bl	8005758 <__malloc_unlock>
 80056fa:	f104 000b 	add.w	r0, r4, #11
 80056fe:	1d23      	adds	r3, r4, #4
 8005700:	f020 0007 	bic.w	r0, r0, #7
 8005704:	1ac2      	subs	r2, r0, r3
 8005706:	bf1c      	itt	ne
 8005708:	1a1b      	subne	r3, r3, r0
 800570a:	50a3      	strne	r3, [r4, r2]
 800570c:	e7af      	b.n	800566e <_malloc_r+0x22>
 800570e:	6862      	ldr	r2, [r4, #4]
 8005710:	42a3      	cmp	r3, r4
 8005712:	bf0c      	ite	eq
 8005714:	f8c8 2000 	streq.w	r2, [r8]
 8005718:	605a      	strne	r2, [r3, #4]
 800571a:	e7eb      	b.n	80056f4 <_malloc_r+0xa8>
 800571c:	4623      	mov	r3, r4
 800571e:	6864      	ldr	r4, [r4, #4]
 8005720:	e7ae      	b.n	8005680 <_malloc_r+0x34>
 8005722:	463c      	mov	r4, r7
 8005724:	687f      	ldr	r7, [r7, #4]
 8005726:	e7b6      	b.n	8005696 <_malloc_r+0x4a>
 8005728:	461a      	mov	r2, r3
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	42a3      	cmp	r3, r4
 800572e:	d1fb      	bne.n	8005728 <_malloc_r+0xdc>
 8005730:	2300      	movs	r3, #0
 8005732:	6053      	str	r3, [r2, #4]
 8005734:	e7de      	b.n	80056f4 <_malloc_r+0xa8>
 8005736:	230c      	movs	r3, #12
 8005738:	4630      	mov	r0, r6
 800573a:	6033      	str	r3, [r6, #0]
 800573c:	f000 f80c 	bl	8005758 <__malloc_unlock>
 8005740:	e794      	b.n	800566c <_malloc_r+0x20>
 8005742:	6005      	str	r5, [r0, #0]
 8005744:	e7d6      	b.n	80056f4 <_malloc_r+0xa8>
 8005746:	bf00      	nop
 8005748:	200004a0 	.word	0x200004a0

0800574c <__malloc_lock>:
 800574c:	4801      	ldr	r0, [pc, #4]	@ (8005754 <__malloc_lock+0x8>)
 800574e:	f7ff b8a8 	b.w	80048a2 <__retarget_lock_acquire_recursive>
 8005752:	bf00      	nop
 8005754:	20000498 	.word	0x20000498

08005758 <__malloc_unlock>:
 8005758:	4801      	ldr	r0, [pc, #4]	@ (8005760 <__malloc_unlock+0x8>)
 800575a:	f7ff b8a3 	b.w	80048a4 <__retarget_lock_release_recursive>
 800575e:	bf00      	nop
 8005760:	20000498 	.word	0x20000498

08005764 <_Balloc>:
 8005764:	b570      	push	{r4, r5, r6, lr}
 8005766:	69c6      	ldr	r6, [r0, #28]
 8005768:	4604      	mov	r4, r0
 800576a:	460d      	mov	r5, r1
 800576c:	b976      	cbnz	r6, 800578c <_Balloc+0x28>
 800576e:	2010      	movs	r0, #16
 8005770:	f7ff ff42 	bl	80055f8 <malloc>
 8005774:	4602      	mov	r2, r0
 8005776:	61e0      	str	r0, [r4, #28]
 8005778:	b920      	cbnz	r0, 8005784 <_Balloc+0x20>
 800577a:	216b      	movs	r1, #107	@ 0x6b
 800577c:	4b17      	ldr	r3, [pc, #92]	@ (80057dc <_Balloc+0x78>)
 800577e:	4818      	ldr	r0, [pc, #96]	@ (80057e0 <_Balloc+0x7c>)
 8005780:	f000 fe0a 	bl	8006398 <__assert_func>
 8005784:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005788:	6006      	str	r6, [r0, #0]
 800578a:	60c6      	str	r6, [r0, #12]
 800578c:	69e6      	ldr	r6, [r4, #28]
 800578e:	68f3      	ldr	r3, [r6, #12]
 8005790:	b183      	cbz	r3, 80057b4 <_Balloc+0x50>
 8005792:	69e3      	ldr	r3, [r4, #28]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800579a:	b9b8      	cbnz	r0, 80057cc <_Balloc+0x68>
 800579c:	2101      	movs	r1, #1
 800579e:	fa01 f605 	lsl.w	r6, r1, r5
 80057a2:	1d72      	adds	r2, r6, #5
 80057a4:	4620      	mov	r0, r4
 80057a6:	0092      	lsls	r2, r2, #2
 80057a8:	f000 fe14 	bl	80063d4 <_calloc_r>
 80057ac:	b160      	cbz	r0, 80057c8 <_Balloc+0x64>
 80057ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80057b2:	e00e      	b.n	80057d2 <_Balloc+0x6e>
 80057b4:	2221      	movs	r2, #33	@ 0x21
 80057b6:	2104      	movs	r1, #4
 80057b8:	4620      	mov	r0, r4
 80057ba:	f000 fe0b 	bl	80063d4 <_calloc_r>
 80057be:	69e3      	ldr	r3, [r4, #28]
 80057c0:	60f0      	str	r0, [r6, #12]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e4      	bne.n	8005792 <_Balloc+0x2e>
 80057c8:	2000      	movs	r0, #0
 80057ca:	bd70      	pop	{r4, r5, r6, pc}
 80057cc:	6802      	ldr	r2, [r0, #0]
 80057ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80057d2:	2300      	movs	r3, #0
 80057d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80057d8:	e7f7      	b.n	80057ca <_Balloc+0x66>
 80057da:	bf00      	nop
 80057dc:	080066db 	.word	0x080066db
 80057e0:	0800675b 	.word	0x0800675b

080057e4 <_Bfree>:
 80057e4:	b570      	push	{r4, r5, r6, lr}
 80057e6:	69c6      	ldr	r6, [r0, #28]
 80057e8:	4605      	mov	r5, r0
 80057ea:	460c      	mov	r4, r1
 80057ec:	b976      	cbnz	r6, 800580c <_Bfree+0x28>
 80057ee:	2010      	movs	r0, #16
 80057f0:	f7ff ff02 	bl	80055f8 <malloc>
 80057f4:	4602      	mov	r2, r0
 80057f6:	61e8      	str	r0, [r5, #28]
 80057f8:	b920      	cbnz	r0, 8005804 <_Bfree+0x20>
 80057fa:	218f      	movs	r1, #143	@ 0x8f
 80057fc:	4b08      	ldr	r3, [pc, #32]	@ (8005820 <_Bfree+0x3c>)
 80057fe:	4809      	ldr	r0, [pc, #36]	@ (8005824 <_Bfree+0x40>)
 8005800:	f000 fdca 	bl	8006398 <__assert_func>
 8005804:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005808:	6006      	str	r6, [r0, #0]
 800580a:	60c6      	str	r6, [r0, #12]
 800580c:	b13c      	cbz	r4, 800581e <_Bfree+0x3a>
 800580e:	69eb      	ldr	r3, [r5, #28]
 8005810:	6862      	ldr	r2, [r4, #4]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005818:	6021      	str	r1, [r4, #0]
 800581a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800581e:	bd70      	pop	{r4, r5, r6, pc}
 8005820:	080066db 	.word	0x080066db
 8005824:	0800675b 	.word	0x0800675b

08005828 <__multadd>:
 8005828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800582c:	4607      	mov	r7, r0
 800582e:	460c      	mov	r4, r1
 8005830:	461e      	mov	r6, r3
 8005832:	2000      	movs	r0, #0
 8005834:	690d      	ldr	r5, [r1, #16]
 8005836:	f101 0c14 	add.w	ip, r1, #20
 800583a:	f8dc 3000 	ldr.w	r3, [ip]
 800583e:	3001      	adds	r0, #1
 8005840:	b299      	uxth	r1, r3
 8005842:	fb02 6101 	mla	r1, r2, r1, r6
 8005846:	0c1e      	lsrs	r6, r3, #16
 8005848:	0c0b      	lsrs	r3, r1, #16
 800584a:	fb02 3306 	mla	r3, r2, r6, r3
 800584e:	b289      	uxth	r1, r1
 8005850:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005854:	4285      	cmp	r5, r0
 8005856:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800585a:	f84c 1b04 	str.w	r1, [ip], #4
 800585e:	dcec      	bgt.n	800583a <__multadd+0x12>
 8005860:	b30e      	cbz	r6, 80058a6 <__multadd+0x7e>
 8005862:	68a3      	ldr	r3, [r4, #8]
 8005864:	42ab      	cmp	r3, r5
 8005866:	dc19      	bgt.n	800589c <__multadd+0x74>
 8005868:	6861      	ldr	r1, [r4, #4]
 800586a:	4638      	mov	r0, r7
 800586c:	3101      	adds	r1, #1
 800586e:	f7ff ff79 	bl	8005764 <_Balloc>
 8005872:	4680      	mov	r8, r0
 8005874:	b928      	cbnz	r0, 8005882 <__multadd+0x5a>
 8005876:	4602      	mov	r2, r0
 8005878:	21ba      	movs	r1, #186	@ 0xba
 800587a:	4b0c      	ldr	r3, [pc, #48]	@ (80058ac <__multadd+0x84>)
 800587c:	480c      	ldr	r0, [pc, #48]	@ (80058b0 <__multadd+0x88>)
 800587e:	f000 fd8b 	bl	8006398 <__assert_func>
 8005882:	6922      	ldr	r2, [r4, #16]
 8005884:	f104 010c 	add.w	r1, r4, #12
 8005888:	3202      	adds	r2, #2
 800588a:	0092      	lsls	r2, r2, #2
 800588c:	300c      	adds	r0, #12
 800588e:	f000 fd75 	bl	800637c <memcpy>
 8005892:	4621      	mov	r1, r4
 8005894:	4638      	mov	r0, r7
 8005896:	f7ff ffa5 	bl	80057e4 <_Bfree>
 800589a:	4644      	mov	r4, r8
 800589c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80058a0:	3501      	adds	r5, #1
 80058a2:	615e      	str	r6, [r3, #20]
 80058a4:	6125      	str	r5, [r4, #16]
 80058a6:	4620      	mov	r0, r4
 80058a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ac:	0800674a 	.word	0x0800674a
 80058b0:	0800675b 	.word	0x0800675b

080058b4 <__hi0bits>:
 80058b4:	4603      	mov	r3, r0
 80058b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80058ba:	bf3a      	itte	cc
 80058bc:	0403      	lslcc	r3, r0, #16
 80058be:	2010      	movcc	r0, #16
 80058c0:	2000      	movcs	r0, #0
 80058c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058c6:	bf3c      	itt	cc
 80058c8:	021b      	lslcc	r3, r3, #8
 80058ca:	3008      	addcc	r0, #8
 80058cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058d0:	bf3c      	itt	cc
 80058d2:	011b      	lslcc	r3, r3, #4
 80058d4:	3004      	addcc	r0, #4
 80058d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058da:	bf3c      	itt	cc
 80058dc:	009b      	lslcc	r3, r3, #2
 80058de:	3002      	addcc	r0, #2
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	db05      	blt.n	80058f0 <__hi0bits+0x3c>
 80058e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80058e8:	f100 0001 	add.w	r0, r0, #1
 80058ec:	bf08      	it	eq
 80058ee:	2020      	moveq	r0, #32
 80058f0:	4770      	bx	lr

080058f2 <__lo0bits>:
 80058f2:	6803      	ldr	r3, [r0, #0]
 80058f4:	4602      	mov	r2, r0
 80058f6:	f013 0007 	ands.w	r0, r3, #7
 80058fa:	d00b      	beq.n	8005914 <__lo0bits+0x22>
 80058fc:	07d9      	lsls	r1, r3, #31
 80058fe:	d421      	bmi.n	8005944 <__lo0bits+0x52>
 8005900:	0798      	lsls	r0, r3, #30
 8005902:	bf49      	itett	mi
 8005904:	085b      	lsrmi	r3, r3, #1
 8005906:	089b      	lsrpl	r3, r3, #2
 8005908:	2001      	movmi	r0, #1
 800590a:	6013      	strmi	r3, [r2, #0]
 800590c:	bf5c      	itt	pl
 800590e:	2002      	movpl	r0, #2
 8005910:	6013      	strpl	r3, [r2, #0]
 8005912:	4770      	bx	lr
 8005914:	b299      	uxth	r1, r3
 8005916:	b909      	cbnz	r1, 800591c <__lo0bits+0x2a>
 8005918:	2010      	movs	r0, #16
 800591a:	0c1b      	lsrs	r3, r3, #16
 800591c:	b2d9      	uxtb	r1, r3
 800591e:	b909      	cbnz	r1, 8005924 <__lo0bits+0x32>
 8005920:	3008      	adds	r0, #8
 8005922:	0a1b      	lsrs	r3, r3, #8
 8005924:	0719      	lsls	r1, r3, #28
 8005926:	bf04      	itt	eq
 8005928:	091b      	lsreq	r3, r3, #4
 800592a:	3004      	addeq	r0, #4
 800592c:	0799      	lsls	r1, r3, #30
 800592e:	bf04      	itt	eq
 8005930:	089b      	lsreq	r3, r3, #2
 8005932:	3002      	addeq	r0, #2
 8005934:	07d9      	lsls	r1, r3, #31
 8005936:	d403      	bmi.n	8005940 <__lo0bits+0x4e>
 8005938:	085b      	lsrs	r3, r3, #1
 800593a:	f100 0001 	add.w	r0, r0, #1
 800593e:	d003      	beq.n	8005948 <__lo0bits+0x56>
 8005940:	6013      	str	r3, [r2, #0]
 8005942:	4770      	bx	lr
 8005944:	2000      	movs	r0, #0
 8005946:	4770      	bx	lr
 8005948:	2020      	movs	r0, #32
 800594a:	4770      	bx	lr

0800594c <__i2b>:
 800594c:	b510      	push	{r4, lr}
 800594e:	460c      	mov	r4, r1
 8005950:	2101      	movs	r1, #1
 8005952:	f7ff ff07 	bl	8005764 <_Balloc>
 8005956:	4602      	mov	r2, r0
 8005958:	b928      	cbnz	r0, 8005966 <__i2b+0x1a>
 800595a:	f240 1145 	movw	r1, #325	@ 0x145
 800595e:	4b04      	ldr	r3, [pc, #16]	@ (8005970 <__i2b+0x24>)
 8005960:	4804      	ldr	r0, [pc, #16]	@ (8005974 <__i2b+0x28>)
 8005962:	f000 fd19 	bl	8006398 <__assert_func>
 8005966:	2301      	movs	r3, #1
 8005968:	6144      	str	r4, [r0, #20]
 800596a:	6103      	str	r3, [r0, #16]
 800596c:	bd10      	pop	{r4, pc}
 800596e:	bf00      	nop
 8005970:	0800674a 	.word	0x0800674a
 8005974:	0800675b 	.word	0x0800675b

08005978 <__multiply>:
 8005978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800597c:	4614      	mov	r4, r2
 800597e:	690a      	ldr	r2, [r1, #16]
 8005980:	6923      	ldr	r3, [r4, #16]
 8005982:	460f      	mov	r7, r1
 8005984:	429a      	cmp	r2, r3
 8005986:	bfa2      	ittt	ge
 8005988:	4623      	movge	r3, r4
 800598a:	460c      	movge	r4, r1
 800598c:	461f      	movge	r7, r3
 800598e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005992:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005996:	68a3      	ldr	r3, [r4, #8]
 8005998:	6861      	ldr	r1, [r4, #4]
 800599a:	eb0a 0609 	add.w	r6, sl, r9
 800599e:	42b3      	cmp	r3, r6
 80059a0:	b085      	sub	sp, #20
 80059a2:	bfb8      	it	lt
 80059a4:	3101      	addlt	r1, #1
 80059a6:	f7ff fedd 	bl	8005764 <_Balloc>
 80059aa:	b930      	cbnz	r0, 80059ba <__multiply+0x42>
 80059ac:	4602      	mov	r2, r0
 80059ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80059b2:	4b43      	ldr	r3, [pc, #268]	@ (8005ac0 <__multiply+0x148>)
 80059b4:	4843      	ldr	r0, [pc, #268]	@ (8005ac4 <__multiply+0x14c>)
 80059b6:	f000 fcef 	bl	8006398 <__assert_func>
 80059ba:	f100 0514 	add.w	r5, r0, #20
 80059be:	462b      	mov	r3, r5
 80059c0:	2200      	movs	r2, #0
 80059c2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80059c6:	4543      	cmp	r3, r8
 80059c8:	d321      	bcc.n	8005a0e <__multiply+0x96>
 80059ca:	f107 0114 	add.w	r1, r7, #20
 80059ce:	f104 0214 	add.w	r2, r4, #20
 80059d2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80059d6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80059da:	9302      	str	r3, [sp, #8]
 80059dc:	1b13      	subs	r3, r2, r4
 80059de:	3b15      	subs	r3, #21
 80059e0:	f023 0303 	bic.w	r3, r3, #3
 80059e4:	3304      	adds	r3, #4
 80059e6:	f104 0715 	add.w	r7, r4, #21
 80059ea:	42ba      	cmp	r2, r7
 80059ec:	bf38      	it	cc
 80059ee:	2304      	movcc	r3, #4
 80059f0:	9301      	str	r3, [sp, #4]
 80059f2:	9b02      	ldr	r3, [sp, #8]
 80059f4:	9103      	str	r1, [sp, #12]
 80059f6:	428b      	cmp	r3, r1
 80059f8:	d80c      	bhi.n	8005a14 <__multiply+0x9c>
 80059fa:	2e00      	cmp	r6, #0
 80059fc:	dd03      	ble.n	8005a06 <__multiply+0x8e>
 80059fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d05a      	beq.n	8005abc <__multiply+0x144>
 8005a06:	6106      	str	r6, [r0, #16]
 8005a08:	b005      	add	sp, #20
 8005a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a0e:	f843 2b04 	str.w	r2, [r3], #4
 8005a12:	e7d8      	b.n	80059c6 <__multiply+0x4e>
 8005a14:	f8b1 a000 	ldrh.w	sl, [r1]
 8005a18:	f1ba 0f00 	cmp.w	sl, #0
 8005a1c:	d023      	beq.n	8005a66 <__multiply+0xee>
 8005a1e:	46a9      	mov	r9, r5
 8005a20:	f04f 0c00 	mov.w	ip, #0
 8005a24:	f104 0e14 	add.w	lr, r4, #20
 8005a28:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005a2c:	f8d9 3000 	ldr.w	r3, [r9]
 8005a30:	fa1f fb87 	uxth.w	fp, r7
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	fb0a 330b 	mla	r3, sl, fp, r3
 8005a3a:	4463      	add	r3, ip
 8005a3c:	f8d9 c000 	ldr.w	ip, [r9]
 8005a40:	0c3f      	lsrs	r7, r7, #16
 8005a42:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005a46:	fb0a c707 	mla	r7, sl, r7, ip
 8005a4a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005a54:	4572      	cmp	r2, lr
 8005a56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005a5a:	f849 3b04 	str.w	r3, [r9], #4
 8005a5e:	d8e3      	bhi.n	8005a28 <__multiply+0xb0>
 8005a60:	9b01      	ldr	r3, [sp, #4]
 8005a62:	f845 c003 	str.w	ip, [r5, r3]
 8005a66:	9b03      	ldr	r3, [sp, #12]
 8005a68:	3104      	adds	r1, #4
 8005a6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005a6e:	f1b9 0f00 	cmp.w	r9, #0
 8005a72:	d021      	beq.n	8005ab8 <__multiply+0x140>
 8005a74:	46ae      	mov	lr, r5
 8005a76:	f04f 0a00 	mov.w	sl, #0
 8005a7a:	682b      	ldr	r3, [r5, #0]
 8005a7c:	f104 0c14 	add.w	ip, r4, #20
 8005a80:	f8bc b000 	ldrh.w	fp, [ip]
 8005a84:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	fb09 770b 	mla	r7, r9, fp, r7
 8005a8e:	4457      	add	r7, sl
 8005a90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005a94:	f84e 3b04 	str.w	r3, [lr], #4
 8005a98:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005aa0:	f8be 3000 	ldrh.w	r3, [lr]
 8005aa4:	4562      	cmp	r2, ip
 8005aa6:	fb09 330a 	mla	r3, r9, sl, r3
 8005aaa:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005aae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ab2:	d8e5      	bhi.n	8005a80 <__multiply+0x108>
 8005ab4:	9f01      	ldr	r7, [sp, #4]
 8005ab6:	51eb      	str	r3, [r5, r7]
 8005ab8:	3504      	adds	r5, #4
 8005aba:	e79a      	b.n	80059f2 <__multiply+0x7a>
 8005abc:	3e01      	subs	r6, #1
 8005abe:	e79c      	b.n	80059fa <__multiply+0x82>
 8005ac0:	0800674a 	.word	0x0800674a
 8005ac4:	0800675b 	.word	0x0800675b

08005ac8 <__pow5mult>:
 8005ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005acc:	4615      	mov	r5, r2
 8005ace:	f012 0203 	ands.w	r2, r2, #3
 8005ad2:	4607      	mov	r7, r0
 8005ad4:	460e      	mov	r6, r1
 8005ad6:	d007      	beq.n	8005ae8 <__pow5mult+0x20>
 8005ad8:	4c25      	ldr	r4, [pc, #148]	@ (8005b70 <__pow5mult+0xa8>)
 8005ada:	3a01      	subs	r2, #1
 8005adc:	2300      	movs	r3, #0
 8005ade:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005ae2:	f7ff fea1 	bl	8005828 <__multadd>
 8005ae6:	4606      	mov	r6, r0
 8005ae8:	10ad      	asrs	r5, r5, #2
 8005aea:	d03d      	beq.n	8005b68 <__pow5mult+0xa0>
 8005aec:	69fc      	ldr	r4, [r7, #28]
 8005aee:	b97c      	cbnz	r4, 8005b10 <__pow5mult+0x48>
 8005af0:	2010      	movs	r0, #16
 8005af2:	f7ff fd81 	bl	80055f8 <malloc>
 8005af6:	4602      	mov	r2, r0
 8005af8:	61f8      	str	r0, [r7, #28]
 8005afa:	b928      	cbnz	r0, 8005b08 <__pow5mult+0x40>
 8005afc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005b00:	4b1c      	ldr	r3, [pc, #112]	@ (8005b74 <__pow5mult+0xac>)
 8005b02:	481d      	ldr	r0, [pc, #116]	@ (8005b78 <__pow5mult+0xb0>)
 8005b04:	f000 fc48 	bl	8006398 <__assert_func>
 8005b08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b0c:	6004      	str	r4, [r0, #0]
 8005b0e:	60c4      	str	r4, [r0, #12]
 8005b10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005b14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b18:	b94c      	cbnz	r4, 8005b2e <__pow5mult+0x66>
 8005b1a:	f240 2171 	movw	r1, #625	@ 0x271
 8005b1e:	4638      	mov	r0, r7
 8005b20:	f7ff ff14 	bl	800594c <__i2b>
 8005b24:	2300      	movs	r3, #0
 8005b26:	4604      	mov	r4, r0
 8005b28:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b2c:	6003      	str	r3, [r0, #0]
 8005b2e:	f04f 0900 	mov.w	r9, #0
 8005b32:	07eb      	lsls	r3, r5, #31
 8005b34:	d50a      	bpl.n	8005b4c <__pow5mult+0x84>
 8005b36:	4631      	mov	r1, r6
 8005b38:	4622      	mov	r2, r4
 8005b3a:	4638      	mov	r0, r7
 8005b3c:	f7ff ff1c 	bl	8005978 <__multiply>
 8005b40:	4680      	mov	r8, r0
 8005b42:	4631      	mov	r1, r6
 8005b44:	4638      	mov	r0, r7
 8005b46:	f7ff fe4d 	bl	80057e4 <_Bfree>
 8005b4a:	4646      	mov	r6, r8
 8005b4c:	106d      	asrs	r5, r5, #1
 8005b4e:	d00b      	beq.n	8005b68 <__pow5mult+0xa0>
 8005b50:	6820      	ldr	r0, [r4, #0]
 8005b52:	b938      	cbnz	r0, 8005b64 <__pow5mult+0x9c>
 8005b54:	4622      	mov	r2, r4
 8005b56:	4621      	mov	r1, r4
 8005b58:	4638      	mov	r0, r7
 8005b5a:	f7ff ff0d 	bl	8005978 <__multiply>
 8005b5e:	6020      	str	r0, [r4, #0]
 8005b60:	f8c0 9000 	str.w	r9, [r0]
 8005b64:	4604      	mov	r4, r0
 8005b66:	e7e4      	b.n	8005b32 <__pow5mult+0x6a>
 8005b68:	4630      	mov	r0, r6
 8005b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b6e:	bf00      	nop
 8005b70:	080067b4 	.word	0x080067b4
 8005b74:	080066db 	.word	0x080066db
 8005b78:	0800675b 	.word	0x0800675b

08005b7c <__lshift>:
 8005b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b80:	460c      	mov	r4, r1
 8005b82:	4607      	mov	r7, r0
 8005b84:	4691      	mov	r9, r2
 8005b86:	6923      	ldr	r3, [r4, #16]
 8005b88:	6849      	ldr	r1, [r1, #4]
 8005b8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005b8e:	68a3      	ldr	r3, [r4, #8]
 8005b90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005b94:	f108 0601 	add.w	r6, r8, #1
 8005b98:	42b3      	cmp	r3, r6
 8005b9a:	db0b      	blt.n	8005bb4 <__lshift+0x38>
 8005b9c:	4638      	mov	r0, r7
 8005b9e:	f7ff fde1 	bl	8005764 <_Balloc>
 8005ba2:	4605      	mov	r5, r0
 8005ba4:	b948      	cbnz	r0, 8005bba <__lshift+0x3e>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005bac:	4b27      	ldr	r3, [pc, #156]	@ (8005c4c <__lshift+0xd0>)
 8005bae:	4828      	ldr	r0, [pc, #160]	@ (8005c50 <__lshift+0xd4>)
 8005bb0:	f000 fbf2 	bl	8006398 <__assert_func>
 8005bb4:	3101      	adds	r1, #1
 8005bb6:	005b      	lsls	r3, r3, #1
 8005bb8:	e7ee      	b.n	8005b98 <__lshift+0x1c>
 8005bba:	2300      	movs	r3, #0
 8005bbc:	f100 0114 	add.w	r1, r0, #20
 8005bc0:	f100 0210 	add.w	r2, r0, #16
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	4553      	cmp	r3, sl
 8005bc8:	db33      	blt.n	8005c32 <__lshift+0xb6>
 8005bca:	6920      	ldr	r0, [r4, #16]
 8005bcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005bd0:	f104 0314 	add.w	r3, r4, #20
 8005bd4:	f019 091f 	ands.w	r9, r9, #31
 8005bd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005bdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005be0:	d02b      	beq.n	8005c3a <__lshift+0xbe>
 8005be2:	468a      	mov	sl, r1
 8005be4:	2200      	movs	r2, #0
 8005be6:	f1c9 0e20 	rsb	lr, r9, #32
 8005bea:	6818      	ldr	r0, [r3, #0]
 8005bec:	fa00 f009 	lsl.w	r0, r0, r9
 8005bf0:	4310      	orrs	r0, r2
 8005bf2:	f84a 0b04 	str.w	r0, [sl], #4
 8005bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bfa:	459c      	cmp	ip, r3
 8005bfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c00:	d8f3      	bhi.n	8005bea <__lshift+0x6e>
 8005c02:	ebac 0304 	sub.w	r3, ip, r4
 8005c06:	3b15      	subs	r3, #21
 8005c08:	f023 0303 	bic.w	r3, r3, #3
 8005c0c:	3304      	adds	r3, #4
 8005c0e:	f104 0015 	add.w	r0, r4, #21
 8005c12:	4584      	cmp	ip, r0
 8005c14:	bf38      	it	cc
 8005c16:	2304      	movcc	r3, #4
 8005c18:	50ca      	str	r2, [r1, r3]
 8005c1a:	b10a      	cbz	r2, 8005c20 <__lshift+0xa4>
 8005c1c:	f108 0602 	add.w	r6, r8, #2
 8005c20:	3e01      	subs	r6, #1
 8005c22:	4638      	mov	r0, r7
 8005c24:	4621      	mov	r1, r4
 8005c26:	612e      	str	r6, [r5, #16]
 8005c28:	f7ff fddc 	bl	80057e4 <_Bfree>
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c32:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c36:	3301      	adds	r3, #1
 8005c38:	e7c5      	b.n	8005bc6 <__lshift+0x4a>
 8005c3a:	3904      	subs	r1, #4
 8005c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c40:	459c      	cmp	ip, r3
 8005c42:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c46:	d8f9      	bhi.n	8005c3c <__lshift+0xc0>
 8005c48:	e7ea      	b.n	8005c20 <__lshift+0xa4>
 8005c4a:	bf00      	nop
 8005c4c:	0800674a 	.word	0x0800674a
 8005c50:	0800675b 	.word	0x0800675b

08005c54 <__mcmp>:
 8005c54:	4603      	mov	r3, r0
 8005c56:	690a      	ldr	r2, [r1, #16]
 8005c58:	6900      	ldr	r0, [r0, #16]
 8005c5a:	b530      	push	{r4, r5, lr}
 8005c5c:	1a80      	subs	r0, r0, r2
 8005c5e:	d10e      	bne.n	8005c7e <__mcmp+0x2a>
 8005c60:	3314      	adds	r3, #20
 8005c62:	3114      	adds	r1, #20
 8005c64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005c68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005c6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005c70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005c74:	4295      	cmp	r5, r2
 8005c76:	d003      	beq.n	8005c80 <__mcmp+0x2c>
 8005c78:	d205      	bcs.n	8005c86 <__mcmp+0x32>
 8005c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c7e:	bd30      	pop	{r4, r5, pc}
 8005c80:	42a3      	cmp	r3, r4
 8005c82:	d3f3      	bcc.n	8005c6c <__mcmp+0x18>
 8005c84:	e7fb      	b.n	8005c7e <__mcmp+0x2a>
 8005c86:	2001      	movs	r0, #1
 8005c88:	e7f9      	b.n	8005c7e <__mcmp+0x2a>
	...

08005c8c <__mdiff>:
 8005c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c90:	4689      	mov	r9, r1
 8005c92:	4606      	mov	r6, r0
 8005c94:	4611      	mov	r1, r2
 8005c96:	4648      	mov	r0, r9
 8005c98:	4614      	mov	r4, r2
 8005c9a:	f7ff ffdb 	bl	8005c54 <__mcmp>
 8005c9e:	1e05      	subs	r5, r0, #0
 8005ca0:	d112      	bne.n	8005cc8 <__mdiff+0x3c>
 8005ca2:	4629      	mov	r1, r5
 8005ca4:	4630      	mov	r0, r6
 8005ca6:	f7ff fd5d 	bl	8005764 <_Balloc>
 8005caa:	4602      	mov	r2, r0
 8005cac:	b928      	cbnz	r0, 8005cba <__mdiff+0x2e>
 8005cae:	f240 2137 	movw	r1, #567	@ 0x237
 8005cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8005dac <__mdiff+0x120>)
 8005cb4:	483e      	ldr	r0, [pc, #248]	@ (8005db0 <__mdiff+0x124>)
 8005cb6:	f000 fb6f 	bl	8006398 <__assert_func>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	b003      	add	sp, #12
 8005cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cc8:	bfbc      	itt	lt
 8005cca:	464b      	movlt	r3, r9
 8005ccc:	46a1      	movlt	r9, r4
 8005cce:	4630      	mov	r0, r6
 8005cd0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005cd4:	bfba      	itte	lt
 8005cd6:	461c      	movlt	r4, r3
 8005cd8:	2501      	movlt	r5, #1
 8005cda:	2500      	movge	r5, #0
 8005cdc:	f7ff fd42 	bl	8005764 <_Balloc>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	b918      	cbnz	r0, 8005cec <__mdiff+0x60>
 8005ce4:	f240 2145 	movw	r1, #581	@ 0x245
 8005ce8:	4b30      	ldr	r3, [pc, #192]	@ (8005dac <__mdiff+0x120>)
 8005cea:	e7e3      	b.n	8005cb4 <__mdiff+0x28>
 8005cec:	f100 0b14 	add.w	fp, r0, #20
 8005cf0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005cf4:	f109 0310 	add.w	r3, r9, #16
 8005cf8:	60c5      	str	r5, [r0, #12]
 8005cfa:	f04f 0c00 	mov.w	ip, #0
 8005cfe:	f109 0514 	add.w	r5, r9, #20
 8005d02:	46d9      	mov	r9, fp
 8005d04:	6926      	ldr	r6, [r4, #16]
 8005d06:	f104 0e14 	add.w	lr, r4, #20
 8005d0a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005d0e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005d12:	9301      	str	r3, [sp, #4]
 8005d14:	9b01      	ldr	r3, [sp, #4]
 8005d16:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005d1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005d1e:	b281      	uxth	r1, r0
 8005d20:	9301      	str	r3, [sp, #4]
 8005d22:	fa1f f38a 	uxth.w	r3, sl
 8005d26:	1a5b      	subs	r3, r3, r1
 8005d28:	0c00      	lsrs	r0, r0, #16
 8005d2a:	4463      	add	r3, ip
 8005d2c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005d30:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005d3a:	4576      	cmp	r6, lr
 8005d3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005d40:	f849 3b04 	str.w	r3, [r9], #4
 8005d44:	d8e6      	bhi.n	8005d14 <__mdiff+0x88>
 8005d46:	1b33      	subs	r3, r6, r4
 8005d48:	3b15      	subs	r3, #21
 8005d4a:	f023 0303 	bic.w	r3, r3, #3
 8005d4e:	3415      	adds	r4, #21
 8005d50:	3304      	adds	r3, #4
 8005d52:	42a6      	cmp	r6, r4
 8005d54:	bf38      	it	cc
 8005d56:	2304      	movcc	r3, #4
 8005d58:	441d      	add	r5, r3
 8005d5a:	445b      	add	r3, fp
 8005d5c:	461e      	mov	r6, r3
 8005d5e:	462c      	mov	r4, r5
 8005d60:	4544      	cmp	r4, r8
 8005d62:	d30e      	bcc.n	8005d82 <__mdiff+0xf6>
 8005d64:	f108 0103 	add.w	r1, r8, #3
 8005d68:	1b49      	subs	r1, r1, r5
 8005d6a:	f021 0103 	bic.w	r1, r1, #3
 8005d6e:	3d03      	subs	r5, #3
 8005d70:	45a8      	cmp	r8, r5
 8005d72:	bf38      	it	cc
 8005d74:	2100      	movcc	r1, #0
 8005d76:	440b      	add	r3, r1
 8005d78:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005d7c:	b199      	cbz	r1, 8005da6 <__mdiff+0x11a>
 8005d7e:	6117      	str	r7, [r2, #16]
 8005d80:	e79e      	b.n	8005cc0 <__mdiff+0x34>
 8005d82:	46e6      	mov	lr, ip
 8005d84:	f854 1b04 	ldr.w	r1, [r4], #4
 8005d88:	fa1f fc81 	uxth.w	ip, r1
 8005d8c:	44f4      	add	ip, lr
 8005d8e:	0c08      	lsrs	r0, r1, #16
 8005d90:	4471      	add	r1, lr
 8005d92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005d96:	b289      	uxth	r1, r1
 8005d98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005d9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005da0:	f846 1b04 	str.w	r1, [r6], #4
 8005da4:	e7dc      	b.n	8005d60 <__mdiff+0xd4>
 8005da6:	3f01      	subs	r7, #1
 8005da8:	e7e6      	b.n	8005d78 <__mdiff+0xec>
 8005daa:	bf00      	nop
 8005dac:	0800674a 	.word	0x0800674a
 8005db0:	0800675b 	.word	0x0800675b

08005db4 <__d2b>:
 8005db4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005db8:	2101      	movs	r1, #1
 8005dba:	4690      	mov	r8, r2
 8005dbc:	4699      	mov	r9, r3
 8005dbe:	9e08      	ldr	r6, [sp, #32]
 8005dc0:	f7ff fcd0 	bl	8005764 <_Balloc>
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	b930      	cbnz	r0, 8005dd6 <__d2b+0x22>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	f240 310f 	movw	r1, #783	@ 0x30f
 8005dce:	4b23      	ldr	r3, [pc, #140]	@ (8005e5c <__d2b+0xa8>)
 8005dd0:	4823      	ldr	r0, [pc, #140]	@ (8005e60 <__d2b+0xac>)
 8005dd2:	f000 fae1 	bl	8006398 <__assert_func>
 8005dd6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005dda:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005dde:	b10d      	cbz	r5, 8005de4 <__d2b+0x30>
 8005de0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005de4:	9301      	str	r3, [sp, #4]
 8005de6:	f1b8 0300 	subs.w	r3, r8, #0
 8005dea:	d024      	beq.n	8005e36 <__d2b+0x82>
 8005dec:	4668      	mov	r0, sp
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	f7ff fd7f 	bl	80058f2 <__lo0bits>
 8005df4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005df8:	b1d8      	cbz	r0, 8005e32 <__d2b+0x7e>
 8005dfa:	f1c0 0320 	rsb	r3, r0, #32
 8005dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005e02:	430b      	orrs	r3, r1
 8005e04:	40c2      	lsrs	r2, r0
 8005e06:	6163      	str	r3, [r4, #20]
 8005e08:	9201      	str	r2, [sp, #4]
 8005e0a:	9b01      	ldr	r3, [sp, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	bf0c      	ite	eq
 8005e10:	2201      	moveq	r2, #1
 8005e12:	2202      	movne	r2, #2
 8005e14:	61a3      	str	r3, [r4, #24]
 8005e16:	6122      	str	r2, [r4, #16]
 8005e18:	b1ad      	cbz	r5, 8005e46 <__d2b+0x92>
 8005e1a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005e1e:	4405      	add	r5, r0
 8005e20:	6035      	str	r5, [r6, #0]
 8005e22:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e28:	6018      	str	r0, [r3, #0]
 8005e2a:	4620      	mov	r0, r4
 8005e2c:	b002      	add	sp, #8
 8005e2e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005e32:	6161      	str	r1, [r4, #20]
 8005e34:	e7e9      	b.n	8005e0a <__d2b+0x56>
 8005e36:	a801      	add	r0, sp, #4
 8005e38:	f7ff fd5b 	bl	80058f2 <__lo0bits>
 8005e3c:	9b01      	ldr	r3, [sp, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	6163      	str	r3, [r4, #20]
 8005e42:	3020      	adds	r0, #32
 8005e44:	e7e7      	b.n	8005e16 <__d2b+0x62>
 8005e46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005e4a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005e4e:	6030      	str	r0, [r6, #0]
 8005e50:	6918      	ldr	r0, [r3, #16]
 8005e52:	f7ff fd2f 	bl	80058b4 <__hi0bits>
 8005e56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005e5a:	e7e4      	b.n	8005e26 <__d2b+0x72>
 8005e5c:	0800674a 	.word	0x0800674a
 8005e60:	0800675b 	.word	0x0800675b

08005e64 <__sfputc_r>:
 8005e64:	6893      	ldr	r3, [r2, #8]
 8005e66:	b410      	push	{r4}
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	6093      	str	r3, [r2, #8]
 8005e6e:	da07      	bge.n	8005e80 <__sfputc_r+0x1c>
 8005e70:	6994      	ldr	r4, [r2, #24]
 8005e72:	42a3      	cmp	r3, r4
 8005e74:	db01      	blt.n	8005e7a <__sfputc_r+0x16>
 8005e76:	290a      	cmp	r1, #10
 8005e78:	d102      	bne.n	8005e80 <__sfputc_r+0x1c>
 8005e7a:	bc10      	pop	{r4}
 8005e7c:	f000 b9da 	b.w	8006234 <__swbuf_r>
 8005e80:	6813      	ldr	r3, [r2, #0]
 8005e82:	1c58      	adds	r0, r3, #1
 8005e84:	6010      	str	r0, [r2, #0]
 8005e86:	7019      	strb	r1, [r3, #0]
 8005e88:	4608      	mov	r0, r1
 8005e8a:	bc10      	pop	{r4}
 8005e8c:	4770      	bx	lr

08005e8e <__sfputs_r>:
 8005e8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e90:	4606      	mov	r6, r0
 8005e92:	460f      	mov	r7, r1
 8005e94:	4614      	mov	r4, r2
 8005e96:	18d5      	adds	r5, r2, r3
 8005e98:	42ac      	cmp	r4, r5
 8005e9a:	d101      	bne.n	8005ea0 <__sfputs_r+0x12>
 8005e9c:	2000      	movs	r0, #0
 8005e9e:	e007      	b.n	8005eb0 <__sfputs_r+0x22>
 8005ea0:	463a      	mov	r2, r7
 8005ea2:	4630      	mov	r0, r6
 8005ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ea8:	f7ff ffdc 	bl	8005e64 <__sfputc_r>
 8005eac:	1c43      	adds	r3, r0, #1
 8005eae:	d1f3      	bne.n	8005e98 <__sfputs_r+0xa>
 8005eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005eb4 <_vfiprintf_r>:
 8005eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eb8:	460d      	mov	r5, r1
 8005eba:	4614      	mov	r4, r2
 8005ebc:	4698      	mov	r8, r3
 8005ebe:	4606      	mov	r6, r0
 8005ec0:	b09d      	sub	sp, #116	@ 0x74
 8005ec2:	b118      	cbz	r0, 8005ecc <_vfiprintf_r+0x18>
 8005ec4:	6a03      	ldr	r3, [r0, #32]
 8005ec6:	b90b      	cbnz	r3, 8005ecc <_vfiprintf_r+0x18>
 8005ec8:	f7fe fbe2 	bl	8004690 <__sinit>
 8005ecc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ece:	07d9      	lsls	r1, r3, #31
 8005ed0:	d405      	bmi.n	8005ede <_vfiprintf_r+0x2a>
 8005ed2:	89ab      	ldrh	r3, [r5, #12]
 8005ed4:	059a      	lsls	r2, r3, #22
 8005ed6:	d402      	bmi.n	8005ede <_vfiprintf_r+0x2a>
 8005ed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005eda:	f7fe fce2 	bl	80048a2 <__retarget_lock_acquire_recursive>
 8005ede:	89ab      	ldrh	r3, [r5, #12]
 8005ee0:	071b      	lsls	r3, r3, #28
 8005ee2:	d501      	bpl.n	8005ee8 <_vfiprintf_r+0x34>
 8005ee4:	692b      	ldr	r3, [r5, #16]
 8005ee6:	b99b      	cbnz	r3, 8005f10 <_vfiprintf_r+0x5c>
 8005ee8:	4629      	mov	r1, r5
 8005eea:	4630      	mov	r0, r6
 8005eec:	f000 f9e0 	bl	80062b0 <__swsetup_r>
 8005ef0:	b170      	cbz	r0, 8005f10 <_vfiprintf_r+0x5c>
 8005ef2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ef4:	07dc      	lsls	r4, r3, #31
 8005ef6:	d504      	bpl.n	8005f02 <_vfiprintf_r+0x4e>
 8005ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8005efc:	b01d      	add	sp, #116	@ 0x74
 8005efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f02:	89ab      	ldrh	r3, [r5, #12]
 8005f04:	0598      	lsls	r0, r3, #22
 8005f06:	d4f7      	bmi.n	8005ef8 <_vfiprintf_r+0x44>
 8005f08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f0a:	f7fe fccb 	bl	80048a4 <__retarget_lock_release_recursive>
 8005f0e:	e7f3      	b.n	8005ef8 <_vfiprintf_r+0x44>
 8005f10:	2300      	movs	r3, #0
 8005f12:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f14:	2320      	movs	r3, #32
 8005f16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f1a:	2330      	movs	r3, #48	@ 0x30
 8005f1c:	f04f 0901 	mov.w	r9, #1
 8005f20:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f24:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80060d0 <_vfiprintf_r+0x21c>
 8005f28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f2c:	4623      	mov	r3, r4
 8005f2e:	469a      	mov	sl, r3
 8005f30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f34:	b10a      	cbz	r2, 8005f3a <_vfiprintf_r+0x86>
 8005f36:	2a25      	cmp	r2, #37	@ 0x25
 8005f38:	d1f9      	bne.n	8005f2e <_vfiprintf_r+0x7a>
 8005f3a:	ebba 0b04 	subs.w	fp, sl, r4
 8005f3e:	d00b      	beq.n	8005f58 <_vfiprintf_r+0xa4>
 8005f40:	465b      	mov	r3, fp
 8005f42:	4622      	mov	r2, r4
 8005f44:	4629      	mov	r1, r5
 8005f46:	4630      	mov	r0, r6
 8005f48:	f7ff ffa1 	bl	8005e8e <__sfputs_r>
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	f000 80a7 	beq.w	80060a0 <_vfiprintf_r+0x1ec>
 8005f52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f54:	445a      	add	r2, fp
 8005f56:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f58:	f89a 3000 	ldrb.w	r3, [sl]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 809f 	beq.w	80060a0 <_vfiprintf_r+0x1ec>
 8005f62:	2300      	movs	r3, #0
 8005f64:	f04f 32ff 	mov.w	r2, #4294967295
 8005f68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f6c:	f10a 0a01 	add.w	sl, sl, #1
 8005f70:	9304      	str	r3, [sp, #16]
 8005f72:	9307      	str	r3, [sp, #28]
 8005f74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005f78:	931a      	str	r3, [sp, #104]	@ 0x68
 8005f7a:	4654      	mov	r4, sl
 8005f7c:	2205      	movs	r2, #5
 8005f7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f82:	4853      	ldr	r0, [pc, #332]	@ (80060d0 <_vfiprintf_r+0x21c>)
 8005f84:	f7fe fc8f 	bl	80048a6 <memchr>
 8005f88:	9a04      	ldr	r2, [sp, #16]
 8005f8a:	b9d8      	cbnz	r0, 8005fc4 <_vfiprintf_r+0x110>
 8005f8c:	06d1      	lsls	r1, r2, #27
 8005f8e:	bf44      	itt	mi
 8005f90:	2320      	movmi	r3, #32
 8005f92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f96:	0713      	lsls	r3, r2, #28
 8005f98:	bf44      	itt	mi
 8005f9a:	232b      	movmi	r3, #43	@ 0x2b
 8005f9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8005fa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fa6:	d015      	beq.n	8005fd4 <_vfiprintf_r+0x120>
 8005fa8:	4654      	mov	r4, sl
 8005faa:	2000      	movs	r0, #0
 8005fac:	f04f 0c0a 	mov.w	ip, #10
 8005fb0:	9a07      	ldr	r2, [sp, #28]
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fb8:	3b30      	subs	r3, #48	@ 0x30
 8005fba:	2b09      	cmp	r3, #9
 8005fbc:	d94b      	bls.n	8006056 <_vfiprintf_r+0x1a2>
 8005fbe:	b1b0      	cbz	r0, 8005fee <_vfiprintf_r+0x13a>
 8005fc0:	9207      	str	r2, [sp, #28]
 8005fc2:	e014      	b.n	8005fee <_vfiprintf_r+0x13a>
 8005fc4:	eba0 0308 	sub.w	r3, r0, r8
 8005fc8:	fa09 f303 	lsl.w	r3, r9, r3
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	46a2      	mov	sl, r4
 8005fd0:	9304      	str	r3, [sp, #16]
 8005fd2:	e7d2      	b.n	8005f7a <_vfiprintf_r+0xc6>
 8005fd4:	9b03      	ldr	r3, [sp, #12]
 8005fd6:	1d19      	adds	r1, r3, #4
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	9103      	str	r1, [sp, #12]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	bfbb      	ittet	lt
 8005fe0:	425b      	neglt	r3, r3
 8005fe2:	f042 0202 	orrlt.w	r2, r2, #2
 8005fe6:	9307      	strge	r3, [sp, #28]
 8005fe8:	9307      	strlt	r3, [sp, #28]
 8005fea:	bfb8      	it	lt
 8005fec:	9204      	strlt	r2, [sp, #16]
 8005fee:	7823      	ldrb	r3, [r4, #0]
 8005ff0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ff2:	d10a      	bne.n	800600a <_vfiprintf_r+0x156>
 8005ff4:	7863      	ldrb	r3, [r4, #1]
 8005ff6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ff8:	d132      	bne.n	8006060 <_vfiprintf_r+0x1ac>
 8005ffa:	9b03      	ldr	r3, [sp, #12]
 8005ffc:	3402      	adds	r4, #2
 8005ffe:	1d1a      	adds	r2, r3, #4
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	9203      	str	r2, [sp, #12]
 8006004:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006008:	9305      	str	r3, [sp, #20]
 800600a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80060d4 <_vfiprintf_r+0x220>
 800600e:	2203      	movs	r2, #3
 8006010:	4650      	mov	r0, sl
 8006012:	7821      	ldrb	r1, [r4, #0]
 8006014:	f7fe fc47 	bl	80048a6 <memchr>
 8006018:	b138      	cbz	r0, 800602a <_vfiprintf_r+0x176>
 800601a:	2240      	movs	r2, #64	@ 0x40
 800601c:	9b04      	ldr	r3, [sp, #16]
 800601e:	eba0 000a 	sub.w	r0, r0, sl
 8006022:	4082      	lsls	r2, r0
 8006024:	4313      	orrs	r3, r2
 8006026:	3401      	adds	r4, #1
 8006028:	9304      	str	r3, [sp, #16]
 800602a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800602e:	2206      	movs	r2, #6
 8006030:	4829      	ldr	r0, [pc, #164]	@ (80060d8 <_vfiprintf_r+0x224>)
 8006032:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006036:	f7fe fc36 	bl	80048a6 <memchr>
 800603a:	2800      	cmp	r0, #0
 800603c:	d03f      	beq.n	80060be <_vfiprintf_r+0x20a>
 800603e:	4b27      	ldr	r3, [pc, #156]	@ (80060dc <_vfiprintf_r+0x228>)
 8006040:	bb1b      	cbnz	r3, 800608a <_vfiprintf_r+0x1d6>
 8006042:	9b03      	ldr	r3, [sp, #12]
 8006044:	3307      	adds	r3, #7
 8006046:	f023 0307 	bic.w	r3, r3, #7
 800604a:	3308      	adds	r3, #8
 800604c:	9303      	str	r3, [sp, #12]
 800604e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006050:	443b      	add	r3, r7
 8006052:	9309      	str	r3, [sp, #36]	@ 0x24
 8006054:	e76a      	b.n	8005f2c <_vfiprintf_r+0x78>
 8006056:	460c      	mov	r4, r1
 8006058:	2001      	movs	r0, #1
 800605a:	fb0c 3202 	mla	r2, ip, r2, r3
 800605e:	e7a8      	b.n	8005fb2 <_vfiprintf_r+0xfe>
 8006060:	2300      	movs	r3, #0
 8006062:	f04f 0c0a 	mov.w	ip, #10
 8006066:	4619      	mov	r1, r3
 8006068:	3401      	adds	r4, #1
 800606a:	9305      	str	r3, [sp, #20]
 800606c:	4620      	mov	r0, r4
 800606e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006072:	3a30      	subs	r2, #48	@ 0x30
 8006074:	2a09      	cmp	r2, #9
 8006076:	d903      	bls.n	8006080 <_vfiprintf_r+0x1cc>
 8006078:	2b00      	cmp	r3, #0
 800607a:	d0c6      	beq.n	800600a <_vfiprintf_r+0x156>
 800607c:	9105      	str	r1, [sp, #20]
 800607e:	e7c4      	b.n	800600a <_vfiprintf_r+0x156>
 8006080:	4604      	mov	r4, r0
 8006082:	2301      	movs	r3, #1
 8006084:	fb0c 2101 	mla	r1, ip, r1, r2
 8006088:	e7f0      	b.n	800606c <_vfiprintf_r+0x1b8>
 800608a:	ab03      	add	r3, sp, #12
 800608c:	9300      	str	r3, [sp, #0]
 800608e:	462a      	mov	r2, r5
 8006090:	4630      	mov	r0, r6
 8006092:	4b13      	ldr	r3, [pc, #76]	@ (80060e0 <_vfiprintf_r+0x22c>)
 8006094:	a904      	add	r1, sp, #16
 8006096:	f7fd feb1 	bl	8003dfc <_printf_float>
 800609a:	4607      	mov	r7, r0
 800609c:	1c78      	adds	r0, r7, #1
 800609e:	d1d6      	bne.n	800604e <_vfiprintf_r+0x19a>
 80060a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060a2:	07d9      	lsls	r1, r3, #31
 80060a4:	d405      	bmi.n	80060b2 <_vfiprintf_r+0x1fe>
 80060a6:	89ab      	ldrh	r3, [r5, #12]
 80060a8:	059a      	lsls	r2, r3, #22
 80060aa:	d402      	bmi.n	80060b2 <_vfiprintf_r+0x1fe>
 80060ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060ae:	f7fe fbf9 	bl	80048a4 <__retarget_lock_release_recursive>
 80060b2:	89ab      	ldrh	r3, [r5, #12]
 80060b4:	065b      	lsls	r3, r3, #25
 80060b6:	f53f af1f 	bmi.w	8005ef8 <_vfiprintf_r+0x44>
 80060ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060bc:	e71e      	b.n	8005efc <_vfiprintf_r+0x48>
 80060be:	ab03      	add	r3, sp, #12
 80060c0:	9300      	str	r3, [sp, #0]
 80060c2:	462a      	mov	r2, r5
 80060c4:	4630      	mov	r0, r6
 80060c6:	4b06      	ldr	r3, [pc, #24]	@ (80060e0 <_vfiprintf_r+0x22c>)
 80060c8:	a904      	add	r1, sp, #16
 80060ca:	f7fe f935 	bl	8004338 <_printf_i>
 80060ce:	e7e4      	b.n	800609a <_vfiprintf_r+0x1e6>
 80060d0:	080068b0 	.word	0x080068b0
 80060d4:	080068b6 	.word	0x080068b6
 80060d8:	080068ba 	.word	0x080068ba
 80060dc:	08003dfd 	.word	0x08003dfd
 80060e0:	08005e8f 	.word	0x08005e8f

080060e4 <__sflush_r>:
 80060e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ea:	0716      	lsls	r6, r2, #28
 80060ec:	4605      	mov	r5, r0
 80060ee:	460c      	mov	r4, r1
 80060f0:	d454      	bmi.n	800619c <__sflush_r+0xb8>
 80060f2:	684b      	ldr	r3, [r1, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	dc02      	bgt.n	80060fe <__sflush_r+0x1a>
 80060f8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	dd48      	ble.n	8006190 <__sflush_r+0xac>
 80060fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006100:	2e00      	cmp	r6, #0
 8006102:	d045      	beq.n	8006190 <__sflush_r+0xac>
 8006104:	2300      	movs	r3, #0
 8006106:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800610a:	682f      	ldr	r7, [r5, #0]
 800610c:	6a21      	ldr	r1, [r4, #32]
 800610e:	602b      	str	r3, [r5, #0]
 8006110:	d030      	beq.n	8006174 <__sflush_r+0x90>
 8006112:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006114:	89a3      	ldrh	r3, [r4, #12]
 8006116:	0759      	lsls	r1, r3, #29
 8006118:	d505      	bpl.n	8006126 <__sflush_r+0x42>
 800611a:	6863      	ldr	r3, [r4, #4]
 800611c:	1ad2      	subs	r2, r2, r3
 800611e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006120:	b10b      	cbz	r3, 8006126 <__sflush_r+0x42>
 8006122:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006124:	1ad2      	subs	r2, r2, r3
 8006126:	2300      	movs	r3, #0
 8006128:	4628      	mov	r0, r5
 800612a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800612c:	6a21      	ldr	r1, [r4, #32]
 800612e:	47b0      	blx	r6
 8006130:	1c43      	adds	r3, r0, #1
 8006132:	89a3      	ldrh	r3, [r4, #12]
 8006134:	d106      	bne.n	8006144 <__sflush_r+0x60>
 8006136:	6829      	ldr	r1, [r5, #0]
 8006138:	291d      	cmp	r1, #29
 800613a:	d82b      	bhi.n	8006194 <__sflush_r+0xb0>
 800613c:	4a28      	ldr	r2, [pc, #160]	@ (80061e0 <__sflush_r+0xfc>)
 800613e:	410a      	asrs	r2, r1
 8006140:	07d6      	lsls	r6, r2, #31
 8006142:	d427      	bmi.n	8006194 <__sflush_r+0xb0>
 8006144:	2200      	movs	r2, #0
 8006146:	6062      	str	r2, [r4, #4]
 8006148:	6922      	ldr	r2, [r4, #16]
 800614a:	04d9      	lsls	r1, r3, #19
 800614c:	6022      	str	r2, [r4, #0]
 800614e:	d504      	bpl.n	800615a <__sflush_r+0x76>
 8006150:	1c42      	adds	r2, r0, #1
 8006152:	d101      	bne.n	8006158 <__sflush_r+0x74>
 8006154:	682b      	ldr	r3, [r5, #0]
 8006156:	b903      	cbnz	r3, 800615a <__sflush_r+0x76>
 8006158:	6560      	str	r0, [r4, #84]	@ 0x54
 800615a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800615c:	602f      	str	r7, [r5, #0]
 800615e:	b1b9      	cbz	r1, 8006190 <__sflush_r+0xac>
 8006160:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006164:	4299      	cmp	r1, r3
 8006166:	d002      	beq.n	800616e <__sflush_r+0x8a>
 8006168:	4628      	mov	r0, r5
 800616a:	f7ff f9fd 	bl	8005568 <_free_r>
 800616e:	2300      	movs	r3, #0
 8006170:	6363      	str	r3, [r4, #52]	@ 0x34
 8006172:	e00d      	b.n	8006190 <__sflush_r+0xac>
 8006174:	2301      	movs	r3, #1
 8006176:	4628      	mov	r0, r5
 8006178:	47b0      	blx	r6
 800617a:	4602      	mov	r2, r0
 800617c:	1c50      	adds	r0, r2, #1
 800617e:	d1c9      	bne.n	8006114 <__sflush_r+0x30>
 8006180:	682b      	ldr	r3, [r5, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d0c6      	beq.n	8006114 <__sflush_r+0x30>
 8006186:	2b1d      	cmp	r3, #29
 8006188:	d001      	beq.n	800618e <__sflush_r+0xaa>
 800618a:	2b16      	cmp	r3, #22
 800618c:	d11d      	bne.n	80061ca <__sflush_r+0xe6>
 800618e:	602f      	str	r7, [r5, #0]
 8006190:	2000      	movs	r0, #0
 8006192:	e021      	b.n	80061d8 <__sflush_r+0xf4>
 8006194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006198:	b21b      	sxth	r3, r3
 800619a:	e01a      	b.n	80061d2 <__sflush_r+0xee>
 800619c:	690f      	ldr	r7, [r1, #16]
 800619e:	2f00      	cmp	r7, #0
 80061a0:	d0f6      	beq.n	8006190 <__sflush_r+0xac>
 80061a2:	0793      	lsls	r3, r2, #30
 80061a4:	bf18      	it	ne
 80061a6:	2300      	movne	r3, #0
 80061a8:	680e      	ldr	r6, [r1, #0]
 80061aa:	bf08      	it	eq
 80061ac:	694b      	ldreq	r3, [r1, #20]
 80061ae:	1bf6      	subs	r6, r6, r7
 80061b0:	600f      	str	r7, [r1, #0]
 80061b2:	608b      	str	r3, [r1, #8]
 80061b4:	2e00      	cmp	r6, #0
 80061b6:	ddeb      	ble.n	8006190 <__sflush_r+0xac>
 80061b8:	4633      	mov	r3, r6
 80061ba:	463a      	mov	r2, r7
 80061bc:	4628      	mov	r0, r5
 80061be:	6a21      	ldr	r1, [r4, #32]
 80061c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80061c4:	47e0      	blx	ip
 80061c6:	2800      	cmp	r0, #0
 80061c8:	dc07      	bgt.n	80061da <__sflush_r+0xf6>
 80061ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061d2:	f04f 30ff 	mov.w	r0, #4294967295
 80061d6:	81a3      	strh	r3, [r4, #12]
 80061d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061da:	4407      	add	r7, r0
 80061dc:	1a36      	subs	r6, r6, r0
 80061de:	e7e9      	b.n	80061b4 <__sflush_r+0xd0>
 80061e0:	dfbffffe 	.word	0xdfbffffe

080061e4 <_fflush_r>:
 80061e4:	b538      	push	{r3, r4, r5, lr}
 80061e6:	690b      	ldr	r3, [r1, #16]
 80061e8:	4605      	mov	r5, r0
 80061ea:	460c      	mov	r4, r1
 80061ec:	b913      	cbnz	r3, 80061f4 <_fflush_r+0x10>
 80061ee:	2500      	movs	r5, #0
 80061f0:	4628      	mov	r0, r5
 80061f2:	bd38      	pop	{r3, r4, r5, pc}
 80061f4:	b118      	cbz	r0, 80061fe <_fflush_r+0x1a>
 80061f6:	6a03      	ldr	r3, [r0, #32]
 80061f8:	b90b      	cbnz	r3, 80061fe <_fflush_r+0x1a>
 80061fa:	f7fe fa49 	bl	8004690 <__sinit>
 80061fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d0f3      	beq.n	80061ee <_fflush_r+0xa>
 8006206:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006208:	07d0      	lsls	r0, r2, #31
 800620a:	d404      	bmi.n	8006216 <_fflush_r+0x32>
 800620c:	0599      	lsls	r1, r3, #22
 800620e:	d402      	bmi.n	8006216 <_fflush_r+0x32>
 8006210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006212:	f7fe fb46 	bl	80048a2 <__retarget_lock_acquire_recursive>
 8006216:	4628      	mov	r0, r5
 8006218:	4621      	mov	r1, r4
 800621a:	f7ff ff63 	bl	80060e4 <__sflush_r>
 800621e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006220:	4605      	mov	r5, r0
 8006222:	07da      	lsls	r2, r3, #31
 8006224:	d4e4      	bmi.n	80061f0 <_fflush_r+0xc>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	059b      	lsls	r3, r3, #22
 800622a:	d4e1      	bmi.n	80061f0 <_fflush_r+0xc>
 800622c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800622e:	f7fe fb39 	bl	80048a4 <__retarget_lock_release_recursive>
 8006232:	e7dd      	b.n	80061f0 <_fflush_r+0xc>

08006234 <__swbuf_r>:
 8006234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006236:	460e      	mov	r6, r1
 8006238:	4614      	mov	r4, r2
 800623a:	4605      	mov	r5, r0
 800623c:	b118      	cbz	r0, 8006246 <__swbuf_r+0x12>
 800623e:	6a03      	ldr	r3, [r0, #32]
 8006240:	b90b      	cbnz	r3, 8006246 <__swbuf_r+0x12>
 8006242:	f7fe fa25 	bl	8004690 <__sinit>
 8006246:	69a3      	ldr	r3, [r4, #24]
 8006248:	60a3      	str	r3, [r4, #8]
 800624a:	89a3      	ldrh	r3, [r4, #12]
 800624c:	071a      	lsls	r2, r3, #28
 800624e:	d501      	bpl.n	8006254 <__swbuf_r+0x20>
 8006250:	6923      	ldr	r3, [r4, #16]
 8006252:	b943      	cbnz	r3, 8006266 <__swbuf_r+0x32>
 8006254:	4621      	mov	r1, r4
 8006256:	4628      	mov	r0, r5
 8006258:	f000 f82a 	bl	80062b0 <__swsetup_r>
 800625c:	b118      	cbz	r0, 8006266 <__swbuf_r+0x32>
 800625e:	f04f 37ff 	mov.w	r7, #4294967295
 8006262:	4638      	mov	r0, r7
 8006264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	6922      	ldr	r2, [r4, #16]
 800626a:	b2f6      	uxtb	r6, r6
 800626c:	1a98      	subs	r0, r3, r2
 800626e:	6963      	ldr	r3, [r4, #20]
 8006270:	4637      	mov	r7, r6
 8006272:	4283      	cmp	r3, r0
 8006274:	dc05      	bgt.n	8006282 <__swbuf_r+0x4e>
 8006276:	4621      	mov	r1, r4
 8006278:	4628      	mov	r0, r5
 800627a:	f7ff ffb3 	bl	80061e4 <_fflush_r>
 800627e:	2800      	cmp	r0, #0
 8006280:	d1ed      	bne.n	800625e <__swbuf_r+0x2a>
 8006282:	68a3      	ldr	r3, [r4, #8]
 8006284:	3b01      	subs	r3, #1
 8006286:	60a3      	str	r3, [r4, #8]
 8006288:	6823      	ldr	r3, [r4, #0]
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	6022      	str	r2, [r4, #0]
 800628e:	701e      	strb	r6, [r3, #0]
 8006290:	6962      	ldr	r2, [r4, #20]
 8006292:	1c43      	adds	r3, r0, #1
 8006294:	429a      	cmp	r2, r3
 8006296:	d004      	beq.n	80062a2 <__swbuf_r+0x6e>
 8006298:	89a3      	ldrh	r3, [r4, #12]
 800629a:	07db      	lsls	r3, r3, #31
 800629c:	d5e1      	bpl.n	8006262 <__swbuf_r+0x2e>
 800629e:	2e0a      	cmp	r6, #10
 80062a0:	d1df      	bne.n	8006262 <__swbuf_r+0x2e>
 80062a2:	4621      	mov	r1, r4
 80062a4:	4628      	mov	r0, r5
 80062a6:	f7ff ff9d 	bl	80061e4 <_fflush_r>
 80062aa:	2800      	cmp	r0, #0
 80062ac:	d0d9      	beq.n	8006262 <__swbuf_r+0x2e>
 80062ae:	e7d6      	b.n	800625e <__swbuf_r+0x2a>

080062b0 <__swsetup_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	4b29      	ldr	r3, [pc, #164]	@ (8006358 <__swsetup_r+0xa8>)
 80062b4:	4605      	mov	r5, r0
 80062b6:	6818      	ldr	r0, [r3, #0]
 80062b8:	460c      	mov	r4, r1
 80062ba:	b118      	cbz	r0, 80062c4 <__swsetup_r+0x14>
 80062bc:	6a03      	ldr	r3, [r0, #32]
 80062be:	b90b      	cbnz	r3, 80062c4 <__swsetup_r+0x14>
 80062c0:	f7fe f9e6 	bl	8004690 <__sinit>
 80062c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062c8:	0719      	lsls	r1, r3, #28
 80062ca:	d422      	bmi.n	8006312 <__swsetup_r+0x62>
 80062cc:	06da      	lsls	r2, r3, #27
 80062ce:	d407      	bmi.n	80062e0 <__swsetup_r+0x30>
 80062d0:	2209      	movs	r2, #9
 80062d2:	602a      	str	r2, [r5, #0]
 80062d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062d8:	f04f 30ff 	mov.w	r0, #4294967295
 80062dc:	81a3      	strh	r3, [r4, #12]
 80062de:	e033      	b.n	8006348 <__swsetup_r+0x98>
 80062e0:	0758      	lsls	r0, r3, #29
 80062e2:	d512      	bpl.n	800630a <__swsetup_r+0x5a>
 80062e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80062e6:	b141      	cbz	r1, 80062fa <__swsetup_r+0x4a>
 80062e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80062ec:	4299      	cmp	r1, r3
 80062ee:	d002      	beq.n	80062f6 <__swsetup_r+0x46>
 80062f0:	4628      	mov	r0, r5
 80062f2:	f7ff f939 	bl	8005568 <_free_r>
 80062f6:	2300      	movs	r3, #0
 80062f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80062fa:	89a3      	ldrh	r3, [r4, #12]
 80062fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006300:	81a3      	strh	r3, [r4, #12]
 8006302:	2300      	movs	r3, #0
 8006304:	6063      	str	r3, [r4, #4]
 8006306:	6923      	ldr	r3, [r4, #16]
 8006308:	6023      	str	r3, [r4, #0]
 800630a:	89a3      	ldrh	r3, [r4, #12]
 800630c:	f043 0308 	orr.w	r3, r3, #8
 8006310:	81a3      	strh	r3, [r4, #12]
 8006312:	6923      	ldr	r3, [r4, #16]
 8006314:	b94b      	cbnz	r3, 800632a <__swsetup_r+0x7a>
 8006316:	89a3      	ldrh	r3, [r4, #12]
 8006318:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800631c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006320:	d003      	beq.n	800632a <__swsetup_r+0x7a>
 8006322:	4621      	mov	r1, r4
 8006324:	4628      	mov	r0, r5
 8006326:	f000 f8c0 	bl	80064aa <__smakebuf_r>
 800632a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800632e:	f013 0201 	ands.w	r2, r3, #1
 8006332:	d00a      	beq.n	800634a <__swsetup_r+0x9a>
 8006334:	2200      	movs	r2, #0
 8006336:	60a2      	str	r2, [r4, #8]
 8006338:	6962      	ldr	r2, [r4, #20]
 800633a:	4252      	negs	r2, r2
 800633c:	61a2      	str	r2, [r4, #24]
 800633e:	6922      	ldr	r2, [r4, #16]
 8006340:	b942      	cbnz	r2, 8006354 <__swsetup_r+0xa4>
 8006342:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006346:	d1c5      	bne.n	80062d4 <__swsetup_r+0x24>
 8006348:	bd38      	pop	{r3, r4, r5, pc}
 800634a:	0799      	lsls	r1, r3, #30
 800634c:	bf58      	it	pl
 800634e:	6962      	ldrpl	r2, [r4, #20]
 8006350:	60a2      	str	r2, [r4, #8]
 8006352:	e7f4      	b.n	800633e <__swsetup_r+0x8e>
 8006354:	2000      	movs	r0, #0
 8006356:	e7f7      	b.n	8006348 <__swsetup_r+0x98>
 8006358:	20000018 	.word	0x20000018

0800635c <_sbrk_r>:
 800635c:	b538      	push	{r3, r4, r5, lr}
 800635e:	2300      	movs	r3, #0
 8006360:	4d05      	ldr	r5, [pc, #20]	@ (8006378 <_sbrk_r+0x1c>)
 8006362:	4604      	mov	r4, r0
 8006364:	4608      	mov	r0, r1
 8006366:	602b      	str	r3, [r5, #0]
 8006368:	f7fb fbd8 	bl	8001b1c <_sbrk>
 800636c:	1c43      	adds	r3, r0, #1
 800636e:	d102      	bne.n	8006376 <_sbrk_r+0x1a>
 8006370:	682b      	ldr	r3, [r5, #0]
 8006372:	b103      	cbz	r3, 8006376 <_sbrk_r+0x1a>
 8006374:	6023      	str	r3, [r4, #0]
 8006376:	bd38      	pop	{r3, r4, r5, pc}
 8006378:	20000494 	.word	0x20000494

0800637c <memcpy>:
 800637c:	440a      	add	r2, r1
 800637e:	4291      	cmp	r1, r2
 8006380:	f100 33ff 	add.w	r3, r0, #4294967295
 8006384:	d100      	bne.n	8006388 <memcpy+0xc>
 8006386:	4770      	bx	lr
 8006388:	b510      	push	{r4, lr}
 800638a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800638e:	4291      	cmp	r1, r2
 8006390:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006394:	d1f9      	bne.n	800638a <memcpy+0xe>
 8006396:	bd10      	pop	{r4, pc}

08006398 <__assert_func>:
 8006398:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800639a:	4614      	mov	r4, r2
 800639c:	461a      	mov	r2, r3
 800639e:	4b09      	ldr	r3, [pc, #36]	@ (80063c4 <__assert_func+0x2c>)
 80063a0:	4605      	mov	r5, r0
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68d8      	ldr	r0, [r3, #12]
 80063a6:	b954      	cbnz	r4, 80063be <__assert_func+0x26>
 80063a8:	4b07      	ldr	r3, [pc, #28]	@ (80063c8 <__assert_func+0x30>)
 80063aa:	461c      	mov	r4, r3
 80063ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80063b0:	9100      	str	r1, [sp, #0]
 80063b2:	462b      	mov	r3, r5
 80063b4:	4905      	ldr	r1, [pc, #20]	@ (80063cc <__assert_func+0x34>)
 80063b6:	f000 f841 	bl	800643c <fiprintf>
 80063ba:	f000 f8d5 	bl	8006568 <abort>
 80063be:	4b04      	ldr	r3, [pc, #16]	@ (80063d0 <__assert_func+0x38>)
 80063c0:	e7f4      	b.n	80063ac <__assert_func+0x14>
 80063c2:	bf00      	nop
 80063c4:	20000018 	.word	0x20000018
 80063c8:	08006906 	.word	0x08006906
 80063cc:	080068d8 	.word	0x080068d8
 80063d0:	080068cb 	.word	0x080068cb

080063d4 <_calloc_r>:
 80063d4:	b570      	push	{r4, r5, r6, lr}
 80063d6:	fba1 5402 	umull	r5, r4, r1, r2
 80063da:	b93c      	cbnz	r4, 80063ec <_calloc_r+0x18>
 80063dc:	4629      	mov	r1, r5
 80063de:	f7ff f935 	bl	800564c <_malloc_r>
 80063e2:	4606      	mov	r6, r0
 80063e4:	b928      	cbnz	r0, 80063f2 <_calloc_r+0x1e>
 80063e6:	2600      	movs	r6, #0
 80063e8:	4630      	mov	r0, r6
 80063ea:	bd70      	pop	{r4, r5, r6, pc}
 80063ec:	220c      	movs	r2, #12
 80063ee:	6002      	str	r2, [r0, #0]
 80063f0:	e7f9      	b.n	80063e6 <_calloc_r+0x12>
 80063f2:	462a      	mov	r2, r5
 80063f4:	4621      	mov	r1, r4
 80063f6:	f7fe f9d6 	bl	80047a6 <memset>
 80063fa:	e7f5      	b.n	80063e8 <_calloc_r+0x14>

080063fc <__ascii_mbtowc>:
 80063fc:	b082      	sub	sp, #8
 80063fe:	b901      	cbnz	r1, 8006402 <__ascii_mbtowc+0x6>
 8006400:	a901      	add	r1, sp, #4
 8006402:	b142      	cbz	r2, 8006416 <__ascii_mbtowc+0x1a>
 8006404:	b14b      	cbz	r3, 800641a <__ascii_mbtowc+0x1e>
 8006406:	7813      	ldrb	r3, [r2, #0]
 8006408:	600b      	str	r3, [r1, #0]
 800640a:	7812      	ldrb	r2, [r2, #0]
 800640c:	1e10      	subs	r0, r2, #0
 800640e:	bf18      	it	ne
 8006410:	2001      	movne	r0, #1
 8006412:	b002      	add	sp, #8
 8006414:	4770      	bx	lr
 8006416:	4610      	mov	r0, r2
 8006418:	e7fb      	b.n	8006412 <__ascii_mbtowc+0x16>
 800641a:	f06f 0001 	mvn.w	r0, #1
 800641e:	e7f8      	b.n	8006412 <__ascii_mbtowc+0x16>

08006420 <__ascii_wctomb>:
 8006420:	4603      	mov	r3, r0
 8006422:	4608      	mov	r0, r1
 8006424:	b141      	cbz	r1, 8006438 <__ascii_wctomb+0x18>
 8006426:	2aff      	cmp	r2, #255	@ 0xff
 8006428:	d904      	bls.n	8006434 <__ascii_wctomb+0x14>
 800642a:	228a      	movs	r2, #138	@ 0x8a
 800642c:	f04f 30ff 	mov.w	r0, #4294967295
 8006430:	601a      	str	r2, [r3, #0]
 8006432:	4770      	bx	lr
 8006434:	2001      	movs	r0, #1
 8006436:	700a      	strb	r2, [r1, #0]
 8006438:	4770      	bx	lr
	...

0800643c <fiprintf>:
 800643c:	b40e      	push	{r1, r2, r3}
 800643e:	b503      	push	{r0, r1, lr}
 8006440:	4601      	mov	r1, r0
 8006442:	ab03      	add	r3, sp, #12
 8006444:	4805      	ldr	r0, [pc, #20]	@ (800645c <fiprintf+0x20>)
 8006446:	f853 2b04 	ldr.w	r2, [r3], #4
 800644a:	6800      	ldr	r0, [r0, #0]
 800644c:	9301      	str	r3, [sp, #4]
 800644e:	f7ff fd31 	bl	8005eb4 <_vfiprintf_r>
 8006452:	b002      	add	sp, #8
 8006454:	f85d eb04 	ldr.w	lr, [sp], #4
 8006458:	b003      	add	sp, #12
 800645a:	4770      	bx	lr
 800645c:	20000018 	.word	0x20000018

08006460 <__swhatbuf_r>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	460c      	mov	r4, r1
 8006464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006468:	4615      	mov	r5, r2
 800646a:	2900      	cmp	r1, #0
 800646c:	461e      	mov	r6, r3
 800646e:	b096      	sub	sp, #88	@ 0x58
 8006470:	da0c      	bge.n	800648c <__swhatbuf_r+0x2c>
 8006472:	89a3      	ldrh	r3, [r4, #12]
 8006474:	2100      	movs	r1, #0
 8006476:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800647a:	bf14      	ite	ne
 800647c:	2340      	movne	r3, #64	@ 0x40
 800647e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006482:	2000      	movs	r0, #0
 8006484:	6031      	str	r1, [r6, #0]
 8006486:	602b      	str	r3, [r5, #0]
 8006488:	b016      	add	sp, #88	@ 0x58
 800648a:	bd70      	pop	{r4, r5, r6, pc}
 800648c:	466a      	mov	r2, sp
 800648e:	f000 f849 	bl	8006524 <_fstat_r>
 8006492:	2800      	cmp	r0, #0
 8006494:	dbed      	blt.n	8006472 <__swhatbuf_r+0x12>
 8006496:	9901      	ldr	r1, [sp, #4]
 8006498:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800649c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80064a0:	4259      	negs	r1, r3
 80064a2:	4159      	adcs	r1, r3
 80064a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064a8:	e7eb      	b.n	8006482 <__swhatbuf_r+0x22>

080064aa <__smakebuf_r>:
 80064aa:	898b      	ldrh	r3, [r1, #12]
 80064ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064ae:	079d      	lsls	r5, r3, #30
 80064b0:	4606      	mov	r6, r0
 80064b2:	460c      	mov	r4, r1
 80064b4:	d507      	bpl.n	80064c6 <__smakebuf_r+0x1c>
 80064b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80064ba:	6023      	str	r3, [r4, #0]
 80064bc:	6123      	str	r3, [r4, #16]
 80064be:	2301      	movs	r3, #1
 80064c0:	6163      	str	r3, [r4, #20]
 80064c2:	b003      	add	sp, #12
 80064c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064c6:	466a      	mov	r2, sp
 80064c8:	ab01      	add	r3, sp, #4
 80064ca:	f7ff ffc9 	bl	8006460 <__swhatbuf_r>
 80064ce:	9f00      	ldr	r7, [sp, #0]
 80064d0:	4605      	mov	r5, r0
 80064d2:	4639      	mov	r1, r7
 80064d4:	4630      	mov	r0, r6
 80064d6:	f7ff f8b9 	bl	800564c <_malloc_r>
 80064da:	b948      	cbnz	r0, 80064f0 <__smakebuf_r+0x46>
 80064dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064e0:	059a      	lsls	r2, r3, #22
 80064e2:	d4ee      	bmi.n	80064c2 <__smakebuf_r+0x18>
 80064e4:	f023 0303 	bic.w	r3, r3, #3
 80064e8:	f043 0302 	orr.w	r3, r3, #2
 80064ec:	81a3      	strh	r3, [r4, #12]
 80064ee:	e7e2      	b.n	80064b6 <__smakebuf_r+0xc>
 80064f0:	89a3      	ldrh	r3, [r4, #12]
 80064f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80064f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064fa:	81a3      	strh	r3, [r4, #12]
 80064fc:	9b01      	ldr	r3, [sp, #4]
 80064fe:	6020      	str	r0, [r4, #0]
 8006500:	b15b      	cbz	r3, 800651a <__smakebuf_r+0x70>
 8006502:	4630      	mov	r0, r6
 8006504:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006508:	f000 f81e 	bl	8006548 <_isatty_r>
 800650c:	b128      	cbz	r0, 800651a <__smakebuf_r+0x70>
 800650e:	89a3      	ldrh	r3, [r4, #12]
 8006510:	f023 0303 	bic.w	r3, r3, #3
 8006514:	f043 0301 	orr.w	r3, r3, #1
 8006518:	81a3      	strh	r3, [r4, #12]
 800651a:	89a3      	ldrh	r3, [r4, #12]
 800651c:	431d      	orrs	r5, r3
 800651e:	81a5      	strh	r5, [r4, #12]
 8006520:	e7cf      	b.n	80064c2 <__smakebuf_r+0x18>
	...

08006524 <_fstat_r>:
 8006524:	b538      	push	{r3, r4, r5, lr}
 8006526:	2300      	movs	r3, #0
 8006528:	4d06      	ldr	r5, [pc, #24]	@ (8006544 <_fstat_r+0x20>)
 800652a:	4604      	mov	r4, r0
 800652c:	4608      	mov	r0, r1
 800652e:	4611      	mov	r1, r2
 8006530:	602b      	str	r3, [r5, #0]
 8006532:	f7fb facd 	bl	8001ad0 <_fstat>
 8006536:	1c43      	adds	r3, r0, #1
 8006538:	d102      	bne.n	8006540 <_fstat_r+0x1c>
 800653a:	682b      	ldr	r3, [r5, #0]
 800653c:	b103      	cbz	r3, 8006540 <_fstat_r+0x1c>
 800653e:	6023      	str	r3, [r4, #0]
 8006540:	bd38      	pop	{r3, r4, r5, pc}
 8006542:	bf00      	nop
 8006544:	20000494 	.word	0x20000494

08006548 <_isatty_r>:
 8006548:	b538      	push	{r3, r4, r5, lr}
 800654a:	2300      	movs	r3, #0
 800654c:	4d05      	ldr	r5, [pc, #20]	@ (8006564 <_isatty_r+0x1c>)
 800654e:	4604      	mov	r4, r0
 8006550:	4608      	mov	r0, r1
 8006552:	602b      	str	r3, [r5, #0]
 8006554:	f7fb facb 	bl	8001aee <_isatty>
 8006558:	1c43      	adds	r3, r0, #1
 800655a:	d102      	bne.n	8006562 <_isatty_r+0x1a>
 800655c:	682b      	ldr	r3, [r5, #0]
 800655e:	b103      	cbz	r3, 8006562 <_isatty_r+0x1a>
 8006560:	6023      	str	r3, [r4, #0]
 8006562:	bd38      	pop	{r3, r4, r5, pc}
 8006564:	20000494 	.word	0x20000494

08006568 <abort>:
 8006568:	2006      	movs	r0, #6
 800656a:	b508      	push	{r3, lr}
 800656c:	f000 f82c 	bl	80065c8 <raise>
 8006570:	2001      	movs	r0, #1
 8006572:	f7fb fa5e 	bl	8001a32 <_exit>

08006576 <_raise_r>:
 8006576:	291f      	cmp	r1, #31
 8006578:	b538      	push	{r3, r4, r5, lr}
 800657a:	4605      	mov	r5, r0
 800657c:	460c      	mov	r4, r1
 800657e:	d904      	bls.n	800658a <_raise_r+0x14>
 8006580:	2316      	movs	r3, #22
 8006582:	6003      	str	r3, [r0, #0]
 8006584:	f04f 30ff 	mov.w	r0, #4294967295
 8006588:	bd38      	pop	{r3, r4, r5, pc}
 800658a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800658c:	b112      	cbz	r2, 8006594 <_raise_r+0x1e>
 800658e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006592:	b94b      	cbnz	r3, 80065a8 <_raise_r+0x32>
 8006594:	4628      	mov	r0, r5
 8006596:	f000 f831 	bl	80065fc <_getpid_r>
 800659a:	4622      	mov	r2, r4
 800659c:	4601      	mov	r1, r0
 800659e:	4628      	mov	r0, r5
 80065a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065a4:	f000 b818 	b.w	80065d8 <_kill_r>
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d00a      	beq.n	80065c2 <_raise_r+0x4c>
 80065ac:	1c59      	adds	r1, r3, #1
 80065ae:	d103      	bne.n	80065b8 <_raise_r+0x42>
 80065b0:	2316      	movs	r3, #22
 80065b2:	6003      	str	r3, [r0, #0]
 80065b4:	2001      	movs	r0, #1
 80065b6:	e7e7      	b.n	8006588 <_raise_r+0x12>
 80065b8:	2100      	movs	r1, #0
 80065ba:	4620      	mov	r0, r4
 80065bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80065c0:	4798      	blx	r3
 80065c2:	2000      	movs	r0, #0
 80065c4:	e7e0      	b.n	8006588 <_raise_r+0x12>
	...

080065c8 <raise>:
 80065c8:	4b02      	ldr	r3, [pc, #8]	@ (80065d4 <raise+0xc>)
 80065ca:	4601      	mov	r1, r0
 80065cc:	6818      	ldr	r0, [r3, #0]
 80065ce:	f7ff bfd2 	b.w	8006576 <_raise_r>
 80065d2:	bf00      	nop
 80065d4:	20000018 	.word	0x20000018

080065d8 <_kill_r>:
 80065d8:	b538      	push	{r3, r4, r5, lr}
 80065da:	2300      	movs	r3, #0
 80065dc:	4d06      	ldr	r5, [pc, #24]	@ (80065f8 <_kill_r+0x20>)
 80065de:	4604      	mov	r4, r0
 80065e0:	4608      	mov	r0, r1
 80065e2:	4611      	mov	r1, r2
 80065e4:	602b      	str	r3, [r5, #0]
 80065e6:	f7fb fa14 	bl	8001a12 <_kill>
 80065ea:	1c43      	adds	r3, r0, #1
 80065ec:	d102      	bne.n	80065f4 <_kill_r+0x1c>
 80065ee:	682b      	ldr	r3, [r5, #0]
 80065f0:	b103      	cbz	r3, 80065f4 <_kill_r+0x1c>
 80065f2:	6023      	str	r3, [r4, #0]
 80065f4:	bd38      	pop	{r3, r4, r5, pc}
 80065f6:	bf00      	nop
 80065f8:	20000494 	.word	0x20000494

080065fc <_getpid_r>:
 80065fc:	f7fb ba02 	b.w	8001a04 <_getpid>

08006600 <_init>:
 8006600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006602:	bf00      	nop
 8006604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006606:	bc08      	pop	{r3}
 8006608:	469e      	mov	lr, r3
 800660a:	4770      	bx	lr

0800660c <_fini>:
 800660c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800660e:	bf00      	nop
 8006610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006612:	bc08      	pop	{r3}
 8006614:	469e      	mov	lr, r3
 8006616:	4770      	bx	lr
