# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ica1.srcs/sources_1/new/ica1SM.vhd" \
"../../../../ica1.srcs/sim_1/new/ica1TB.vhd" \

# Do not sort compile order
nosort
