Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Jul  9 09:21:11 2019
| Host         : travis-job-60d1db39-dcd3-4dbe-b423-6a30049fc239 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.025        0.000                      0                15003        0.024        0.000                      0                14999        0.264        0.000                       0                  5050  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.928        0.000                      0                   13        0.303        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.431        0.000                      0                  428        0.085        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.400        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.025        0.000                      0                14332        0.024        0.000                      0                14332        3.750        0.000                       0                  4691  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.639        0.000                      0                    1                                                                        
                   eth_rx_clk               2.427        0.000                      0                    1                                                                        
                   eth_tx_clk               2.311        0.000                      0                    1                                                                        
                   sys_clk                  2.376        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.551    netsoc_reset_counter[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.675 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.054    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y66         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.551    netsoc_reset_counter[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.675 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.054    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y66         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.551    netsoc_reset_counter[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.675 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.054    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y66         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.551    netsoc_reset_counter[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.675 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.054    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y66         FDSE (Setup_fdse_C_CE)      -0.169    10.982    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.642ns (34.608%)  route 1.213ns (65.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.815     7.537    netsoc_reset_counter[0]
    SLICE_X64Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.661 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.059    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X65Y66         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.328    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)       -0.067    11.062    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.615     6.203    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.478     6.681 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.174    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.326    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y66         FDSE (Setup_fdse_C_S)       -0.695    10.432    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.615     6.203    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.478     6.681 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.174    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.326    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y66         FDSE (Setup_fdse_C_S)       -0.695    10.432    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.615     6.203    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.478     6.681 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.174    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.326    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y66         FDSE (Setup_fdse_C_S)       -0.695    10.432    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.615     6.203    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.478     6.681 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.174    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.326    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y66         FDSE (Setup_fdse_C_S)       -0.695    10.432    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.399%)  route 1.030ns (61.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.518     6.722 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.030     7.752    netsoc_reset_counter[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.876 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.876    netsoc_reset_counter0[0]
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.499    10.854    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y66         FDSE (Setup_fdse_C_D)        0.077    11.228    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  3.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.199    netsoc_reset_counter[1]
    SLICE_X64Y66         LUT2 (Prop_lut2_I1_O)        0.101     2.300 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.300    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.866    
    SLICE_X64Y66         FDSE (Hold_fdse_C_D)         0.131     1.997    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.203    netsoc_reset_counter[1]
    SLICE_X64Y66         LUT4 (Prop_lut4_I2_O)        0.101     2.304 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.304    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.866    
    SLICE_X64Y66         FDSE (Hold_fdse_C_D)         0.131     1.997    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.203    netsoc_reset_counter[1]
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.098     2.301 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.301    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.866    
    SLICE_X64Y66         FDSE (Hold_fdse_C_D)         0.121     1.987    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.585     1.865    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.200    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X64Y66         FDSE (Hold_fdse_C_S)        -0.044     1.836    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.585     1.865    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.200    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X64Y66         FDSE (Hold_fdse_C_S)        -0.044     1.836    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.585     1.865    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.200    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X64Y66         FDSE (Hold_fdse_C_S)        -0.044     1.836    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.585     1.865    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.200    clk200_rst
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X64Y66         FDSE (Hold_fdse_C_S)        -0.044     1.836    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.247ns (49.570%)  route 0.251ns (50.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.136    netsoc_reset_counter[3]
    SLICE_X64Y66         LUT6 (Prop_lut6_I3_O)        0.099     2.235 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.129     2.364    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X65Y66         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.879    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.070     1.949    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.227%)  route 0.368ns (63.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.164     2.030 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.368     2.398    netsoc_reset_counter[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.443 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.443    netsoc_reset_counter0[0]
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.866    
    SLICE_X64Y66         FDSE (Hold_fdse_C_D)         0.120     1.986    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.127    netsoc_reset_counter[3]
    SLICE_X64Y66         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.342    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.414    clk200_clk
    SLICE_X64Y66         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.866    
    SLICE_X64Y66         FDSE (Hold_fdse_C_CE)       -0.016     1.850    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y67     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y67     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y66     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y66     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y66     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y66     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y67     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.324ns (20.784%)  route 5.046ns (79.216%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.552     1.552    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.950     2.958    p_13_in50_in
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.082 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.754     3.837    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.961 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.434     4.395    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.519 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.701     5.220    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     5.747    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.871 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.134    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.258 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.412     6.670    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.129     7.923    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y28         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.439     9.439    eth_rx_clk
    SLICE_X48Y28         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.008     9.447    
                         clock uncertainty           -0.035     9.412    
    SLICE_X48Y28         FDRE (Setup_fdre_C_D)       -0.058     9.354    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.324ns (20.825%)  route 5.034ns (79.175%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 9.434 - 8.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.552     1.552    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.950     2.958    p_13_in50_in
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.082 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.754     3.837    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.961 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.434     4.395    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.519 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.701     5.220    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     5.747    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.871 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.134    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.258 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.412     6.670    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.116     7.910    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.434     9.434    eth_rx_clk
    SLICE_X48Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.008     9.442    
                         clock uncertainty           -0.035     9.407    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)       -0.062     9.345    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.324ns (21.265%)  route 4.902ns (78.735%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 9.437 - 8.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.552     1.552    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.950     2.958    p_13_in50_in
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.082 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.754     3.837    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.961 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.434     4.395    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.519 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.701     5.220    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     5.747    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.871 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.134    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.258 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.412     6.670    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.985     7.779    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y27         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.437     9.437    eth_rx_clk
    SLICE_X48Y27         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.008     9.445    
                         clock uncertainty           -0.035     9.410    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.043     9.367    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.324ns (21.278%)  route 4.898ns (78.722%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 9.434 - 8.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.552     1.552    eth_rx_clk
    SLICE_X29Y21         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.950     2.958    p_13_in50_in
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.082 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.754     3.837    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.961 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.434     4.395    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.519 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.701     5.220    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.344 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     5.747    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.871 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.134    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.258 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.412     6.670    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.981     7.775    ethmac_crc32_checker_source_source_payload_error
    SLICE_X49Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.434     9.434    eth_rx_clk
    SLICE_X49Y25         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.008     9.442    
                         clock uncertainty           -0.035     9.407    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)       -0.043     9.364    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.531ns (27.783%)  route 3.980ns (72.217%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 9.427 - 8.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     1.548    eth_rx_clk
    SLICE_X43Y26         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.818    xilinxmultiregimpl7_regs1[2]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.114 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.464     3.578    storage_12_reg_i_11_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.702 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.449     4.150    storage_12_reg_i_8_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.124     4.274 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.573     4.848    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.118     4.966 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.541     5.507    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.326     5.833 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.478     6.311    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.624     7.059    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.427     9.427    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.008     9.435    
                         clock uncertainty           -0.035     9.400    
    SLICE_X34Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.867    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.531ns (27.783%)  route 3.980ns (72.217%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 9.427 - 8.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     1.548    eth_rx_clk
    SLICE_X43Y26         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.818    xilinxmultiregimpl7_regs1[2]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.114 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.464     3.578    storage_12_reg_i_11_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.702 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.449     4.150    storage_12_reg_i_8_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.124     4.274 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.573     4.848    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.118     4.966 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.541     5.507    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.326     5.833 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.478     6.311    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.624     7.059    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.427     9.427    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.008     9.435    
                         clock uncertainty           -0.035     9.400    
    SLICE_X34Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.867    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.531ns (27.783%)  route 3.980ns (72.217%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 9.427 - 8.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     1.548    eth_rx_clk
    SLICE_X43Y26         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.818    xilinxmultiregimpl7_regs1[2]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.114 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.464     3.578    storage_12_reg_i_11_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.702 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.449     4.150    storage_12_reg_i_8_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.124     4.274 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.573     4.848    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.118     4.966 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.541     5.507    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.326     5.833 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.478     6.311    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.624     7.059    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.427     9.427    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.008     9.435    
                         clock uncertainty           -0.035     9.400    
    SLICE_X34Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.867    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.531ns (27.783%)  route 3.980ns (72.217%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 9.427 - 8.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     1.548    eth_rx_clk
    SLICE_X43Y26         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.818    xilinxmultiregimpl7_regs1[2]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.114 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.464     3.578    storage_12_reg_i_11_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.702 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.449     4.150    storage_12_reg_i_8_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.124     4.274 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.573     4.848    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.118     4.966 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.541     5.507    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.326     5.833 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.478     6.311    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.624     7.059    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.427     9.427    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.008     9.435    
                         clock uncertainty           -0.035     9.400    
    SLICE_X34Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.867    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.531ns (27.783%)  route 3.980ns (72.217%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 9.427 - 8.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     1.548    eth_rx_clk
    SLICE_X43Y26         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.818    xilinxmultiregimpl7_regs1[2]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.114 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.464     3.578    storage_12_reg_i_11_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.702 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.449     4.150    storage_12_reg_i_8_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.124     4.274 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.573     4.848    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.118     4.966 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.541     5.507    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.326     5.833 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.478     6.311    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.624     7.059    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.427     9.427    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.008     9.435    
                         clock uncertainty           -0.035     9.400    
    SLICE_X34Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.867    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 1.531ns (27.783%)  route 3.980ns (72.217%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 9.427 - 8.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.548     1.548    eth_rx_clk
    SLICE_X43Y26         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     1.967 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.851     2.818    xilinxmultiregimpl7_regs1[2]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.114 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.464     3.578    storage_12_reg_i_11_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.702 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.449     4.150    storage_12_reg_i_8_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.124     4.274 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.573     4.848    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.118     4.966 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.541     5.507    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.326     5.833 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.478     6.311    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.624     7.059    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.427     9.427    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.008     9.435    
                         clock uncertainty           -0.035     9.400    
    SLICE_X34Y24         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.867    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.815%)  route 0.171ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.171     0.848    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X34Y24         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.815     0.815    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y24         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X34Y24         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.763    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.957    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y23         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.816     0.816    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y23         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.563    
    SLICE_X34Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.872    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.549     0.549    eth_rx_clk
    SLICE_X35Y24         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.957    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y23         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.816     0.816    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y23         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.253     0.563    
    SLICE_X34Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.872    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y21    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y21    FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X31Y24    ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y24    storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.830ns (26.214%)  route 5.151ns (73.786%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.543     7.310    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.326     7.636 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.307     7.942    storage_11_reg_i_46_n_0
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.471     8.537    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.478     9.478    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.572    
                         clock uncertainty           -0.069     9.503    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.937    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 1.822ns (25.573%)  route 5.303ns (74.427%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.543     7.310    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.326     7.636 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.438     8.073    storage_11_reg_i_46_n_0
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.116     8.189 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.492     8.681    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.439     9.439    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.117     9.556    
                         clock uncertainty           -0.069     9.487    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.235     9.252    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.706ns (25.157%)  route 5.075ns (74.843%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.498     7.264    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.326     7.590 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.748     8.338    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.478     9.478    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.572    
                         clock uncertainty           -0.069     9.503    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.937    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.822ns (25.914%)  route 5.209ns (74.086%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.543     7.310    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.326     7.636 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.438     8.073    storage_11_reg_i_46_n_0
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.116     8.189 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398     8.587    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X8Y19          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.439     9.439    eth_tx_clk
    SLICE_X8Y19          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.094     9.533    
                         clock uncertainty           -0.069     9.464    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.232     9.232    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.706ns (25.562%)  route 4.968ns (74.438%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.523     7.289    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.326     7.615 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.615     8.230    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.478     9.478    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.572    
                         clock uncertainty           -0.069     9.503    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.937    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 1.706ns (25.682%)  route 4.937ns (74.318%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.510     7.276    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.326     7.602 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.597     8.199    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.478     9.478    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.572    
                         clock uncertainty           -0.069     9.503    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.937    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 1.830ns (25.723%)  route 5.284ns (74.277%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.543     7.310    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.326     7.636 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.438     8.073    storage_11_reg_i_46_n_0
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.197 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.473     8.671    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.439     9.439    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.117     9.556    
                         clock uncertainty           -0.069     9.487    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.028     9.459    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.706ns (26.013%)  route 4.852ns (73.988%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.425     7.192    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.326     7.518 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.597     8.115    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.478     9.478    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.572    
                         clock uncertainty           -0.069     9.503    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.937    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 1.706ns (26.230%)  route 4.798ns (73.770%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.374     7.140    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.326     7.466 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.594     8.061    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.478     9.478    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.572    
                         clock uncertainty           -0.069     9.503    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.937    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 1.830ns (26.162%)  route 5.165ns (73.838%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.556     1.556    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.074 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.018     3.093    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.217 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.788     4.005    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     4.129 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.289    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     4.413 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.470     4.884    ethmac_padding_inserter_source_valid
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.442     5.450    ethmac_crc32_inserter_source_valid
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124     5.574 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.436     6.011    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.514     6.648    ethmac_tx_converter_converter_mux0
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.118     6.766 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.543     7.310    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.326     7.636 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.307     7.942    storage_11_reg_i_46_n_0
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.066 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.485     8.551    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X8Y19          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.439     9.439    eth_tx_clk
    SLICE_X8Y19          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.094     9.533    
                         clock uncertainty           -0.069     9.464    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.030     9.434    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  0.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.558     0.558    eth_tx_clk
    SLICE_X9Y19          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl4_regs0[3]
    SLICE_X9Y19          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.826     0.826    eth_tx_clk
    SLICE_X9Y19          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.558     0.558    eth_tx_clk
    SLICE_X9Y19          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl4_regs0[4]
    SLICE_X9Y19          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.826     0.826    eth_tx_clk
    SLICE_X9Y19          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.948%)  route 0.102ns (35.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X3Y17          FDSE                                         r  ethmac_crc32_inserter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDSE (Prop_fdse_C_Q)         0.141     0.730 r  ethmac_crc32_inserter_reg_reg[20]/Q
                         net (fo=2, routed)           0.102     0.832    p_35_in
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.048     0.880 r  ethmac_crc32_inserter_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.880    ethmac_crc32_inserter_next_reg[28]
    SLICE_X2Y17          FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.858     0.858    eth_tx_clk
    SLICE_X2Y17          FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X2Y17          FDSE (Hold_fdse_C_D)         0.131     0.733    ethmac_crc32_inserter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.557     0.557    eth_tx_clk
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.776    xilinxmultiregimpl4_regs0[6]
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.064     0.621    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.557     0.557    eth_tx_clk
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.776    xilinxmultiregimpl4_regs0[0]
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.060     0.617    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.556     0.556    eth_tx_clk
    SLICE_X10Y21         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.775    xilinxmultiregimpl4_regs0[1]
    SLICE_X10Y21         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.824     0.824    eth_tx_clk
    SLICE_X10Y21         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.060     0.616    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.556     0.556    eth_tx_clk
    SLICE_X10Y21         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.775    xilinxmultiregimpl4_regs0[2]
    SLICE_X10Y21         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.824     0.824    eth_tx_clk
    SLICE_X10Y21         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.053     0.609    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.557     0.557    eth_tx_clk
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.776    xilinxmultiregimpl4_regs0[5]
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y20         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.053     0.610    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.585     0.585    eth_tx_clk
    SLICE_X1Y21          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.143     0.869    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.914 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.914    liteethmacgap_state_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.854     0.854    eth_tx_clk
    SLICE_X2Y21          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.599    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.120     0.719    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.557     0.557    eth_tx_clk
    SLICE_X9Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.172     0.870    ethmac_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045     0.915 r  ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.915    ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.825     0.825    eth_tx_clk
    SLICE_X8Y20          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     0.691    ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X28Y21  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X28Y21  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y18   ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y18   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y21  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y21  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y18   ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y18   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y16   ethmac_crc32_inserter_reg_reg[24]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y16   ethmac_crc32_inserter_reg_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[8]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y21  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y21  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y21  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y21  FDPE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.933ns (42.708%)  route 5.276ns (57.292%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.175     5.241    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[12]
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.365 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.365    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.897 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.906     6.802    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.926 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.566     7.492    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     7.616 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.606     8.222    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.472     8.812    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.332     9.144 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.524     9.669    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.793 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          1.028    10.821    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WE
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.436    11.436    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WCLK
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA/CLK
                         clock pessimism              0.000    11.436    
                         clock uncertainty           -0.057    11.379    
    SLICE_X52Y61         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.846    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.933ns (42.708%)  route 5.276ns (57.292%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.175     5.241    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[12]
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.365 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.365    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.897 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.906     6.802    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.926 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.566     7.492    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     7.616 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.606     8.222    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.472     8.812    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.332     9.144 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.524     9.669    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.793 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          1.028    10.821    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WE
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.436    11.436    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WCLK
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB/CLK
                         clock pessimism              0.000    11.436    
                         clock uncertainty           -0.057    11.379    
    SLICE_X52Y61         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.846    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.933ns (42.708%)  route 5.276ns (57.292%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.175     5.241    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[12]
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.365 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.365    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.897 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.906     6.802    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.926 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.566     7.492    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     7.616 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.606     8.222    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.472     8.812    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.332     9.144 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.524     9.669    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.793 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          1.028    10.821    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WE
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.436    11.436    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WCLK
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMC/CLK
                         clock pessimism              0.000    11.436    
                         clock uncertainty           -0.057    11.379    
    SLICE_X52Y61         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.846    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.933ns (42.708%)  route 5.276ns (57.292%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.175     5.241    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[12]
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.365 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.365    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.897 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.906     6.802    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.926 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.566     7.492    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I1_O)        0.124     7.616 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.606     8.222    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.472     8.812    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.332     9.144 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.524     9.669    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.793 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          1.028    10.821    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WE
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.436    11.436    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/WCLK
    SLICE_X52Y61         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMD/CLK
                         clock pessimism              0.000    11.436    
                         clock uncertainty           -0.057    11.379    
    SLICE_X52Y61         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.846    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 1.820ns (19.044%)  route 7.737ns (80.956%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.640     1.640    sys_clk
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           0.713     2.809    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/netsoc_netsoc_timer0_eventmanager_storage
    SLICE_X59Y51         LUT3 (Prop_lut3_I2_O)        0.124     2.933 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_3/O
                         net (fo=1, routed)           0.884     3.817    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picsr[2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.941 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.668     4.609    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X57Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.521     5.254    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.776     6.154    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.278 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.186     6.464    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.588 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.332     6.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=8, routed)           0.518     7.562    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_op_mfspr_o_reg_1
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.686 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_opc_alu_o[3]_i_1/O
                         net (fo=249, routed)         0.725     8.411    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_5/O
                         net (fo=11, routed)          0.792     9.327    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetching_mispredicted_branch_reg
    SLICE_X55Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.451 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0/O
                         net (fo=13, routed)          0.763    10.215    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_1/O
                         net (fo=32, routed)          0.859    11.197    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_reg_0
    SLICE_X58Y58         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.504    11.504    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X58Y58         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[21]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.057    11.447    
    SLICE_X58Y58         FDRE (Setup_fdre_C_CE)      -0.205    11.242    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[21]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 1.820ns (19.044%)  route 7.737ns (80.956%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.640     1.640    sys_clk
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           0.713     2.809    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/netsoc_netsoc_timer0_eventmanager_storage
    SLICE_X59Y51         LUT3 (Prop_lut3_I2_O)        0.124     2.933 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_3/O
                         net (fo=1, routed)           0.884     3.817    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picsr[2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.941 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.668     4.609    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X57Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.521     5.254    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.776     6.154    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.278 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.186     6.464    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.588 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.332     6.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=8, routed)           0.518     7.562    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_op_mfspr_o_reg_1
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.686 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_opc_alu_o[3]_i_1/O
                         net (fo=249, routed)         0.725     8.411    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_5/O
                         net (fo=11, routed)          0.792     9.327    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetching_mispredicted_branch_reg
    SLICE_X55Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.451 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0/O
                         net (fo=13, routed)          0.763    10.215    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_1/O
                         net (fo=32, routed)          0.859    11.197    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_reg_0
    SLICE_X58Y58         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.504    11.504    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X58Y58         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[23]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.057    11.447    
    SLICE_X58Y58         FDRE (Setup_fdre_C_CE)      -0.205    11.242    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[23]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 1.820ns (19.044%)  route 7.737ns (80.956%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.640     1.640    sys_clk
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           0.713     2.809    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/netsoc_netsoc_timer0_eventmanager_storage
    SLICE_X59Y51         LUT3 (Prop_lut3_I2_O)        0.124     2.933 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_3/O
                         net (fo=1, routed)           0.884     3.817    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picsr[2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.941 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.668     4.609    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X57Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.521     5.254    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.776     6.154    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.278 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.186     6.464    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.588 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.332     6.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=8, routed)           0.518     7.562    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_op_mfspr_o_reg_1
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.686 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_opc_alu_o[3]_i_1/O
                         net (fo=249, routed)         0.725     8.411    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_5/O
                         net (fo=11, routed)          0.792     9.327    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetching_mispredicted_branch_reg
    SLICE_X55Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.451 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0/O
                         net (fo=13, routed)          0.763    10.215    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.339 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_1/O
                         net (fo=32, routed)          0.859    11.197    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_reg_0
    SLICE_X58Y58         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.504    11.504    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X58Y58         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[31]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.057    11.447    
    SLICE_X58Y58         FDRE (Setup_fdre_C_CE)      -0.205    11.242    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[31]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.880ns (31.223%)  route 6.344ns (68.777%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.557     1.557    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X48Y52         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=61, routed)          0.984     2.997    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.121 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_12/O
                         net (fo=6, routed)           0.633     3.754    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/D[41]
    SLICE_X48Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.878 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.878    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.428    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.542    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.813 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.715     5.528    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X55Y51         LUT5 (Prop_lut5_I3_O)        0.373     5.901 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.307     6.208    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.332 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.186     6.518    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.642 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.332     6.975    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.099 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=8, routed)           0.518     7.617    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_op_mfspr_o_reg_1
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.741 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_opc_alu_o[3]_i_1/O
                         net (fo=249, routed)         0.725     8.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.590 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_5/O
                         net (fo=11, routed)          0.343     8.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_38__1/O
                         net (fo=10, routed)          0.776     9.833    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_38__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.957 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_7__1/O
                         net (fo=2, routed)           0.824    10.781    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[1]
    RAMB18_X1Y18         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.498    11.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/clk100
    RAMB18_X1Y18         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.057    11.441    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.831ns  (logic 2.172ns (22.094%)  route 7.659ns (77.906%))
  Logic Levels:           12  (LUT2=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.552     1.552    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X41Y53         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[13]/Q
                         net (fo=16, routed)          1.122     3.130    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_hazard_result_r_reg[31][13]
    SLICE_X44Y53         LUT5 (Prop_lut5_I1_O)        0.124     3.254 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_i_4/O
                         net (fo=5, routed)           0.456     3.710    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/p_2_in
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.150     3.860 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_8/O
                         net (fo=1, routed)           0.436     4.297    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/spr_bus_access
    SLICE_X44Y53         LUT4 (Prop_lut4_I0_O)        0.326     4.623 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5/O
                         net (fo=2, routed)           0.454     5.077    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.201 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3/O
                         net (fo=1, routed)           0.489     5.690    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.814 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_2/O
                         net (fo=2, routed)           0.926     6.740    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ctrl_alu_result_o_reg[0]
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.864 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/invalidate_adr[11]_i_1/O
                         net (fo=14, routed)          0.647     7.511    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.635 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/FSM_sequential_state[1]_i_6/O
                         net (fo=6, routed)           0.436     8.071    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram_n_60
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.124     8.195 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/nop_ack_i_6/O
                         net (fo=35, routed)          0.769     8.964    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ibus_ack_reg
    SLICE_X46Y50         LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/decode_insn_o[13]_i_1/O
                         net (fo=3, routed)           1.043    10.131    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/D[2]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    10.255 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_bypass_b_i_3/O
                         net (fo=1, routed)           0.286    10.541    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/wb_rfd_adr_o_reg[0]
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/wb_to_decode_bypass_b_i_2/O
                         net (fo=1, routed)           0.594    11.259    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_reg[4]_1
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_bypass_b_i_1/O
                         net (fo=1, routed)           0.000    11.383    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_rf_wb_o_reg_2
    SLICE_X57Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.441    11.441    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/clk100
    SLICE_X57Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_reg/C
                         clock pessimism              0.079    11.520    
                         clock uncertainty           -0.057    11.463    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.029    11.492    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_reg
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 1.820ns (19.181%)  route 7.669ns (80.819%))
  Logic Levels:           11  (LUT2=2 LUT3=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        1.640     1.640    sys_clk
    SLICE_X58Y49         FDRE                                         r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  netsoc_netsoc_timer0_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           0.713     2.809    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/netsoc_netsoc_timer0_eventmanager_storage
    SLICE_X59Y51         LUT3 (Prop_lut3_I2_O)        0.124     2.933 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_3/O
                         net (fo=1, routed)           0.884     3.817    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picsr[2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.124     3.941 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.668     4.609    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X57Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.521     5.254    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.776     6.154    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.278 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.186     6.464    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.588 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.332     6.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=8, routed)           0.518     7.562    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_op_mfspr_o_reg_1
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.686 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_opc_alu_o[3]_i_1/O
                         net (fo=249, routed)         0.725     8.411    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.535 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_5/O
                         net (fo=11, routed)          0.792     9.327    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetching_mispredicted_branch_reg
    SLICE_X55Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.451 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0/O
                         net (fo=13, routed)          0.935    10.387    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.511 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_result_a[31]_i_1/O
                         net (fo=32, routed)          0.618    11.129    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/E[0]
    SLICE_X61Y57         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4692, routed)        1.504    11.504    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/clk100
    SLICE_X61Y57         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.057    11.447    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.205    11.242    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.560     0.560    sys_clk
    SLICE_X35Y36         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_9/ADDRD0
    SLICE_X34Y36         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X34Y36         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y36         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.930%)  route 0.292ns (61.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.563     0.563    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X51Y52         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[11]/Q
                         net (fo=3, routed)           0.135     0.838    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_way_save_reg[0][18][11]
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.883 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_9_11_i_3/O
                         net (fo=4, routed)           0.157     1.040    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/DIC
    SLICE_X50Y49         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.840     0.840    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/WCLK
    SLICE_X50Y49         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/RAMC/CLK
                         clock pessimism              0.000     0.840    
    SLICE_X50Y49         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.984    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.905%)  route 0.228ns (55.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.566     0.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X40Y49         FDSE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_reg[25]/Q
                         net (fo=1, routed)           0.228     0.935    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ibus_dat_reg[25]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.980 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/decode_insn_o[25]_i_1/O
                         net (fo=1, routed)           0.000     0.980    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/imem_dat[25]
    SLICE_X40Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4692, routed)        0.830     0.830    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X40Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_reg[25]/C
                         clock pessimism              0.000     0.830    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     0.922    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y22   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y23   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y21  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33  storage_13_reg_0_1_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29  storage_14_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29  storage_14_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  storage_13_reg_0_1_30_32/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29  storage_14_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29  storage_14_reg_0_1_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.639ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y67         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.585     3.865    clk200_clk
    SLICE_X64Y67         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty           -0.125     3.740    
    SLICE_X64Y67         FDPE (Setup_fdpe_C_D)       -0.035     3.705    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.705    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.639    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X30Y21         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.553     2.553    eth_rx_clk
    SLICE_X30Y21         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty           -0.025     2.528    
    SLICE_X30Y21         FDPE (Setup_fdpe_C_D)       -0.035     2.493    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.427    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.311ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y21         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.553     2.553    eth_tx_clk
    SLICE_X28Y21         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty           -0.161     2.391    
    SLICE_X28Y21         FDPE (Setup_fdpe_C_D)       -0.005     2.386    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.386    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.311    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.376ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X58Y65         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4692, routed)        0.586     2.586    sys_clk
    SLICE_X58Y65         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.586    
                         clock uncertainty           -0.129     2.456    
    SLICE_X58Y65         FDPE (Setup_fdpe_C_D)       -0.005     2.451    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.376    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.579 (r) | FAST    |     3.234 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.246 (r) | SLOW    |    -0.189 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.535 (r) | SLOW    |    -0.478 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     2.041 (r) | SLOW    |    -0.274 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.613 (r) | SLOW    |    -0.613 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.656 (r) | SLOW    |      2.061 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.027 (r) | SLOW    |      1.835 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.796 (r) | SLOW    |      2.109 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.632 (r) | SLOW    |      2.077 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.877 (r) | SLOW    |      1.774 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.730 (r) | SLOW    |      1.666 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.492 (r) | SLOW    |      2.024 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.728 (r) | SLOW    |      1.675 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.277 (r) | SLOW    |      1.494 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.895 (r) | SLOW    |      1.812 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.730 (r) | SLOW    |      1.721 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.035 (r) | SLOW    |      1.867 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.590 (r) | SLOW    |      1.665 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.127 (r) | SLOW    |      1.428 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.038 (r) | SLOW    |      1.875 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.427 (r) | SLOW    |      1.567 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.190 (r) | SLOW    |      1.837 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.892 (r) | SLOW    |      1.758 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.191 (r) | SLOW    |      1.841 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.893 (r) | SLOW    |      1.756 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.110 (r) | SLOW    |      2.971 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |      9.306 (r) | SLOW    |      2.929 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.068 (r) | SLOW    |      2.809 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      8.328 (r) | SLOW    |      2.670 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.446 (r) | SLOW    |      2.778 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.765 (r) | SLOW    |      3.071 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.072 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.569 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.244 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.600 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.678 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.808 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.755 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.975 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.668 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.656 (r) | SLOW    |   2.061 (r) | FAST    |    1.528 |
ddram_dq[1]        |   7.027 (r) | SLOW    |   1.835 (r) | FAST    |    0.900 |
ddram_dq[2]        |   7.796 (r) | SLOW    |   2.109 (r) | FAST    |    1.668 |
ddram_dq[3]        |   7.632 (r) | SLOW    |   2.077 (r) | FAST    |    1.505 |
ddram_dq[4]        |   6.877 (r) | SLOW    |   1.774 (r) | FAST    |    0.750 |
ddram_dq[5]        |   6.730 (r) | SLOW    |   1.666 (r) | FAST    |    0.603 |
ddram_dq[6]        |   7.492 (r) | SLOW    |   2.024 (r) | FAST    |    1.365 |
ddram_dq[7]        |   6.728 (r) | SLOW    |   1.675 (r) | FAST    |    0.600 |
ddram_dq[8]        |   6.277 (r) | SLOW    |   1.494 (r) | FAST    |    0.150 |
ddram_dq[9]        |   6.895 (r) | SLOW    |   1.812 (r) | FAST    |    0.768 |
ddram_dq[10]       |   6.730 (r) | SLOW    |   1.721 (r) | FAST    |    0.602 |
ddram_dq[11]       |   7.035 (r) | SLOW    |   1.867 (r) | FAST    |    0.908 |
ddram_dq[12]       |   6.590 (r) | SLOW    |   1.665 (r) | FAST    |    0.462 |
ddram_dq[13]       |   6.127 (r) | SLOW    |   1.428 (r) | FAST    |    0.000 |
ddram_dq[14]       |   7.038 (r) | SLOW    |   1.875 (r) | FAST    |    0.910 |
ddram_dq[15]       |   6.427 (r) | SLOW    |   1.567 (r) | FAST    |    0.300 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.796 (r) | SLOW    |   1.428 (r) | FAST    |    1.668 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.299 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.190 (r) | SLOW    |   1.837 (r) | FAST    |    0.298 |
ddram_dqs_n[1]     |   6.892 (r) | SLOW    |   1.758 (r) | FAST    |    0.001 |
ddram_dqs_p[0]     |   7.191 (r) | SLOW    |   1.841 (r) | FAST    |    0.299 |
ddram_dqs_p[1]     |   6.893 (r) | SLOW    |   1.756 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.191 (r) | SLOW    |   1.756 (r) | FAST    |    0.299 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




