$comment
	File created using the following command:
		vcd file atv1aula1.msim.vcd -direction
$end
$date
	Thu Sep 15 16:13:33 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [8] $end
$var wire 1 1 PC_OUT [7] $end
$var wire 1 2 PC_OUT [6] $end
$var wire 1 3 PC_OUT [5] $end
$var wire 1 4 PC_OUT [4] $end
$var wire 1 5 PC_OUT [3] $end
$var wire 1 6 PC_OUT [2] $end
$var wire 1 7 PC_OUT [1] $end
$var wire 1 8 PC_OUT [0] $end
$var wire 1 9 SELEC_MUX_PROX_PC [1] $end
$var wire 1 : SELEC_MUX_PROX_PC [0] $end
$var wire 1 ; SW [9] $end
$var wire 1 < SW [8] $end
$var wire 1 = SW [7] $end
$var wire 1 > SW [6] $end
$var wire 1 ? SW [5] $end
$var wire 1 @ SW [4] $end
$var wire 1 A SW [3] $end
$var wire 1 B SW [2] $end
$var wire 1 C SW [1] $end
$var wire 1 D SW [0] $end

$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var wire 1 H devoe $end
$var wire 1 I devclrn $end
$var wire 1 J devpor $end
$var wire 1 K ww_devoe $end
$var wire 1 L ww_devclrn $end
$var wire 1 M ww_devpor $end
$var wire 1 N ww_CLOCK_50 $end
$var wire 1 O ww_KEY [3] $end
$var wire 1 P ww_KEY [2] $end
$var wire 1 Q ww_KEY [1] $end
$var wire 1 R ww_KEY [0] $end
$var wire 1 S ww_SW [9] $end
$var wire 1 T ww_SW [8] $end
$var wire 1 U ww_SW [7] $end
$var wire 1 V ww_SW [6] $end
$var wire 1 W ww_SW [5] $end
$var wire 1 X ww_SW [4] $end
$var wire 1 Y ww_SW [3] $end
$var wire 1 Z ww_SW [2] $end
$var wire 1 [ ww_SW [1] $end
$var wire 1 \ ww_SW [0] $end
$var wire 1 ] ww_PC_OUT [8] $end
$var wire 1 ^ ww_PC_OUT [7] $end
$var wire 1 _ ww_PC_OUT [6] $end
$var wire 1 ` ww_PC_OUT [5] $end
$var wire 1 a ww_PC_OUT [4] $end
$var wire 1 b ww_PC_OUT [3] $end
$var wire 1 c ww_PC_OUT [2] $end
$var wire 1 d ww_PC_OUT [1] $end
$var wire 1 e ww_PC_OUT [0] $end
$var wire 1 f ww_SELEC_MUX_PROX_PC [1] $end
$var wire 1 g ww_SELEC_MUX_PROX_PC [0] $end
$var wire 1 h ww_LEDR [9] $end
$var wire 1 i ww_LEDR [8] $end
$var wire 1 j ww_LEDR [7] $end
$var wire 1 k ww_LEDR [6] $end
$var wire 1 l ww_LEDR [5] $end
$var wire 1 m ww_LEDR [4] $end
$var wire 1 n ww_LEDR [3] $end
$var wire 1 o ww_LEDR [2] $end
$var wire 1 p ww_LEDR [1] $end
$var wire 1 q ww_LEDR [0] $end
$var wire 1 r \CLOCK_50~input_o\ $end
$var wire 1 s \KEY[1]~input_o\ $end
$var wire 1 t \KEY[2]~input_o\ $end
$var wire 1 u \KEY[3]~input_o\ $end
$var wire 1 v \SW[0]~input_o\ $end
$var wire 1 w \SW[1]~input_o\ $end
$var wire 1 x \SW[2]~input_o\ $end
$var wire 1 y \SW[3]~input_o\ $end
$var wire 1 z \SW[4]~input_o\ $end
$var wire 1 { \SW[5]~input_o\ $end
$var wire 1 | \SW[6]~input_o\ $end
$var wire 1 } \SW[7]~input_o\ $end
$var wire 1 ~ \SW[8]~input_o\ $end
$var wire 1 !! \SW[9]~input_o\ $end
$var wire 1 "! \PC_OUT[0]~output_o\ $end
$var wire 1 #! \PC_OUT[1]~output_o\ $end
$var wire 1 $! \PC_OUT[2]~output_o\ $end
$var wire 1 %! \PC_OUT[3]~output_o\ $end
$var wire 1 &! \PC_OUT[4]~output_o\ $end
$var wire 1 '! \PC_OUT[5]~output_o\ $end
$var wire 1 (! \PC_OUT[6]~output_o\ $end
$var wire 1 )! \PC_OUT[7]~output_o\ $end
$var wire 1 *! \PC_OUT[8]~output_o\ $end
$var wire 1 +! \SELEC_MUX_PROX_PC[0]~output_o\ $end
$var wire 1 ,! \SELEC_MUX_PROX_PC[1]~output_o\ $end
$var wire 1 -! \LEDR[0]~output_o\ $end
$var wire 1 .! \LEDR[1]~output_o\ $end
$var wire 1 /! \LEDR[2]~output_o\ $end
$var wire 1 0! \LEDR[3]~output_o\ $end
$var wire 1 1! \LEDR[4]~output_o\ $end
$var wire 1 2! \LEDR[5]~output_o\ $end
$var wire 1 3! \LEDR[6]~output_o\ $end
$var wire 1 4! \LEDR[7]~output_o\ $end
$var wire 1 5! \LEDR[8]~output_o\ $end
$var wire 1 6! \LEDR[9]~output_o\ $end
$var wire 1 7! \KEY[0]~input_o\ $end
$var wire 1 8! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 9! \incrementaPC|Add0~2\ $end
$var wire 1 :! \incrementaPC|Add0~6\ $end
$var wire 1 ;! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 <! \incrementaPC|Add0~10\ $end
$var wire 1 =! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 >! \ROM1|memROM~12_combout\ $end
$var wire 1 ?! \MUX2|saida_MUX[3]~4_combout\ $end
$var wire 1 @! \ROM1|memROM~11_combout\ $end
$var wire 1 A! \MUX2|saida_MUX[2]~3_combout\ $end
$var wire 1 B! \ROM1|memROM~2_combout\ $end
$var wire 1 C! \ROM1|memROM~3_combout\ $end
$var wire 1 D! \ROM1|memROM~4_combout\ $end
$var wire 1 E! \DECODER|Equal3~1_combout\ $end
$var wire 1 F! \incrementaPC|Add0~14\ $end
$var wire 1 G! \incrementaPC|Add0~18\ $end
$var wire 1 H! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 I! \MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 J! \incrementaPC|Add0~22\ $end
$var wire 1 K! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 L! \MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 M! \incrementaPC|Add0~26\ $end
$var wire 1 N! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 O! \MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 P! \incrementaPC|Add0~30\ $end
$var wire 1 Q! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 R! \ROM1|memROM~13_combout\ $end
$var wire 1 S! \MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 T! \ROM1|memROM~15_combout\ $end
$var wire 1 U! \ROM1|memROM~10_combout\ $end
$var wire 1 V! \ROM1|memROM~14_combout\ $end
$var wire 1 W! \ROM1|memROM~9_combout\ $end
$var wire 1 X! \ULA1|Add0~34_cout\ $end
$var wire 1 Y! \ULA1|Add0~1_sumout\ $end
$var wire 1 Z! \DECODER|saida[3]~0_combout\ $end
$var wire 1 [! \ROM1|memROM~5_combout\ $end
$var wire 1 \! \ROM1|memROM~6_combout\ $end
$var wire 1 ]! \ROM1|memROM~7_combout\ $end
$var wire 1 ^! \ROM1|memROM~8_combout\ $end
$var wire 1 _! \DECODER|Habilita~0_combout\ $end
$var wire 1 `! \RAM1|process_0~0_combout\ $end
$var wire 1 a! \RAM1|ram~173_combout\ $end
$var wire 1 b! \RAM1|ram~17_q\ $end
$var wire 1 c! \RAM1|ram~174_combout\ $end
$var wire 1 d! \RAM1|ram~25_q\ $end
$var wire 1 e! \RAM1|ram~175_combout\ $end
$var wire 1 f! \RAM1|ram~33_q\ $end
$var wire 1 g! \RAM1|ram~176_combout\ $end
$var wire 1 h! \RAM1|ram~41_q\ $end
$var wire 1 i! \RAM1|ram~157_combout\ $end
$var wire 1 j! \RAM1|ram~158_combout\ $end
$var wire 1 k! \MUX1|saida_MUX[0]~3_combout\ $end
$var wire 1 l! \ULA1|Add0~2\ $end
$var wire 1 m! \ULA1|Add0~5_sumout\ $end
$var wire 1 n! \RAM1|ram~18_q\ $end
$var wire 1 o! \RAM1|ram~145_combout\ $end
$var wire 1 p! \RAM1|ram~26_q\ $end
$var wire 1 q! \RAM1|ram~146_combout\ $end
$var wire 1 r! \RAM1|ram~34_q\ $end
$var wire 1 s! \RAM1|ram~147_combout\ $end
$var wire 1 t! \RAM1|ram~42_q\ $end
$var wire 1 u! \RAM1|ram~148_combout\ $end
$var wire 1 v! \RAM1|ram~149_combout\ $end
$var wire 1 w! \MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 x! \ULA1|Add0~6\ $end
$var wire 1 y! \ULA1|Add0~9_sumout\ $end
$var wire 1 z! \RAM1|ram~19_q\ $end
$var wire 1 {! \RAM1|ram~27_q\ $end
$var wire 1 |! \RAM1|ram~35_q\ $end
$var wire 1 }! \RAM1|ram~43_q\ $end
$var wire 1 ~! \RAM1|ram~150_combout\ $end
$var wire 1 !" \RAM1|ram~151_combout\ $end
$var wire 1 "" \MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 #" \ULA1|Add0~10\ $end
$var wire 1 $" \ULA1|Add0~13_sumout\ $end
$var wire 1 %" \RAM1|ram~20_q\ $end
$var wire 1 &" \RAM1|ram~152_combout\ $end
$var wire 1 '" \RAM1|ram~28_q\ $end
$var wire 1 (" \RAM1|ram~153_combout\ $end
$var wire 1 )" \RAM1|ram~36_q\ $end
$var wire 1 *" \RAM1|ram~154_combout\ $end
$var wire 1 +" \RAM1|ram~44_q\ $end
$var wire 1 ," \RAM1|ram~155_combout\ $end
$var wire 1 -" \RAM1|ram~156_combout\ $end
$var wire 1 ." \MUX1|saida_MUX[3]~2_combout\ $end
$var wire 1 /" \REGE|DOUT~0_combout\ $end
$var wire 1 0" \ULA1|Add0~14\ $end
$var wire 1 1" \ULA1|Add0~17_sumout\ $end
$var wire 1 2" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 3" \RAM1|ram~21_q\ $end
$var wire 1 4" \RAM1|ram~29_q\ $end
$var wire 1 5" \RAM1|ram~37_q\ $end
$var wire 1 6" \RAM1|ram~45_q\ $end
$var wire 1 7" \RAM1|ram~159_combout\ $end
$var wire 1 8" \RAM1|ram~160_combout\ $end
$var wire 1 9" \ULA1|Add0~18\ $end
$var wire 1 :" \ULA1|Add0~21_sumout\ $end
$var wire 1 ;" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 <" \RAM1|ram~22_q\ $end
$var wire 1 =" \RAM1|ram~161_combout\ $end
$var wire 1 >" \RAM1|ram~30_q\ $end
$var wire 1 ?" \RAM1|ram~162_combout\ $end
$var wire 1 @" \RAM1|ram~38_q\ $end
$var wire 1 A" \RAM1|ram~163_combout\ $end
$var wire 1 B" \RAM1|ram~46_q\ $end
$var wire 1 C" \RAM1|ram~164_combout\ $end
$var wire 1 D" \RAM1|ram~165_combout\ $end
$var wire 1 E" \ULA1|Add0~22\ $end
$var wire 1 F" \ULA1|Add0~25_sumout\ $end
$var wire 1 G" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 H" \RAM1|ram~23_q\ $end
$var wire 1 I" \RAM1|ram~31_q\ $end
$var wire 1 J" \RAM1|ram~39_q\ $end
$var wire 1 K" \RAM1|ram~47_q\ $end
$var wire 1 L" \RAM1|ram~166_combout\ $end
$var wire 1 M" \RAM1|ram~167_combout\ $end
$var wire 1 N" \ULA1|Add0~26\ $end
$var wire 1 O" \ULA1|Add0~29_sumout\ $end
$var wire 1 P" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 Q" \RAM1|ram~24_q\ $end
$var wire 1 R" \RAM1|ram~168_combout\ $end
$var wire 1 S" \RAM1|ram~32_q\ $end
$var wire 1 T" \RAM1|ram~169_combout\ $end
$var wire 1 U" \RAM1|ram~40_q\ $end
$var wire 1 V" \RAM1|ram~170_combout\ $end
$var wire 1 W" \RAM1|ram~48_q\ $end
$var wire 1 X" \RAM1|ram~171_combout\ $end
$var wire 1 Y" \RAM1|ram~172_combout\ $end
$var wire 1 Z" \REGE|DOUT~1_combout\ $end
$var wire 1 [" \REGE|DOUT~2_combout\ $end
$var wire 1 \" \REGE|DOUT~3_combout\ $end
$var wire 1 ]" \REGE|DOUT~q\ $end
$var wire 1 ^" \MUX2|saida_MUX[4]~0_combout\ $end
$var wire 1 _" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 `" \MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 a" \ROM1|memROM~1_combout\ $end
$var wire 1 b" \DECODER|Equal3~0_combout\ $end
$var wire 1 c" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 d" \MUX2|saida_MUX[1]~2_combout\ $end
$var wire 1 e" \ROM1|memROM~0_combout\ $end
$var wire 1 f" \DECODER|Equal3~2_combout\ $end
$var wire 1 g" \MUX2|saida_MUX[0]~1_combout\ $end
$var wire 1 h" \PC|DOUT\ [8] $end
$var wire 1 i" \PC|DOUT\ [7] $end
$var wire 1 j" \PC|DOUT\ [6] $end
$var wire 1 k" \PC|DOUT\ [5] $end
$var wire 1 l" \PC|DOUT\ [4] $end
$var wire 1 m" \PC|DOUT\ [3] $end
$var wire 1 n" \PC|DOUT\ [2] $end
$var wire 1 o" \PC|DOUT\ [1] $end
$var wire 1 p" \PC|DOUT\ [0] $end
$var wire 1 q" \REGA|DOUT\ [7] $end
$var wire 1 r" \REGA|DOUT\ [6] $end
$var wire 1 s" \REGA|DOUT\ [5] $end
$var wire 1 t" \REGA|DOUT\ [4] $end
$var wire 1 u" \REGA|DOUT\ [3] $end
$var wire 1 v" \REGA|DOUT\ [2] $end
$var wire 1 w" \REGA|DOUT\ [1] $end
$var wire 1 x" \REGA|DOUT\ [0] $end
$var wire 1 y" \END_RETORNO|DOUT\ [8] $end
$var wire 1 z" \END_RETORNO|DOUT\ [7] $end
$var wire 1 {" \END_RETORNO|DOUT\ [6] $end
$var wire 1 |" \END_RETORNO|DOUT\ [5] $end
$var wire 1 }" \END_RETORNO|DOUT\ [4] $end
$var wire 1 ~" \END_RETORNO|DOUT\ [3] $end
$var wire 1 !# \END_RETORNO|DOUT\ [2] $end
$var wire 1 "# \END_RETORNO|DOUT\ [1] $end
$var wire 1 ## \END_RETORNO|DOUT\ [0] $end
$var wire 1 $# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 %# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 &# \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 '# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 (# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 )# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 *# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 +# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ,# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 -# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 .# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 /# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 0# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 1# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 2# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 3# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 4# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 5# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 6# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 7# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 8# \REGE|ALT_INV_DOUT~2_combout\ $end
$var wire 1 9# \REGE|ALT_INV_DOUT~1_combout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 X# \REGE|ALT_INV_DOUT~0_combout\ $end
$var wire 1 Y# \MUX1|ALT_INV_saida_MUX[0]~3_combout\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 `# \MUX1|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 g# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 j# \MUX1|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 q# \MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 {# \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 |# \END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 }# \END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 ~# \END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 !$ \END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 "$ \END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 #$ \END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 $$ \END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 %$ \END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 &$ \END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 '$ \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 ($ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 )$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 *$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 +$ \DECODER|ALT_INV_Equal3~1_combout\ $end
$var wire 1 ,$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 -$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 .$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 /$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 0$ \DECODER|ALT_INV_Equal3~0_combout\ $end
$var wire 1 1$ \MUX2|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 2$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 3$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 4$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 5$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 6$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 7$ \REGE|ALT_INV_DOUT~q\ $end
$var wire 1 8$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 9$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 :$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ;$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 <$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 =$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 >$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ?$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 @$ \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0E
1F
xG
1H
1I
1J
1K
1L
1M
0N
0r
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
x}
x~
x!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
06!
17!
18!
09!
0:!
0;!
0<!
0=!
1>!
1?!
1@!
1A!
0B!
1C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
1U!
0V!
0W!
1X!
0Y!
1Z!
1[!
0\!
1]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
07"
08"
19"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
1a"
0b"
0c"
1d"
0e"
1f"
0g"
1$#
0%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
0/#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
0'$
0($
0)$
1*$
1+$
1,$
0-$
1.$
0/$
10$
11$
02$
03$
14$
05$
16$
17$
x"
x#
x$
1%
00
01
02
03
04
05
06
07
08
09
1:
0&
1'
0(
0)
0*
0+
0,
0-
0.
0/
xO
xP
xQ
1R
xS
xT
xU
xV
xW
xX
xY
xZ
x[
x\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
1g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
10#
11#
12#
13#
14#
15#
16#
17#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
$end
#10000
0%
0R
07!
#20000
1%
1R
17!
1m"
1n"
1o"
1##
0&$
0?$
0>$
0=$
1=!
1;!
1c"
0>!
0@!
0C!
0D!
0T!
1%#
12$
13$
1($
1'$
0.#
0-#
0,#
1#!
1$!
1%!
0?!
0A!
0]!
0[!
1^"
0f"
0U!
1d
1c
1b
1)$
01$
1/$
1-$
17
16
15
0_!
1?!
1A!
1g"
0+!
0g
05!
0:
0i
0'
#30000
0%
0R
07!
#40000
1%
1R
17!
1p"
0@$
08!
19!
1B!
1D!
02$
04$
1/#
1"!
0c"
1:!
0g"
1^!
1[!
1b"
1.#
1e
0;!
1<!
00$
0/$
0,$
18
0d"
1-#
1_!
0?!
0A!
1g"
0=!
1F!
1,#
1,!
1_"
0+#
1f
19
15!
1i
1'
#50000
0%
0R
07!
#60000
1%
1R
17!
0m"
0n"
0o"
1?$
1>$
1=$
1=!
0F!
1;!
0<!
1c"
0:!
1@!
0B!
1C!
0D!
1V!
1e"
06$
0&#
12$
03$
14$
0($
0.#
0-#
0,#
0#!
0$!
0%!
0;!
0=!
0_"
0^!
1]!
0[!
1W!
1\!
0^"
0b"
1+#
1,#
1-#
0d
0c
0b
10$
11$
0.$
0*$
1/$
0-$
1,$
07
06
05
1A!
0,!
1+!
0f
1g
09
1:
#70000
0%
0R
07!
#80000
1%
1R
17!
1n"
0>$
1;!
0C!
13$
0-#
1$!
1E!
0]!
1^"
1c
01$
1-$
0+$
16
1k!
1""
1d"
0g"
0j#
0Y#
16!
0+!
1Y!
0l!
1y!
0#"
1h
0g
1&
1$"
00"
1m!
0x!
0:
0y!
11"
09"
1:"
0E"
1F"
0N"
1O"
#90000
0%
0R
07!
#100000
1%
1R
17!
1x"
1v"
1o"
0p"
1@$
0?$
05#
07#
0Y!
1l!
1y!
0c"
1:!
18!
09!
0@!
1B!
1R!
0V!
1`!
0$#
1&#
0{#
04$
1($
0/#
1.#
0"!
1#!
1/!
1-!
1c"
0:!
0;!
1<!
0m!
1x!
0d"
1g"
0""
0E!
1^!
0W!
1c!
1-#
0.#
0e
1d
1o
1q
0y!
1#"
1=!
1;!
0<!
1*$
0,$
1+$
1j#
08
17
1/
1-
1d"
0A!
0-#
0,#
1y!
0_!
1a!
0c!
0k!
0=!
0$"
10"
1?!
1A!
1,#
1Y#
06!
01"
19"
1Y!
0?!
0h
0:"
1E"
0&
05!
0F"
1N"
0i
0'
0O"
#110000
0%
0R
07!
#120000
1%
1R
17!
1b!
1z!
1p"
0@$
0p#
0_#
1i!
1~!
08!
19!
0B!
1D!
0`!
0e"
16$
1$#
02$
14$
1/#
0l#
0[#
1"!
0c"
1:!
1j!
1!"
0g"
0^!
1[!
0a!
0\!
1Z"
1.#
1e
0;!
1<!
09#
1.$
0/$
1,$
0k#
0Z#
18
0d"
1-#
1k!
1""
1_!
1["
1=!
0A!
0,#
08#
0j#
0Y#
0Y!
0y!
1?!
15!
1i
1'
#130000
0%
0R
07!
#140000
1%
1R
17!
1m"
0n"
0o"
0p"
1@$
1?$
1>$
0=$
0=!
1F!
1;!
0<!
1c"
0:!
18!
09!
1C!
0D!
0R!
1T!
1e"
06$
0%#
1{#
12$
03$
0/#
0.#
0-#
1,#
0"!
0#!
0$!
1%!
0c"
0;!
1=!
0F!
1_"
0?!
1A!
1d"
1g"
1]!
0[!
1U!
1\!
0Z"
0^"
0+#
0,#
1-#
1.#
0e
0d
0c
1b
0_"
11$
19#
0.$
0)$
1/$
0-$
08
07
06
15
0d"
0A!
1?!
1`"
1+#
0i!
0~!
0["
0?!
0`"
1d"
0g"
18#
1l#
1[#
1+!
0j!
0!"
1k#
1Z#
1g
1:
0k!
0""
1j#
1Y#
1Y!
1y!
#150000
0%
0R
07!
#160000
1%
1R
17!
0m"
0x"
0v"
1o"
0?$
15#
17#
1=$
0=!
0Y!
0y!
1c"
1>!
1B!
0T!
1V!
0&#
1%#
04$
0'$
0.#
1,#
1#!
0/!
0-!
0%!
1?!
1^!
1^"
0U!
1W!
1d
0o
0q
0b
0*$
1)$
01$
0,$
17
05
0/
0-
0?!
1g"
0+!
0g
0:
#170000
0%
0R
07!
#180000
1%
1R
17!
1p"
0@$
08!
19!
0>!
0B!
0C!
0V!
0e"
16$
1&#
13$
14$
1'$
1/#
1"!
0c"
1:!
0g"
0^!
0]!
0W!
0\!
1.#
1e
1;!
1.$
1*$
1-$
1,$
18
0d"
0-#
1i!
1~!
0_!
1A!
0l#
0[#
1j!
1!"
0k#
0Z#
05!
1k!
1""
0i
0j#
0Y#
0'
1Y!
0l!
1y!
0#"
1$"
00"
1m!
0x!
0y!
11"
09"
1:"
0E"
1F"
0N"
1O"
#190000
0%
0R
07!
#200000
1%
1R
17!
1n"
0o"
0p"
1@$
1?$
0>$
0;!
1<!
1c"
0:!
18!
09!
0/#
0.#
1-#
0"!
0#!
1$!
0c"
1;!
0<!
1=!
0A!
1d"
1g"
0,#
0-#
1.#
0e
0d
1c
0=!
08
07
16
0d"
1A!
1?!
1,#
0?!
#210000
0%
0R
07!
#220000
1%
1R
17!
1p"
0@$
08!
19!
1@!
1V!
1e"
06$
0&#
0($
1/#
1"!
1c"
0g"
0j!
0!"
1W!
1E!
1\!
0.#
1e
0.$
0+$
0*$
1k#
1Z#
18
1d"
0i!
0~!
1_!
1l#
1[#
16!
1h
1&
15!
1i
1'
#230000
0%
0R
07!
#240000
1%
1R
17!
1x"
1v"
1o"
0p"
1@$
0?$
05#
07#
0Y!
1l!
1y!
0c"
1:!
18!
09!
0@!
1B!
1R!
0V!
1`!
0$#
1&#
0{#
04$
1($
0/#
1.#
0"!
1#!
1/!
1-!
1c"
0:!
0;!
1<!
0m!
1x!
0d"
1g"
0""
0E!
1^!
0W!
1c!
1-#
0.#
0e
1d
1o
1q
0y!
1#"
1=!
1;!
0<!
1*$
0,$
1+$
1j#
08
17
1/
1-
1d"
0A!
0-#
0,#
1y!
0_!
1a!
0c!
1i!
0k!
1~!
0=!
0$"
10"
1?!
1A!
1,#
0l#
1Y#
0[#
06!
01"
19"
1j!
1Y!
1!"
0?!
0h
0:"
1E"
0k#
0Z#
0&
05!
1k!
1""
0F"
1N"
0i
0j#
0Y#
0'
0O"
0Y!
0y!
#250000
0%
0R
07!
#260000
1%
1R
17!
1p"
0@$
08!
19!
0B!
1D!
0`!
0e"
16$
1$#
02$
14$
1/#
1"!
0c"
1:!
0g"
0^!
1[!
0a!
0\!
1Z"
1.#
1e
0;!
1<!
09#
1.$
0/$
1,$
18
0d"
1-#
1_!
1["
1=!
0A!
0,#
08#
1?!
15!
1i
1'
#270000
0%
0R
07!
#280000
1%
1R
17!
1m"
0n"
0o"
0p"
1@$
1?$
1>$
0=$
0=!
1F!
1;!
0<!
1c"
0:!
18!
09!
1C!
0D!
0R!
1T!
1e"
06$
0%#
1{#
12$
03$
0/#
0.#
0-#
1,#
0"!
0#!
0$!
1%!
0c"
0;!
1=!
0F!
1_"
0?!
1A!
1d"
1g"
1]!
0[!
1U!
1\!
0Z"
0^"
0+#
0,#
1-#
1.#
0e
0d
0c
1b
0_"
11$
19#
0.$
0)$
1/$
0-$
08
07
06
15
0d"
0A!
1?!
1`"
1+#
0i!
0~!
0["
0?!
0`"
1d"
0g"
18#
1l#
1[#
1+!
0j!
0!"
1k#
1Z#
1g
1:
0k!
0""
1j#
1Y#
1Y!
1y!
#290000
0%
0R
07!
#300000
1%
1R
17!
0m"
0x"
0v"
1o"
0?$
15#
17#
1=$
0=!
0Y!
0y!
1c"
1>!
1B!
0T!
1V!
0&#
1%#
04$
0'$
0.#
1,#
1#!
0/!
0-!
0%!
1?!
1^!
1^"
0U!
1W!
1d
0o
0q
0b
0*$
1)$
01$
0,$
17
05
0/
0-
0?!
1g"
0+!
0g
0:
#310000
0%
0R
07!
#320000
1%
1R
17!
1p"
0@$
08!
19!
0>!
0B!
0C!
0V!
0e"
16$
1&#
13$
14$
1'$
1/#
1"!
0c"
1:!
0g"
0^!
0]!
0W!
0\!
1.#
1e
1;!
1.$
1*$
1-$
1,$
18
0d"
0-#
1i!
1~!
0_!
1A!
0l#
0[#
1j!
1!"
0k#
0Z#
05!
1k!
1""
0i
0j#
0Y#
0'
1Y!
0l!
1y!
0#"
1$"
00"
1m!
0x!
0y!
11"
09"
1:"
0E"
1F"
0N"
1O"
#330000
0%
0R
07!
#340000
1%
1R
17!
1n"
0o"
0p"
1@$
1?$
0>$
0;!
1<!
1c"
0:!
18!
09!
0/#
0.#
1-#
0"!
0#!
1$!
0c"
1;!
0<!
1=!
0A!
1d"
1g"
0,#
0-#
1.#
0e
0d
1c
0=!
08
07
16
0d"
1A!
1?!
1,#
0?!
#350000
0%
0R
07!
#360000
1%
1R
17!
1p"
0@$
08!
19!
1@!
1V!
1e"
06$
0&#
0($
1/#
1"!
1c"
0g"
0j!
0!"
1W!
1E!
1\!
0.#
1e
0.$
0+$
0*$
1k#
1Z#
18
1d"
0i!
0~!
1_!
1l#
1[#
16!
1h
1&
15!
1i
1'
#370000
0%
0R
07!
#380000
1%
1R
17!
1x"
1v"
1o"
0p"
1@$
0?$
05#
07#
0Y!
1l!
1y!
0c"
1:!
18!
09!
0@!
1B!
1R!
0V!
1`!
0$#
1&#
0{#
04$
1($
0/#
1.#
0"!
1#!
1/!
1-!
1c"
0:!
0;!
1<!
0m!
1x!
0d"
1g"
0""
0E!
1^!
0W!
1c!
1-#
0.#
0e
1d
1o
1q
0y!
1#"
1=!
1;!
0<!
1*$
0,$
1+$
1j#
08
17
1/
1-
1d"
0A!
0-#
0,#
1y!
0_!
1a!
0c!
1i!
0k!
1~!
0=!
0$"
10"
1?!
1A!
1,#
0l#
1Y#
0[#
06!
01"
19"
1j!
1Y!
1!"
0?!
0h
0:"
1E"
0k#
0Z#
0&
05!
1k!
1""
0F"
1N"
0i
0j#
0Y#
0'
0O"
0Y!
0y!
#390000
0%
0R
07!
#400000
