#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017e3afcd3b0 .scope module, "forwarding_unit" "forwarding_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs";
    .port_info 1 /INPUT 5 "id_ex_rt";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 5 "mem_wb_rd";
    .port_info 4 /INPUT 1 "ex_mem_regwrite";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
o0000017e3afd0758 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017e3b04b5f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017e3afcc5b0 .functor XNOR 1, o0000017e3afd0758, L_0000017e3b04b5f8, C4<0>, C4<0>;
L_0000017e3afcccb0 .functor AND 1, L_0000017e3afcc5b0, L_0000017e3b04a8e0, C4<1>, C4<1>;
o0000017e3afd0878 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017e3b04b640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017e3afcd030 .functor XNOR 1, o0000017e3afd0878, L_0000017e3b04b640, C4<0>, C4<0>;
L_0000017e3afcca10 .functor AND 1, L_0000017e3afcd030, L_0000017e3b04a5c0, C4<1>, C4<1>;
L_0000017e3afcd2d0 .functor BUFZ 1, L_0000017e3afcccb0, C4<0>, C4<0>, C4<0>;
L_0000017e3afcc540 .functor NOT 1, L_0000017e3afcccb0, C4<0>, C4<0>, C4<0>;
L_0000017e3afcc930 .functor AND 1, L_0000017e3afcc540, L_0000017e3afcca10, C4<1>, C4<1>;
L_0000017e3afcd0a0 .functor AND 1, L_0000017e3afcc5b0, L_0000017e3b04a160, C4<1>, C4<1>;
L_0000017e3afcc620 .functor AND 1, L_0000017e3afcd030, L_0000017e3b04b1a0, C4<1>, C4<1>;
L_0000017e3afcc690 .functor BUFZ 1, L_0000017e3afcd0a0, C4<0>, C4<0>, C4<0>;
L_0000017e3afcce70 .functor NOT 1, L_0000017e3afcd0a0, C4<0>, C4<0>, C4<0>;
L_0000017e3afcc3f0 .functor AND 1, L_0000017e3afcce70, L_0000017e3afcc620, C4<1>, C4<1>;
v0000017e3afcef60_0 .net/2u *"_ivl_0", 0 0, L_0000017e3b04b5f8;  1 drivers
v0000017e3afcf3c0_0 .net *"_ivl_19", 0 0, L_0000017e3afcd2d0;  1 drivers
v0000017e3afcfa00_0 .net *"_ivl_23", 0 0, L_0000017e3afcc540;  1 drivers
v0000017e3afcfbe0_0 .net *"_ivl_25", 0 0, L_0000017e3afcc930;  1 drivers
v0000017e3afcf1e0_0 .net *"_ivl_38", 0 0, L_0000017e3afcc690;  1 drivers
v0000017e3afcf5a0_0 .net *"_ivl_42", 0 0, L_0000017e3afcce70;  1 drivers
v0000017e3afcf280_0 .net *"_ivl_44", 0 0, L_0000017e3afcc3f0;  1 drivers
v0000017e3afcfb40_0 .net/2u *"_ivl_8", 0 0, L_0000017e3b04b640;  1 drivers
v0000017e3afcf960_0 .net "a1", 0 0, L_0000017e3afcc5b0;  1 drivers
v0000017e3afced80_0 .net "a2", 0 0, L_0000017e3afcd030;  1 drivers
v0000017e3afcf000_0 .net "b1", 0 0, L_0000017e3b04a8e0;  1 drivers
v0000017e3afcfd20_0 .net "b2", 0 0, L_0000017e3b04a5c0;  1 drivers
v0000017e3afcf0a0_0 .net "b3", 0 0, L_0000017e3b04a160;  1 drivers
v0000017e3afcf500_0 .net "b4", 0 0, L_0000017e3b04b1a0;  1 drivers
o0000017e3afd0728 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017e3afcf140_0 .net "ex_mem_rd", 4 0, o0000017e3afd0728;  0 drivers
v0000017e3afcf820_0 .net "ex_mem_regwrite", 0 0, o0000017e3afd0758;  0 drivers
v0000017e3afcf640_0 .net "forwardA", 1 0, L_0000017e3b04ade0;  1 drivers
v0000017e3afce9c0_0 .net "forwardB", 1 0, L_0000017e3b049ee0;  1 drivers
o0000017e3afd07e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017e3afce4c0_0 .net "id_ex_rs", 4 0, o0000017e3afd07e8;  0 drivers
o0000017e3afd0818 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017e3afcf320_0 .net "id_ex_rt", 4 0, o0000017e3afd0818;  0 drivers
o0000017e3afd0848 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017e3afcf460_0 .net "mem_wb_rd", 4 0, o0000017e3afd0848;  0 drivers
v0000017e3afd0360_0 .net "mem_wb_regwrite", 0 0, o0000017e3afd0878;  0 drivers
v0000017e3afce560_0 .net "x", 0 0, L_0000017e3afcccb0;  1 drivers
v0000017e3afcf6e0_0 .net "x1", 0 0, L_0000017e3afcd0a0;  1 drivers
v0000017e3afcf780_0 .net "y", 0 0, L_0000017e3afcca10;  1 drivers
v0000017e3afd0040_0 .net "y1", 0 0, L_0000017e3afcc620;  1 drivers
L_0000017e3b04a8e0 .cmp/eq 5, o0000017e3afd0728, o0000017e3afd07e8;
L_0000017e3b04a5c0 .cmp/eq 5, o0000017e3afd0848, o0000017e3afd07e8;
L_0000017e3b04ade0 .concat8 [ 1 1 0 0], L_0000017e3afcc930, L_0000017e3afcd2d0;
L_0000017e3b04a160 .cmp/eq 5, o0000017e3afd0728, o0000017e3afd0818;
L_0000017e3b04b1a0 .cmp/eq 5, o0000017e3afd0848, o0000017e3afd0818;
L_0000017e3b049ee0 .concat8 [ 1 1 0 0], L_0000017e3afcc3f0, L_0000017e3afcc690;
S_0000017e3af6ee30 .scope module, "mips_tb" "mips_tb" 3 2;
 .timescale 0 0;
v0000017e3b0434c0_0 .var "clk", 0 0;
v0000017e3b042160_0 .var "clkbar", 0 0;
v0000017e3b0416c0_0 .var "reset", 0 0;
S_0000017e3aeff9f0 .scope module, "dut" "mips" 3 7, 4 19 0, S_0000017e3af6ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clkbar";
    .port_info 2 /INPUT 1 "reset";
L_0000017e3afcc770 .functor AND 1, L_0000017e3b04a980, L_0000017e3b0493a0, C4<1>, C4<1>;
L_0000017e3afac650 .functor BUFZ 1, L_0000017e3afccd20, C4<0>, C4<0>, C4<0>;
L_0000017e3afac9d0 .functor OR 1, L_0000017e3afac650, L_0000017e3b047c80, C4<0>, C4<0>;
L_0000017e3afad060 .functor BUFZ 32, v0000017e3b0259e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017e3b044be0_0 .net "ReadData1out", 31 0, L_0000017e3b048c20;  1 drivers
v0000017e3b044f00_0 .net "ReadData2out", 31 0, L_0000017e3b0480e0;  1 drivers
v0000017e3b044820_0 .net *"_ivl_17", 29 0, L_0000017e3b0485e0;  1 drivers
L_0000017e3b04b9e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b0440a0_0 .net/2u *"_ivl_18", 1 0, L_0000017e3b04b9e8;  1 drivers
v0000017e3b0448c0_0 .net *"_ivl_23", 0 0, L_0000017e3b047a00;  1 drivers
v0000017e3b045180_0 .net *"_ivl_24", 3 0, L_0000017e3b0478c0;  1 drivers
v0000017e3b043f60_0 .net *"_ivl_27", 25 0, L_0000017e3b048860;  1 drivers
L_0000017e3b04ba30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b044640_0 .net/2u *"_ivl_28", 1 0, L_0000017e3b04ba30;  1 drivers
v0000017e3b044e60_0 .net "alufunc", 3 0, L_0000017e3b048b80;  1 drivers
v0000017e3b044460_0 .net "aluin1", 31 0, L_0000017e3afad060;  1 drivers
v0000017e3b045360_0 .net "aluin2", 31 0, L_0000017e3b0ace30;  1 drivers
v0000017e3b044960_0 .net "alusrc", 0 0, L_0000017e3b048ae0;  1 drivers
v0000017e3b0450e0_0 .net "branch_condition", 0 0, L_0000017e3afac1f0;  1 drivers
v0000017e3b044500_0 .net "clk", 0 0, v0000017e3b0434c0_0;  1 drivers
v0000017e3b044a00_0 .net "clkbar", 0 0, v0000017e3b042160_0;  1 drivers
v0000017e3b044140_0 .net "dest", 4 0, L_0000017e3b0ad650;  1 drivers
v0000017e3b0441e0_0 .net "ex_mem_destadd", 4 0, v0000017e3afbade0_0;  1 drivers
v0000017e3b044b40_0 .net "ex_mem_memtoreg", 0 0, v0000017e3afce7e0_0;  1 drivers
v0000017e3b044780_0 .net "ex_mem_readdmem", 0 0, v0000017e3afcfaa0_0;  1 drivers
v0000017e3b044280_0 .net "ex_mem_regwrite", 0 0, v0000017e3afcea60_0;  1 drivers
v0000017e3b043ec0_0 .net "ex_mem_result", 31 0, v0000017e3afb94e0_0;  1 drivers
v0000017e3b044320_0 .net "ex_mem_writeData", 31 0, v0000017e3afba700_0;  1 drivers
v0000017e3b043e20_0 .net "ex_mem_writedmem", 0 0, v0000017e3afce600_0;  1 drivers
v0000017e3b0452c0_0 .net "ex_mem_zero", 0 0, v0000017e3afb9260_0;  1 drivers
v0000017e3b044dc0_0 .net "finalWriteData", 31 0, L_0000017e3b0ad8d0;  1 drivers
v0000017e3b044fa0_0 .net "flush", 0 0, L_0000017e3afac9d0;  1 drivers
v0000017e3b0446e0_0 .net "forwardA", 2 0, v0000017e3b036440_0;  1 drivers
v0000017e3b0445a0_0 .net "forwardB", 2 0, v0000017e3b0363a0_0;  1 drivers
v0000017e3b0443c0_0 .net "forwardC", 0 0, L_0000017e3afac6c0;  1 drivers
v0000017e3b044c80_0 .net "id_alufunc", 3 0, L_0000017e3b0aced0;  1 drivers
v0000017e3b044d20_0 .net "id_alusrc", 0 0, L_0000017e3b047f00;  1 drivers
v0000017e3b045040_0 .net "id_ex_alufunc", 3 0, v0000017e3afb9940_0;  1 drivers
v0000017e3b045220_0 .net "id_ex_alusrc", 0 0, v0000017e3afc5cc0_0;  1 drivers
v0000017e3b045400_0 .net "id_ex_immout", 31 0, v0000017e3b026200_0;  1 drivers
v0000017e3b041bc0_0 .net "id_ex_memtoreg", 0 0, v0000017e3afc4e60_0;  1 drivers
v0000017e3b0432e0_0 .net "id_ex_rData1", 31 0, v0000017e3b0259e0_0;  1 drivers
v0000017e3b042200_0 .net "id_ex_rData2", 31 0, v0000017e3b025d00_0;  1 drivers
v0000017e3b042980_0 .net "id_ex_rd", 4 0, v0000017e3b0267a0_0;  1 drivers
v0000017e3b042b60_0 .net "id_ex_readdmem", 0 0, v0000017e3afc4fa0_0;  1 drivers
v0000017e3b042ca0_0 .net "id_ex_regdest", 0 0, v0000017e3afc55e0_0;  1 drivers
v0000017e3b043b00_0 .net "id_ex_regwrite", 0 0, v0000017e3af87ad0_0;  1 drivers
v0000017e3b042840_0 .net "id_ex_rs", 4 0, v0000017e3b026660_0;  1 drivers
v0000017e3b042020_0 .net "id_ex_rt", 4 0, v0000017e3b025bc0_0;  1 drivers
v0000017e3b043d80_0 .net "id_ex_writedmem", 0 0, v0000017e3afc4d20_0;  1 drivers
v0000017e3b041ee0_0 .net "id_memtoreg", 0 0, L_0000017e3b0acf70;  1 drivers
v0000017e3b043ba0_0 .net "id_readdmem", 0 0, L_0000017e3b0abfd0;  1 drivers
v0000017e3b043380_0 .net "id_regdest", 0 0, L_0000017e3b0ac1b0;  1 drivers
v0000017e3b041da0_0 .net "id_regwrite", 0 0, L_0000017e3b0ac430;  1 drivers
v0000017e3b0418a0_0 .net "id_writedmem", 0 0, L_0000017e3b0ae230;  1 drivers
v0000017e3b042660_0 .net "if_flush", 0 0, L_0000017e3afac650;  1 drivers
v0000017e3b0428e0_0 .net "if_id_flush", 0 0, v0000017e3b026520_0;  1 drivers
v0000017e3b043880_0 .net "if_id_irout", 31 0, v0000017e3b026a20_0;  1 drivers
v0000017e3b0437e0_0 .net "if_id_npcout", 31 0, v0000017e3b025c60_0;  1 drivers
v0000017e3b043240_0 .net "if_id_write", 0 0, L_0000017e3b048a40;  1 drivers
v0000017e3b043060_0 .net "imm", 31 0, L_0000017e3b048040;  1 drivers
v0000017e3b0439c0_0 .net "instr", 31 0, L_0000017e3b04a480;  1 drivers
v0000017e3b041e40_0 .net "jump", 0 0, L_0000017e3b0482c0;  1 drivers
v0000017e3b042a20_0 .net "mem_wb_destadd", 4 0, v0000017e3b02b3a0_0;  1 drivers
v0000017e3b041c60_0 .net "mem_wb_memtoreg", 0 0, v0000017e3b027100_0;  1 drivers
v0000017e3b041940_0 .net "mem_wb_readData1", 31 0, v0000017e3b02a860_0;  1 drivers
v0000017e3b043420_0 .net "mem_wb_readData2", 31 0, v0000017e3b029e60_0;  1 drivers
v0000017e3b043100_0 .net "mem_wb_regwrite", 0 0, v0000017e3b029b40_0;  1 drivers
v0000017e3b042ac0_0 .net "memtoreg", 0 0, L_0000017e3b047d20;  1 drivers
v0000017e3b0422a0_0 .net "offset", 31 0, L_0000017e3b047e60;  1 drivers
v0000017e3b042c00_0 .net "pc_en", 0 0, L_0000017e3b04a980;  1 drivers
v0000017e3b0425c0_0 .net "pc_write", 0 0, L_0000017e3b0493a0;  1 drivers
v0000017e3b043c40_0 .net "pcbranch", 31 0, L_0000017e3b0498a0;  1 drivers
v0000017e3b043920_0 .net "pcnext", 31 0, L_0000017e3b04ab60;  1 drivers
v0000017e3b043ce0_0 .net "pcout", 31 0, v0000017e3b03dfe0_0;  1 drivers
v0000017e3b041d00_0 .net "pcplus4", 31 0, L_0000017e3b04b380;  1 drivers
v0000017e3b0427a0_0 .net "pcsrc", 0 0, L_0000017e3afccd20;  1 drivers
v0000017e3b042700_0 .net "pcwriteen", 0 0, L_0000017e3afcc770;  1 drivers
v0000017e3b042480_0 .net "rData1", 31 0, L_0000017e3afcc460;  1 drivers
v0000017e3b0420c0_0 .net "rData2", 31 0, L_0000017e3afcc4d0;  1 drivers
v0000017e3b042d40_0 .net "rd", 4 0, L_0000017e3b04af20;  1 drivers
v0000017e3b042de0_0 .net "readdmem", 0 0, L_0000017e3b047aa0;  1 drivers
v0000017e3b0419e0_0 .net "readdmemData", 31 0, L_0000017e3b0ac930;  1 drivers
v0000017e3b042e80_0 .net "regdest", 0 0, L_0000017e3b048180;  1 drivers
v0000017e3b0431a0_0 .net "regwrite", 0 0, L_0000017e3b048fe0;  1 drivers
v0000017e3b041f80_0 .net "reset", 0 0, v0000017e3b0416c0_0;  1 drivers
v0000017e3b041800_0 .net "result", 31 0, L_0000017e3afac3b0;  1 drivers
v0000017e3b042340_0 .net "rs", 4 0, L_0000017e3b04ac00;  1 drivers
v0000017e3b043560_0 .net "rt", 4 0, L_0000017e3b04aca0;  1 drivers
v0000017e3b041620_0 .net "stall", 0 0, L_0000017e3b047c80;  1 drivers
v0000017e3b041a80_0 .net "wb_writedata", 31 0, L_0000017e3b0ae410;  1 drivers
v0000017e3b0436a0_0 .net "writedmem", 0 0, L_0000017e3b049d00;  1 drivers
v0000017e3b0423e0_0 .net "zero", 0 0, L_0000017e3b0ac890;  1 drivers
L_0000017e3b04aac0 .part v0000017e3b03dfe0_0, 2, 6;
L_0000017e3b04ac00 .part v0000017e3b026a20_0, 21, 5;
L_0000017e3b04aca0 .part v0000017e3b026a20_0, 16, 5;
L_0000017e3b04af20 .part v0000017e3b026a20_0, 11, 5;
L_0000017e3b048e00 .part v0000017e3b026a20_0, 0, 16;
L_0000017e3b0485e0 .part L_0000017e3b048040, 0, 30;
L_0000017e3b048ea0 .concat [ 2 30 0 0], L_0000017e3b04b9e8, L_0000017e3b0485e0;
L_0000017e3b047a00 .part v0000017e3b026a20_0, 25, 1;
L_0000017e3b0478c0 .concat [ 1 1 1 1], L_0000017e3b047a00, L_0000017e3b047a00, L_0000017e3b047a00, L_0000017e3b047a00;
L_0000017e3b048860 .part v0000017e3b026a20_0, 0, 26;
L_0000017e3b048900 .concat [ 2 26 4 0], L_0000017e3b04ba30, L_0000017e3b048860, L_0000017e3b0478c0;
L_0000017e3b047b40 .part v0000017e3b026a20_0, 26, 2;
S_0000017e3aebce20 .scope module, "EX_MEM_MemRead" "register" 4 141, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa7460 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afcf8c0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afcfdc0_0 .net/s "din", 0 0, v0000017e3afc4fa0_0;  alias, 1 drivers
v0000017e3afcfaa0_0 .var/s "dout", 0 0;
L_0000017e3b04c450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afcfc80_0 .net "ld", 0 0, L_0000017e3b04c450;  1 drivers
v0000017e3afceb00_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
E_0000017e3afa7a20/0 .event negedge, v0000017e3afceb00_0;
E_0000017e3afa7a20/1 .event posedge, v0000017e3afcf8c0_0;
E_0000017e3afa7a20 .event/or E_0000017e3afa7a20/0, E_0000017e3afa7a20/1;
S_0000017e3aebcfb0 .scope module, "EX_MEM_MemtoReg" "register" 4 146, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa7ce0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afcff00_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afcffa0_0 .net/s "din", 0 0, v0000017e3afc4e60_0;  alias, 1 drivers
v0000017e3afce7e0_0 .var/s "dout", 0 0;
L_0000017e3b04c528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afd00e0_0 .net "ld", 0 0, L_0000017e3b04c528;  1 drivers
v0000017e3afd0220_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aebaf60 .scope module, "EX_MEM_Memwrite" "register" 4 142, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa79a0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afceba0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afd02c0_0 .net/s "din", 0 0, v0000017e3afc4d20_0;  alias, 1 drivers
v0000017e3afce600_0 .var/s "dout", 0 0;
L_0000017e3b04c498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afcec40_0 .net "ld", 0 0, L_0000017e3b04c498;  1 drivers
v0000017e3afce740_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aebb0f0 .scope module, "EX_MEM_Regwrite" "register" 4 145, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa7520 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afce880_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afcece0_0 .net/s "din", 0 0, v0000017e3af87ad0_0;  alias, 1 drivers
v0000017e3afcea60_0 .var/s "dout", 0 0;
L_0000017e3b04c4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afbaf20_0 .net "ld", 0 0, L_0000017e3b04c4e0;  1 drivers
v0000017e3afb9620_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3ae6e700 .scope module, "EX_MEM_destreg" "register" 4 138, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000017e3afa7020 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000017e3afbafc0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afb9580_0 .net/s "din", 4 0, L_0000017e3b0ad650;  alias, 1 drivers
v0000017e3afbade0_0 .var/s "dout", 4 0;
L_0000017e3b04c408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afb93a0_0 .net "ld", 0 0, L_0000017e3b04c408;  1 drivers
v0000017e3afb96c0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3ae6e890 .scope module, "EX_MEM_resultreg" "register" 4 135, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa7220 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3afba3e0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afbab60_0 .net/s "din", 31 0, L_0000017e3afac3b0;  alias, 1 drivers
v0000017e3afb94e0_0 .var/s "dout", 31 0;
L_0000017e3b04c330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afb9d00_0 .net "ld", 0 0, L_0000017e3b04c330;  1 drivers
v0000017e3afba480_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aeb59b0 .scope module, "EX_MEM_writeData" "register" 4 137, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa7860 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3afba520_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afb9da0_0 .net/s "din", 31 0, v0000017e3b025d00_0;  alias, 1 drivers
v0000017e3afba700_0 .var/s "dout", 31 0;
L_0000017e3b04c3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afba7a0_0 .net "ld", 0 0, L_0000017e3b04c3c0;  1 drivers
v0000017e3afb9ee0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aeb5b40 .scope module, "EX_MEM_zeroreg" "register" 4 136, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa6da0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afb91c0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afbb060_0 .net/s "din", 0 0, L_0000017e3b0ac890;  alias, 1 drivers
v0000017e3afb9260_0 .var/s "dout", 0 0;
L_0000017e3b04c378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afb9f80_0 .net "ld", 0 0, L_0000017e3b04c378;  1 drivers
v0000017e3afba980_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aec4b90 .scope module, "ID_EX_ALUfunc" "register" 4 112, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 4 "din";
    .port_info 4 /OUTPUT 4 "dout";
P_0000017e3afa75e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000100>;
v0000017e3afba020_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afbaac0_0 .net/s "din", 3 0, L_0000017e3b0aced0;  alias, 1 drivers
v0000017e3afb9940_0 .var/s "dout", 3 0;
L_0000017e3b04c0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afb9300_0 .net "ld", 0 0, L_0000017e3b04c0f0;  1 drivers
v0000017e3afc4460_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aec4d20 .scope module, "ID_EX_ALUsrc" "register" 4 111, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa71e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afc54a0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afc4820_0 .net/s "din", 0 0, L_0000017e3b047f00;  alias, 1 drivers
v0000017e3afc5cc0_0 .var/s "dout", 0 0;
L_0000017e3b04c0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afc5e00_0 .net "ld", 0 0, L_0000017e3b04c0a8;  1 drivers
v0000017e3afc5a40_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aef0e60 .scope module, "ID_EX_MemRead" "register" 4 116, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa77a0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afc4b40_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afc4aa0_0 .net/s "din", 0 0, L_0000017e3b0abfd0;  alias, 1 drivers
v0000017e3afc4fa0_0 .var/s "dout", 0 0;
L_0000017e3b04c180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afc6080_0 .net "ld", 0 0, L_0000017e3b04c180;  1 drivers
v0000017e3afc46e0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3aef0ff0 .scope module, "ID_EX_MemtoReg" "register" 4 121, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa7820 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afc6120_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afc5ea0_0 .net/s "din", 0 0, L_0000017e3b0acf70;  alias, 1 drivers
v0000017e3afc4e60_0 .var/s "dout", 0 0;
L_0000017e3b04c258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afc5720_0 .net "ld", 0 0, L_0000017e3b04c258;  1 drivers
v0000017e3afc4be0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b020880 .scope module, "ID_EX_Memwrite" "register" 4 117, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa6ea0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afc5ae0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afc57c0_0 .net/s "din", 0 0, L_0000017e3b0ae230;  alias, 1 drivers
v0000017e3afc4d20_0 .var/s "dout", 0 0;
L_0000017e3b04c1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3afc5040_0 .net "ld", 0 0, L_0000017e3b04c1c8;  1 drivers
v0000017e3afc50e0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b021050 .scope module, "ID_EX_Regdest" "register" 4 113, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa6f60 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3afc5360_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3afc5540_0 .net/s "din", 0 0, L_0000017e3b0ac1b0;  alias, 1 drivers
v0000017e3afc55e0_0 .var/s "dout", 0 0;
L_0000017e3b04c138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3af87df0_0 .net "ld", 0 0, L_0000017e3b04c138;  1 drivers
v0000017e3af87850_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b021370 .scope module, "ID_EX_Regwrite" "register" 4 120, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa6ee0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3af877b0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3af87990_0 .net/s "din", 0 0, L_0000017e3b0ac430;  alias, 1 drivers
v0000017e3af87ad0_0 .var/s "dout", 0 0;
L_0000017e3b04c210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3af87b70_0 .net "ld", 0 0, L_0000017e3b04c210;  1 drivers
v0000017e3af8ce60_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b020d30 .scope module, "ID_EX_imm" "register" 4 105, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa70a0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b0258a0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b026b60_0 .net/s "din", 31 0, L_0000017e3b048040;  alias, 1 drivers
v0000017e3b026200_0 .var/s "dout", 31 0;
L_0000017e3b04bf88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b025da0_0 .net "ld", 0 0, L_0000017e3b04bf88;  1 drivers
v0000017e3b026700_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b0211e0 .scope module, "ID_EX_rData1" "register" 4 103, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa70e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b026de0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b025e40_0 .net/s "din", 31 0, L_0000017e3b048c20;  alias, 1 drivers
v0000017e3b0259e0_0 .var/s "dout", 31 0;
L_0000017e3b04bef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b025760_0 .net "ld", 0 0, L_0000017e3b04bef8;  1 drivers
v0000017e3b0260c0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b020560 .scope module, "ID_EX_rData2" "register" 4 104, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa74a0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b027420_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b025580_0 .net/s "din", 31 0, L_0000017e3b0480e0;  alias, 1 drivers
v0000017e3b025d00_0 .var/s "dout", 31 0;
L_0000017e3b04bf40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b025940_0 .net "ld", 0 0, L_0000017e3b04bf40;  1 drivers
v0000017e3b025a80_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b0206f0 .scope module, "ID_EX_rd" "register" 4 108, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000017e3afa7920 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000017e3b025b20_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b0265c0_0 .net/s "din", 4 0, L_0000017e3b04af20;  alias, 1 drivers
v0000017e3b0267a0_0 .var/s "dout", 4 0;
L_0000017e3b04c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b026fc0_0 .net "ld", 0 0, L_0000017e3b04c060;  1 drivers
v0000017e3b0271a0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b020ec0 .scope module, "ID_EX_rs" "register" 4 106, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000017e3afa7120 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000017e3b025ee0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b026c00_0 .net/s "din", 4 0, L_0000017e3b04ac00;  alias, 1 drivers
v0000017e3b026660_0 .var/s "dout", 4 0;
L_0000017e3b04bfd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b025f80_0 .net "ld", 0 0, L_0000017e3b04bfd0;  1 drivers
v0000017e3b025800_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b020ba0 .scope module, "ID_EX_rt" "register" 4 107, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000017e3afa72e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000017e3b027240_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b026980_0 .net/s "din", 4 0, L_0000017e3b04aca0;  alias, 1 drivers
v0000017e3b025bc0_0 .var/s "dout", 4 0;
L_0000017e3b04c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b026020_0 .net "ld", 0 0, L_0000017e3b04c018;  1 drivers
v0000017e3b0272e0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b020a10 .scope module, "IF_ID_flushbit" "register" 4 70, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa74e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3b026480_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b026840_0 .net/s "din", 0 0, L_0000017e3afac650;  alias, 1 drivers
v0000017e3b026520_0 .var/s "dout", 0 0;
v0000017e3b0268e0_0 .net "ld", 0 0, L_0000017e3b048a40;  alias, 1 drivers
v0000017e3b027380_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b027720 .scope module, "IF_ID_irreg" "register" 4 69, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa7d20 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b026160_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b0262a0_0 .net/s "din", 31 0, L_0000017e3b04a480;  alias, 1 drivers
v0000017e3b026a20_0 .var/s "dout", 31 0;
v0000017e3b026ca0_0 .net "ld", 0 0, L_0000017e3b048a40;  alias, 1 drivers
v0000017e3b026ac0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b028850 .scope module, "IF_ID_npcreg" "register" 4 68, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa7620 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b026e80_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b026f20_0 .net/s "din", 31 0, L_0000017e3b04b380;  alias, 1 drivers
v0000017e3b025c60_0 .var/s "dout", 31 0;
v0000017e3b026d40_0 .net "ld", 0 0, L_0000017e3b048a40;  alias, 1 drivers
v0000017e3b027060_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b028080 .scope module, "MEM_WB_MemtoReg" "register" 4 160, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa7ca0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3b025620_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b0256c0_0 .net/s "din", 0 0, v0000017e3afce7e0_0;  alias, 1 drivers
v0000017e3b027100_0 .var/s "dout", 0 0;
L_0000017e3b04c720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b026340_0 .net "ld", 0 0, L_0000017e3b04c720;  1 drivers
v0000017e3b0263e0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b028530 .scope module, "MEM_WB_Regwrite" "register" 4 159, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_0000017e3afa7060 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000017e3b029a00_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b029aa0_0 .net/s "din", 0 0, v0000017e3afcea60_0;  alias, 1 drivers
v0000017e3b029b40_0 .var/s "dout", 0 0;
L_0000017e3b04c6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b02b440_0 .net "ld", 0 0, L_0000017e3b04c6d8;  1 drivers
v0000017e3b02b300_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b027bd0 .scope module, "MEM_WB_destreg" "register" 4 156, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_0000017e3afa6e20 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000017e3b02a680_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b029be0_0 .net/s "din", 4 0, v0000017e3afbade0_0;  alias, 1 drivers
v0000017e3b02b3a0_0 .var/s "dout", 4 0;
L_0000017e3b04c690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b02a540_0 .net "ld", 0 0, L_0000017e3b04c690;  1 drivers
v0000017e3b02a9a0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b0289e0 .scope module, "MEM_WB_readData1" "register" 4 154, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa7660 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b02ad60_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b02aa40_0 .net/s "din", 31 0, v0000017e3afb94e0_0;  alias, 1 drivers
v0000017e3b02a860_0 .var/s "dout", 31 0;
L_0000017e3b04c600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b029fa0_0 .net "ld", 0 0, L_0000017e3b04c600;  1 drivers
v0000017e3b029820_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b028b70 .scope module, "MEM_WB_readData2" "register" 4 155, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa7960 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b02aae0_0 .net "clk", 0 0, v0000017e3b042160_0;  alias, 1 drivers
v0000017e3b029c80_0 .net/s "din", 31 0, L_0000017e3b0ac930;  alias, 1 drivers
v0000017e3b029e60_0 .var/s "dout", 31 0;
L_0000017e3b04c648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b0295a0_0 .net "ld", 0 0, L_0000017e3b04c648;  1 drivers
v0000017e3b02a720_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b029340 .scope module, "addpc" "adder" 4 64, 6 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000017e3b029640_0 .net "a", 31 0, v0000017e3b03dfe0_0;  alias, 1 drivers
L_0000017e3b04b910 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017e3b029d20_0 .net "b", 31 0, L_0000017e3b04b910;  1 drivers
v0000017e3b02a360_0 .net "out", 31 0, L_0000017e3b04b380;  alias, 1 drivers
L_0000017e3b04b380 .arith/sum 32, v0000017e3b03dfe0_0, L_0000017e3b04b910;
S_0000017e3b027d60 .scope module, "alu" "ALU" 4 131, 7 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "out";
L_0000017e3afac3b0 .functor BUFZ 32, v0000017e3b029dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017e3b029dc0_0 .var/s "ALUout", 31 0;
L_0000017e3b04c2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e3b02ab80_0 .net/2u *"_ivl_2", 31 0, L_0000017e3b04c2a0;  1 drivers
L_0000017e3b04c2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b0296e0_0 .net "en", 0 0, L_0000017e3b04c2e8;  1 drivers
v0000017e3b02b080_0 .net "mode", 3 0, v0000017e3afb9940_0;  alias, 1 drivers
v0000017e3b02af40_0 .net/s "operand1", 31 0, L_0000017e3afad060;  alias, 1 drivers
v0000017e3b029f00_0 .net/s "operand2", 31 0, L_0000017e3b0ace30;  alias, 1 drivers
v0000017e3b02acc0_0 .net/s "out", 31 0, L_0000017e3afac3b0;  alias, 1 drivers
v0000017e3b02ac20_0 .net "zero", 0 0, L_0000017e3b0ac890;  alias, 1 drivers
E_0000017e3afa71a0 .event anyedge, v0000017e3b0296e0_0, v0000017e3afb9940_0, v0000017e3b02af40_0, v0000017e3b029f00_0;
L_0000017e3b0ac890 .cmp/eq 32, v0000017e3b029dc0_0, L_0000017e3b04c2a0;
S_0000017e3b0278b0 .scope module, "alumux" "mux" 4 130, 8 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa7160 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b02ae00_0 .net/s "a", 31 0, v0000017e3b025d00_0;  alias, 1 drivers
v0000017e3b02afe0_0 .net/s "b", 31 0, v0000017e3b026200_0;  alias, 1 drivers
v0000017e3b02aea0_0 .net/s "out", 31 0, L_0000017e3b0ace30;  alias, 1 drivers
v0000017e3b02b120_0 .net "s", 0 0, v0000017e3afc5cc0_0;  alias, 1 drivers
L_0000017e3b0ace30 .functor MUXZ 32, v0000017e3b025d00_0, v0000017e3b026200_0, v0000017e3afc5cc0_0, C4<>;
S_0000017e3b0283a0 .scope module, "comparisonblock" "condition" 4 91, 9 12 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
L_0000017e3afccee0 .functor NOT 1, L_0000017e3b049300, C4<0>, C4<0>, C4<0>;
L_0000017e3afcc8c0 .functor NOT 1, L_0000017e3b048cc0, C4<0>, C4<0>, C4<0>;
L_0000017e3afcca80 .functor AND 1, L_0000017e3afccee0, L_0000017e3afcc8c0, C4<1>, C4<1>;
L_0000017e3afcd1f0 .functor AND 1, L_0000017e3afcca80, L_0000017e3b048720, C4<1>, C4<1>;
L_0000017e3afccaf0 .functor NOT 1, L_0000017e3b048680, C4<0>, C4<0>, C4<0>;
L_0000017e3afcd260 .functor AND 1, L_0000017e3afccaf0, L_0000017e3b048220, C4<1>, C4<1>;
L_0000017e3afccb60 .functor AND 1, L_0000017e3afcd260, L_0000017e3b049da0, C4<1>, C4<1>;
L_0000017e3afccbd0 .functor OR 1, L_0000017e3afcd1f0, L_0000017e3afccb60, C4<0>, C4<0>;
L_0000017e3afccd90 .functor NOT 1, L_0000017e3b047fa0, C4<0>, C4<0>, C4<0>;
L_0000017e3afac880 .functor AND 1, L_0000017e3b0476e0, L_0000017e3afccd90, C4<1>, C4<1>;
L_0000017e3afaca40 .functor AND 1, L_0000017e3afac880, L_0000017e3b049120, C4<1>, C4<1>;
L_0000017e3afacce0 .functor OR 1, L_0000017e3afccbd0, L_0000017e3afaca40, C4<0>, C4<0>;
L_0000017e3afacc70 .functor AND 1, L_0000017e3b047780, L_0000017e3b049580, C4<1>, C4<1>;
L_0000017e3afacff0 .functor AND 1, L_0000017e3afacc70, L_0000017e3b0487c0, C4<1>, C4<1>;
L_0000017e3afac1f0 .functor OR 1, L_0000017e3afacce0, L_0000017e3afacff0, C4<0>, C4<0>;
v0000017e3b02a7c0_0 .net *"_ivl_1", 0 0, L_0000017e3b049300;  1 drivers
v0000017e3b02a900_0 .net *"_ivl_10", 0 0, L_0000017e3afcd1f0;  1 drivers
v0000017e3b0298c0_0 .net *"_ivl_13", 0 0, L_0000017e3b048680;  1 drivers
v0000017e3b029960_0 .net *"_ivl_14", 0 0, L_0000017e3afccaf0;  1 drivers
v0000017e3b02a220_0 .net *"_ivl_17", 0 0, L_0000017e3b048220;  1 drivers
v0000017e3b02a2c0_0 .net *"_ivl_18", 0 0, L_0000017e3afcd260;  1 drivers
v0000017e3b02a400_0 .net *"_ivl_2", 0 0, L_0000017e3afccee0;  1 drivers
v0000017e3b02a4a0_0 .net *"_ivl_20", 0 0, L_0000017e3afccb60;  1 drivers
v0000017e3b02a5e0_0 .net *"_ivl_22", 0 0, L_0000017e3afccbd0;  1 drivers
v0000017e3b035000_0 .net *"_ivl_25", 0 0, L_0000017e3b0476e0;  1 drivers
v0000017e3b033fc0_0 .net *"_ivl_27", 0 0, L_0000017e3b047fa0;  1 drivers
v0000017e3b0346a0_0 .net *"_ivl_28", 0 0, L_0000017e3afccd90;  1 drivers
v0000017e3b033e80_0 .net *"_ivl_30", 0 0, L_0000017e3afac880;  1 drivers
v0000017e3b035320_0 .net *"_ivl_32", 0 0, L_0000017e3afaca40;  1 drivers
v0000017e3b034560_0 .net *"_ivl_34", 0 0, L_0000017e3afacce0;  1 drivers
v0000017e3b0349c0_0 .net *"_ivl_37", 0 0, L_0000017e3b047780;  1 drivers
v0000017e3b0337a0_0 .net *"_ivl_39", 0 0, L_0000017e3b049580;  1 drivers
v0000017e3b033de0_0 .net *"_ivl_40", 0 0, L_0000017e3afacc70;  1 drivers
v0000017e3b034240_0 .net *"_ivl_42", 0 0, L_0000017e3afacff0;  1 drivers
v0000017e3b033f20_0 .net *"_ivl_5", 0 0, L_0000017e3b048cc0;  1 drivers
v0000017e3b034d80_0 .net *"_ivl_6", 0 0, L_0000017e3afcc8c0;  1 drivers
v0000017e3b035140_0 .net *"_ivl_8", 0 0, L_0000017e3afcca80;  1 drivers
v0000017e3b034880_0 .net "a", 31 0, L_0000017e3b048c20;  alias, 1 drivers
v0000017e3b033a20_0 .net "b", 31 0, L_0000017e3b0480e0;  alias, 1 drivers
v0000017e3b033840_0 .net "eq", 0 0, L_0000017e3b049120;  1 drivers
v0000017e3b034740_0 .net "gt", 0 0, L_0000017e3b049da0;  1 drivers
v0000017e3b035280_0 .net "lt", 0 0, L_0000017e3b048720;  1 drivers
v0000017e3b0342e0_0 .net "neq", 0 0, L_0000017e3b0487c0;  1 drivers
v0000017e3b034c40_0 .net "opcond", 1 0, L_0000017e3b047b40;  1 drivers
v0000017e3b034a60_0 .net "y", 0 0, L_0000017e3afac1f0;  alias, 1 drivers
L_0000017e3b049300 .part L_0000017e3b047b40, 1, 1;
L_0000017e3b048cc0 .part L_0000017e3b047b40, 0, 1;
L_0000017e3b048680 .part L_0000017e3b047b40, 1, 1;
L_0000017e3b048220 .part L_0000017e3b047b40, 0, 1;
L_0000017e3b0476e0 .part L_0000017e3b047b40, 1, 1;
L_0000017e3b047fa0 .part L_0000017e3b047b40, 0, 1;
L_0000017e3b047780 .part L_0000017e3b047b40, 1, 1;
L_0000017e3b049580 .part L_0000017e3b047b40, 0, 1;
S_0000017e3b027ef0 .scope module, "cmp" "COMPARE" 9 19, 9 1 0, S_0000017e3b0283a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /INPUT 32 "data1";
    .port_info 5 /INPUT 32 "data2";
v0000017e3b02b1c0_0 .net/s "data1", 31 0, L_0000017e3b048c20;  alias, 1 drivers
v0000017e3b02a040_0 .net/s "data2", 31 0, L_0000017e3b0480e0;  alias, 1 drivers
v0000017e3b02a0e0_0 .net "eq", 0 0, L_0000017e3b049120;  alias, 1 drivers
v0000017e3b029780_0 .net "gt", 0 0, L_0000017e3b049da0;  alias, 1 drivers
v0000017e3b02a180_0 .net "lt", 0 0, L_0000017e3b048720;  alias, 1 drivers
v0000017e3b02b260_0 .net "neq", 0 0, L_0000017e3b0487c0;  alias, 1 drivers
L_0000017e3b048720 .cmp/gt.s 32, L_0000017e3b0480e0, L_0000017e3b048c20;
L_0000017e3b049da0 .cmp/gt.s 32, L_0000017e3b048c20, L_0000017e3b0480e0;
L_0000017e3b049120 .cmp/eq 32, L_0000017e3b048c20, L_0000017e3b0480e0;
L_0000017e3b0487c0 .cmp/ne 32, L_0000017e3b048c20, L_0000017e3b0480e0;
S_0000017e3b027a40 .scope module, "controllerunit" "controller" 4 88, 10 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "branch_condition";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 4 "alufunc";
    .port_info 6 /OUTPUT 1 "regdest";
    .port_info 7 /OUTPUT 1 "readdmem";
    .port_info 8 /OUTPUT 1 "writedmem";
    .port_info 9 /OUTPUT 1 "regwrite";
    .port_info 10 /OUTPUT 1 "memtoreg";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "pcsrc";
L_0000017e3afcd180 .functor AND 1, L_0000017e3b047640, L_0000017e3afac1f0, C4<1>, C4<1>;
L_0000017e3afccd20 .functor OR 1, L_0000017e3b0482c0, L_0000017e3afcd180, C4<0>, C4<0>;
v0000017e3b0344c0_0 .net *"_ivl_11", 11 0, v0000017e3b0335c0_0;  1 drivers
v0000017e3b0347e0_0 .net *"_ivl_12", 0 0, L_0000017e3afcd180;  1 drivers
v0000017e3b0341a0_0 .net "alufunc", 3 0, L_0000017e3b048b80;  alias, 1 drivers
v0000017e3b035460_0 .net "alusrc", 0 0, L_0000017e3b048ae0;  alias, 1 drivers
v0000017e3b033ca0_0 .net "branch", 0 0, L_0000017e3b047640;  1 drivers
v0000017e3b0353c0_0 .net "branch_condition", 0 0, L_0000017e3afac1f0;  alias, 1 drivers
v0000017e3b034060_0 .net "clk", 0 0, v0000017e3b0434c0_0;  alias, 1 drivers
v0000017e3b0335c0_0 .var "control_signals", 11 0;
v0000017e3b034380_0 .net "instr", 31 0, v0000017e3b026a20_0;  alias, 1 drivers
v0000017e3b0350a0_0 .net "jump", 0 0, L_0000017e3b0482c0;  alias, 1 drivers
v0000017e3b033660_0 .net "memtoreg", 0 0, L_0000017e3b047d20;  alias, 1 drivers
v0000017e3b034100_0 .net "pcsrc", 0 0, L_0000017e3afccd20;  alias, 1 drivers
v0000017e3b034420_0 .net "readdmem", 0 0, L_0000017e3b047aa0;  alias, 1 drivers
v0000017e3b034600_0 .net "regdest", 0 0, L_0000017e3b048180;  alias, 1 drivers
v0000017e3b033700_0 .net "regwrite", 0 0, L_0000017e3b048fe0;  alias, 1 drivers
v0000017e3b033b60_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
v0000017e3b033c00_0 .net "writedmem", 0 0, L_0000017e3b049d00;  alias, 1 drivers
E_0000017e3afa76e0/0 .event negedge, v0000017e3afceb00_0;
E_0000017e3afa76e0/1 .event posedge, v0000017e3b034060_0;
E_0000017e3afa76e0 .event/or E_0000017e3afa76e0/0, E_0000017e3afa76e0/1;
L_0000017e3b048ae0 .part v0000017e3b0335c0_0, 11, 1;
L_0000017e3b048b80 .part v0000017e3b0335c0_0, 7, 4;
L_0000017e3b048180 .part v0000017e3b0335c0_0, 6, 1;
L_0000017e3b047aa0 .part v0000017e3b0335c0_0, 5, 1;
L_0000017e3b049d00 .part v0000017e3b0335c0_0, 4, 1;
L_0000017e3b048fe0 .part v0000017e3b0335c0_0, 3, 1;
L_0000017e3b047d20 .part v0000017e3b0335c0_0, 2, 1;
L_0000017e3b0482c0 .part v0000017e3b0335c0_0, 1, 1;
L_0000017e3b047640 .part v0000017e3b0335c0_0, 0, 1;
S_0000017e3b028210 .scope module, "destmux" "mux" 4 132, 8 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000017e3afa78e0 .param/l "N" 0 8 2, +C4<00000000000000000000000000000101>;
v0000017e3b034920_0 .net/s "a", 4 0, v0000017e3b025bc0_0;  alias, 1 drivers
v0000017e3b034b00_0 .net/s "b", 4 0, v0000017e3b0267a0_0;  alias, 1 drivers
v0000017e3b034ba0_0 .net/s "out", 4 0, L_0000017e3b0ad650;  alias, 1 drivers
v0000017e3b0338e0_0 .net "s", 0 0, v0000017e3afc55e0_0;  alias, 1 drivers
L_0000017e3b0ad650 .functor MUXZ 5, v0000017e3b025bc0_0, v0000017e3b0267a0_0, v0000017e3afc55e0_0, C4<>;
S_0000017e3b0286c0 .scope module, "dmem" "data_mem" 4 151, 11 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v0000017e3b0351e0_0 .net *"_ivl_0", 31 0, L_0000017e3b0ade70;  1 drivers
v0000017e3b034ce0_0 .net *"_ivl_3", 9 0, L_0000017e3b0ac2f0;  1 drivers
v0000017e3b034e20_0 .net *"_ivl_4", 11 0, L_0000017e3b0adb50;  1 drivers
L_0000017e3b04c570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b034ec0_0 .net *"_ivl_7", 1 0, L_0000017e3b04c570;  1 drivers
L_0000017e3b04c5b8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000017e3b034f60_0 .net *"_ivl_8", 31 0, L_0000017e3b04c5b8;  1 drivers
v0000017e3b033980_0 .net "addr", 31 0, v0000017e3afb94e0_0;  alias, 1 drivers
v0000017e3b033ac0_0 .net "clk", 0 0, v0000017e3b0434c0_0;  alias, 1 drivers
v0000017e3b033d40_0 .net "din", 31 0, L_0000017e3b0ad8d0;  alias, 1 drivers
v0000017e3b037520 .array/s "dmem", 1023 0, 31 0;
v0000017e3b035a40_0 .net "dout", 31 0, L_0000017e3b0ac930;  alias, 1 drivers
v0000017e3b035fe0_0 .var/i "k", 31 0;
v0000017e3b037ac0_0 .net "read", 0 0, v0000017e3afcfaa0_0;  alias, 1 drivers
v0000017e3b035ae0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
v0000017e3b0364e0_0 .net "write", 0 0, v0000017e3afce600_0;  alias, 1 drivers
E_0000017e3afa77e0 .event posedge, v0000017e3b034060_0;
L_0000017e3b0ade70 .array/port v0000017e3b037520, L_0000017e3b0adb50;
L_0000017e3b0ac2f0 .part v0000017e3afb94e0_0, 0, 10;
L_0000017e3b0adb50 .concat [ 10 2 0 0], L_0000017e3b0ac2f0, L_0000017e3b04c570;
L_0000017e3b0ac930 .functor MUXZ 32, L_0000017e3b04c5b8, L_0000017e3b0ade70, v0000017e3afcfaa0_0, C4<>;
S_0000017e3b028d00 .scope module, "ext" "signext" 4 77, 12 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000017e3b036ee0_0 .net *"_ivl_1", 0 0, L_0000017e3b049bc0;  1 drivers
v0000017e3b035b80_0 .net *"_ivl_2", 15 0, L_0000017e3b048540;  1 drivers
v0000017e3b036bc0_0 .net "a", 15 0, L_0000017e3b048e00;  1 drivers
v0000017e3b037020_0 .net "y", 31 0, L_0000017e3b048040;  alias, 1 drivers
L_0000017e3b049bc0 .part L_0000017e3b048e00, 15, 1;
LS_0000017e3b048540_0_0 .concat [ 1 1 1 1], L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0;
LS_0000017e3b048540_0_4 .concat [ 1 1 1 1], L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0;
LS_0000017e3b048540_0_8 .concat [ 1 1 1 1], L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0;
LS_0000017e3b048540_0_12 .concat [ 1 1 1 1], L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0, L_0000017e3b049bc0;
L_0000017e3b048540 .concat [ 4 4 4 4], LS_0000017e3b048540_0_0, LS_0000017e3b048540_0_4, LS_0000017e3b048540_0_8, LS_0000017e3b048540_0_12;
L_0000017e3b048040 .concat [ 16 16 0 0], L_0000017e3b048e00, L_0000017e3b048540;
S_0000017e3b0291b0 .scope module, "flushunit" "flush_control" 4 99, 13 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alusrc";
    .port_info 1 /INPUT 4 "alufunc";
    .port_info 2 /INPUT 1 "regdest";
    .port_info 3 /INPUT 1 "readdmem";
    .port_info 4 /INPUT 1 "writedmem";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 1 "memtoreg";
    .port_info 7 /INPUT 1 "flush";
    .port_info 8 /OUTPUT 1 "id_alusrc";
    .port_info 9 /OUTPUT 4 "id_alufunc";
    .port_info 10 /OUTPUT 1 "id_regdest";
    .port_info 11 /OUTPUT 1 "id_readdmem";
    .port_info 12 /OUTPUT 1 "id_writedmem";
    .port_info 13 /OUTPUT 1 "id_regwrite";
    .port_info 14 /OUTPUT 1 "id_memtoreg";
L_0000017e3b04bc28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b035cc0_0 .net/2u *"_ivl_0", 0 0, L_0000017e3b04bc28;  1 drivers
v0000017e3b035c20_0 .net *"_ivl_10", 0 0, L_0000017e3b049760;  1 drivers
L_0000017e3b04bcb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b037d40_0 .net/2u *"_ivl_14", 0 0, L_0000017e3b04bcb8;  1 drivers
v0000017e3b0368a0_0 .net *"_ivl_17", 0 0, L_0000017e3b049940;  1 drivers
v0000017e3b037980_0 .net *"_ivl_18", 0 0, L_0000017e3b0acbb0;  1 drivers
L_0000017e3b04bd00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b035860_0 .net/2u *"_ivl_22", 0 0, L_0000017e3b04bd00;  1 drivers
v0000017e3b036580_0 .net *"_ivl_25", 0 0, L_0000017e3b0ac9d0;  1 drivers
v0000017e3b037200_0 .net *"_ivl_26", 0 0, L_0000017e3b0acd90;  1 drivers
L_0000017e3b04bd48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b035d60_0 .net/2u *"_ivl_31", 0 0, L_0000017e3b04bd48;  1 drivers
v0000017e3b037b60_0 .net *"_ivl_34", 0 0, L_0000017e3b0ad970;  1 drivers
v0000017e3b0369e0_0 .net *"_ivl_35", 0 0, L_0000017e3b0ad790;  1 drivers
L_0000017e3b04bd90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b036f80_0 .net/2u *"_ivl_37", 0 0, L_0000017e3b04bd90;  1 drivers
L_0000017e3b04bdd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b035900_0 .net/2u *"_ivl_41", 0 0, L_0000017e3b04bdd8;  1 drivers
L_0000017e3b04be20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b037a20_0 .net/2u *"_ivl_45", 0 0, L_0000017e3b04be20;  1 drivers
L_0000017e3b04be68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b036d00_0 .net/2u *"_ivl_49", 0 0, L_0000017e3b04be68;  1 drivers
L_0000017e3b04beb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b0357c0_0 .net/2u *"_ivl_53", 0 0, L_0000017e3b04beb0;  1 drivers
L_0000017e3b04bc70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b037480_0 .net/2u *"_ivl_6", 0 0, L_0000017e3b04bc70;  1 drivers
v0000017e3b037c00_0 .net *"_ivl_9", 0 0, L_0000017e3b049800;  1 drivers
v0000017e3b036e40_0 .net "alufunc", 3 0, L_0000017e3b048b80;  alias, 1 drivers
v0000017e3b035e00_0 .net "alusrc", 0 0, L_0000017e3b048ae0;  alias, 1 drivers
v0000017e3b036080_0 .net "flush", 0 0, L_0000017e3afac9d0;  alias, 1 drivers
v0000017e3b0361c0_0 .net "id_alufunc", 3 0, L_0000017e3b0aced0;  alias, 1 drivers
v0000017e3b037ca0_0 .net "id_alusrc", 0 0, L_0000017e3b047f00;  alias, 1 drivers
v0000017e3b0366c0_0 .net "id_memtoreg", 0 0, L_0000017e3b0acf70;  alias, 1 drivers
v0000017e3b037340_0 .net "id_readdmem", 0 0, L_0000017e3b0abfd0;  alias, 1 drivers
v0000017e3b0373e0_0 .net "id_regdest", 0 0, L_0000017e3b0ac1b0;  alias, 1 drivers
v0000017e3b036a80_0 .net "id_regwrite", 0 0, L_0000017e3b0ac430;  alias, 1 drivers
v0000017e3b036260_0 .net "id_writedmem", 0 0, L_0000017e3b0ae230;  alias, 1 drivers
v0000017e3b0370c0_0 .net "memtoreg", 0 0, L_0000017e3b047d20;  alias, 1 drivers
v0000017e3b035ea0_0 .net "readdmem", 0 0, L_0000017e3b047aa0;  alias, 1 drivers
v0000017e3b0372a0_0 .net "regdest", 0 0, L_0000017e3b048180;  alias, 1 drivers
v0000017e3b036120_0 .net "regwrite", 0 0, L_0000017e3b048fe0;  alias, 1 drivers
v0000017e3b036620_0 .net "writedmem", 0 0, L_0000017e3b049d00;  alias, 1 drivers
L_0000017e3b047f00 .functor MUXZ 1, L_0000017e3b048ae0, L_0000017e3b04bc28, L_0000017e3afac9d0, C4<>;
L_0000017e3b049800 .part L_0000017e3b048b80, 0, 1;
L_0000017e3b049760 .functor MUXZ 1, L_0000017e3b049800, L_0000017e3b04bc70, L_0000017e3afac9d0, C4<>;
L_0000017e3b049940 .part L_0000017e3b048b80, 1, 1;
L_0000017e3b0acbb0 .functor MUXZ 1, L_0000017e3b049940, L_0000017e3b04bcb8, L_0000017e3afac9d0, C4<>;
L_0000017e3b0ac9d0 .part L_0000017e3b048b80, 2, 1;
L_0000017e3b0acd90 .functor MUXZ 1, L_0000017e3b0ac9d0, L_0000017e3b04bd00, L_0000017e3afac9d0, C4<>;
L_0000017e3b0aced0 .concat8 [ 1 1 1 1], L_0000017e3b049760, L_0000017e3b0acbb0, L_0000017e3b0acd90, L_0000017e3b0ad790;
L_0000017e3b0ad970 .part L_0000017e3b048b80, 3, 1;
L_0000017e3b0ad790 .functor MUXZ 1, L_0000017e3b0ad970, L_0000017e3b04bd48, L_0000017e3afac9d0, C4<>;
L_0000017e3b0ac1b0 .functor MUXZ 1, L_0000017e3b048180, L_0000017e3b04bd90, L_0000017e3afac9d0, C4<>;
L_0000017e3b0abfd0 .functor MUXZ 1, L_0000017e3b047aa0, L_0000017e3b04bdd8, L_0000017e3afac9d0, C4<>;
L_0000017e3b0ae230 .functor MUXZ 1, L_0000017e3b049d00, L_0000017e3b04be20, L_0000017e3afac9d0, C4<>;
L_0000017e3b0ac430 .functor MUXZ 1, L_0000017e3b048fe0, L_0000017e3b04be68, L_0000017e3afac9d0, C4<>;
L_0000017e3b0acf70 .functor MUXZ 1, L_0000017e3b047d20, L_0000017e3b04beb0, L_0000017e3afac9d0, C4<>;
S_0000017e3b027590 .scope module, "forwarding" "forwarding_unit_id" 4 82, 14 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "dest";
    .port_info 3 /INPUT 5 "ex_mem_destadd";
    .port_info 4 /INPUT 5 "mem_wb_destadd";
    .port_info 5 /INPUT 1 "id_ex_regwrite";
    .port_info 6 /INPUT 1 "ex_mem_readdmem";
    .port_info 7 /INPUT 1 "ex_mem_regwrite";
    .port_info 8 /INPUT 1 "ex_mem_memtoreg";
    .port_info 9 /INPUT 1 "mem_wb_regwrite";
    .port_info 10 /OUTPUT 3 "forwardA";
    .port_info 11 /OUTPUT 3 "forwardB";
v0000017e3b036940_0 .net "dest", 4 0, L_0000017e3b0ad650;  alias, 1 drivers
v0000017e3b0355e0_0 .net "ex_mem_destadd", 4 0, v0000017e3afbade0_0;  alias, 1 drivers
v0000017e3b035f40_0 .net "ex_mem_memtoreg", 0 0, v0000017e3afce7e0_0;  alias, 1 drivers
v0000017e3b036da0_0 .net "ex_mem_readdmem", 0 0, v0000017e3afcfaa0_0;  alias, 1 drivers
v0000017e3b036300_0 .net "ex_mem_regwrite", 0 0, v0000017e3afcea60_0;  alias, 1 drivers
v0000017e3b036440_0 .var "fA", 2 0;
v0000017e3b0363a0_0 .var "fB", 2 0;
v0000017e3b036760_0 .net "forwardA", 2 0, v0000017e3b036440_0;  alias, 1 drivers
v0000017e3b0375c0_0 .net "forwardB", 2 0, v0000017e3b0363a0_0;  alias, 1 drivers
v0000017e3b0359a0_0 .net "id_ex_regwrite", 0 0, v0000017e3af87ad0_0;  alias, 1 drivers
v0000017e3b036800_0 .net "mem_wb_destadd", 4 0, v0000017e3b02b3a0_0;  alias, 1 drivers
v0000017e3b037160_0 .net "mem_wb_regwrite", 0 0, v0000017e3b029b40_0;  alias, 1 drivers
v0000017e3b036b20_0 .net "rs", 4 0, L_0000017e3b04ac00;  alias, 1 drivers
v0000017e3b036c60_0 .net "rt", 4 0, L_0000017e3b04aca0;  alias, 1 drivers
E_0000017e3afa7760/0 .event anyedge, v0000017e3afcfaa0_0, v0000017e3afbade0_0, v0000017e3b026980_0, v0000017e3afce7e0_0;
E_0000017e3afa7760/1 .event anyedge, v0000017e3afcea60_0, v0000017e3afb9580_0, v0000017e3afcece0_0, v0000017e3b029b40_0;
E_0000017e3afa7760/2 .event anyedge, v0000017e3b02b3a0_0;
E_0000017e3afa7760 .event/or E_0000017e3afa7760/0, E_0000017e3afa7760/1, E_0000017e3afa7760/2;
E_0000017e3afa7b20/0 .event anyedge, v0000017e3afcfaa0_0, v0000017e3afbade0_0, v0000017e3b026c00_0, v0000017e3afce7e0_0;
E_0000017e3afa7b20/1 .event anyedge, v0000017e3afcea60_0, v0000017e3afb9580_0, v0000017e3afcece0_0, v0000017e3b029b40_0;
E_0000017e3afa7b20/2 .event anyedge, v0000017e3b02b3a0_0;
E_0000017e3afa7b20 .event/or E_0000017e3afa7b20/0, E_0000017e3afa7b20/1, E_0000017e3afa7b20/2;
S_0000017e3b028e90 .scope module, "imem" "instr_mem" 4 63, 15 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 6 "addr";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "pc_en";
v0000017e3b037660_0 .net *"_ivl_0", 31 0, L_0000017e3b04a2a0;  1 drivers
v0000017e3b037700_0 .net *"_ivl_10", 31 0, L_0000017e3b04a3e0;  1 drivers
v0000017e3b0377a0_0 .net *"_ivl_12", 7 0, L_0000017e3b04a700;  1 drivers
L_0000017e3b04b718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b037840_0 .net *"_ivl_15", 1 0, L_0000017e3b04b718;  1 drivers
L_0000017e3b04b760 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000017e3b0378e0_0 .net *"_ivl_16", 31 0, L_0000017e3b04b760;  1 drivers
v0000017e3b035680_0 .net *"_ivl_2", 7 0, L_0000017e3b04a660;  1 drivers
v0000017e3b035720_0 .net *"_ivl_20", 31 0, L_0000017e3b04b2e0;  1 drivers
v0000017e3b038f60_0 .net *"_ivl_22", 7 0, L_0000017e3b04ae80;  1 drivers
L_0000017e3b04b7a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b039460_0 .net *"_ivl_25", 1 0, L_0000017e3b04b7a8;  1 drivers
L_0000017e3b04b7f0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000017e3b0390a0_0 .net/2u *"_ivl_26", 31 0, L_0000017e3b04b7f0;  1 drivers
v0000017e3b039000_0 .net *"_ivl_28", 0 0, L_0000017e3b04a7a0;  1 drivers
L_0000017e3b04b838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b038420_0 .net/2u *"_ivl_30", 0 0, L_0000017e3b04b838;  1 drivers
L_0000017e3b04b880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017e3b039140_0 .net/2u *"_ivl_32", 0 0, L_0000017e3b04b880;  1 drivers
L_0000017e3b04b688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b037de0_0 .net *"_ivl_5", 1 0, L_0000017e3b04b688;  1 drivers
L_0000017e3b04b6d0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000017e3b038100_0 .net/2u *"_ivl_6", 31 0, L_0000017e3b04b6d0;  1 drivers
v0000017e3b038240_0 .net *"_ivl_8", 0 0, L_0000017e3b04a340;  1 drivers
v0000017e3b0393c0_0 .net "addr", 5 0, L_0000017e3b04aac0;  1 drivers
v0000017e3b037e80_0 .net "clk", 0 0, v0000017e3b0434c0_0;  alias, 1 drivers
v0000017e3b0386a0 .array "imem", 63 0, 31 0;
v0000017e3b0384c0_0 .net "instr", 31 0, L_0000017e3b04a480;  alias, 1 drivers
v0000017e3b0391e0_0 .net "pc_en", 0 0, L_0000017e3b04a980;  alias, 1 drivers
L_0000017e3b04b8c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e3b038ba0_0 .net "read", 0 0, L_0000017e3b04b8c8;  1 drivers
L_0000017e3b04a2a0 .array/port v0000017e3b0386a0, L_0000017e3b04a660;
L_0000017e3b04a660 .concat [ 6 2 0 0], L_0000017e3b04aac0, L_0000017e3b04b688;
L_0000017e3b04a340 .cmp/ne 32, L_0000017e3b04a2a0, L_0000017e3b04b6d0;
L_0000017e3b04a3e0 .array/port v0000017e3b0386a0, L_0000017e3b04a700;
L_0000017e3b04a700 .concat [ 6 2 0 0], L_0000017e3b04aac0, L_0000017e3b04b718;
L_0000017e3b04a480 .functor MUXZ 32, L_0000017e3b04b760, L_0000017e3b04a3e0, L_0000017e3b04a340, C4<>;
L_0000017e3b04b2e0 .array/port v0000017e3b0386a0, L_0000017e3b04ae80;
L_0000017e3b04ae80 .concat [ 6 2 0 0], L_0000017e3b04aac0, L_0000017e3b04b7a8;
L_0000017e3b04a7a0 .cmp/ne 32, L_0000017e3b04b2e0, L_0000017e3b04b7f0;
L_0000017e3b04a980 .functor MUXZ 1, L_0000017e3b04b880, L_0000017e3b04b838, L_0000017e3b04a7a0, C4<>;
S_0000017e3b029020 .scope module, "loadstore" "load_store_bypassing_unit" 4 149, 16 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_wb_memtoreg";
    .port_info 1 /INPUT 1 "ex_mem_writedmem";
    .port_info 2 /INPUT 5 "ex_mem_destadd";
    .port_info 3 /INPUT 5 "mem_wb_destadd";
    .port_info 4 /OUTPUT 1 "forwarddatamem";
L_0000017e3afac7a0 .functor AND 1, v0000017e3b027100_0, v0000017e3afce600_0, C4<1>, C4<1>;
L_0000017e3afac6c0 .functor AND 1, L_0000017e3b0ad6f0, L_0000017e3afac7a0, C4<1>, C4<1>;
v0000017e3b039280_0 .net "ex_mem_destadd", 4 0, v0000017e3afbade0_0;  alias, 1 drivers
v0000017e3b039320_0 .net "ex_mem_writedmem", 0 0, v0000017e3afce600_0;  alias, 1 drivers
v0000017e3b038ce0_0 .net "forwarddatamem", 0 0, L_0000017e3afac6c0;  alias, 1 drivers
v0000017e3b0382e0_0 .net "mem_wb_destadd", 4 0, v0000017e3b02b3a0_0;  alias, 1 drivers
v0000017e3b0381a0_0 .net "mem_wb_memtoreg", 0 0, v0000017e3b027100_0;  alias, 1 drivers
v0000017e3b037f20_0 .net "x", 0 0, L_0000017e3b0ad6f0;  1 drivers
v0000017e3b038920_0 .net "y", 0 0, L_0000017e3afac7a0;  1 drivers
L_0000017e3b0ad6f0 .cmp/eq 5, v0000017e3afbade0_0, v0000017e3b02b3a0_0;
S_0000017e3b03a8a0 .scope module, "loadstoreselect" "mux" 4 150, 8 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa7b60 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b038600_0 .net/s "a", 31 0, v0000017e3afba700_0;  alias, 1 drivers
v0000017e3b037fc0_0 .net/s "b", 31 0, v0000017e3b029e60_0;  alias, 1 drivers
v0000017e3b038060_0 .net/s "out", 31 0, L_0000017e3b0ad8d0;  alias, 1 drivers
v0000017e3b038380_0 .net "s", 0 0, L_0000017e3afac6c0;  alias, 1 drivers
L_0000017e3b0ad8d0 .functor MUXZ 32, v0000017e3afba700_0, v0000017e3b029e60_0, L_0000017e3afac6c0, C4<>;
S_0000017e3b03b200 .scope module, "muxbr" "mux" 4 65, 8 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa7ba0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b038ec0_0 .net/s "a", 31 0, v0000017e3b025c60_0;  alias, 1 drivers
v0000017e3b038560_0 .net/s "b", 31 0, L_0000017e3b0498a0;  alias, 1 drivers
v0000017e3b038d80_0 .net/s "out", 31 0, L_0000017e3b04ab60;  alias, 1 drivers
v0000017e3b038c40_0 .net "s", 0 0, L_0000017e3afccd20;  alias, 1 drivers
L_0000017e3b04ab60 .functor MUXZ 32, v0000017e3b025c60_0, L_0000017e3b0498a0, L_0000017e3afccd20, C4<>;
S_0000017e3b03aa30 .scope module, "offsetmux" "mux" 4 78, 8 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa6e60 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b038740_0 .net/s "a", 31 0, L_0000017e3b048ea0;  1 drivers
v0000017e3b0389c0_0 .net/s "b", 31 0, L_0000017e3b048900;  1 drivers
v0000017e3b0387e0_0 .net/s "out", 31 0, L_0000017e3b047e60;  alias, 1 drivers
v0000017e3b038880_0 .net "s", 0 0, L_0000017e3b0482c0;  alias, 1 drivers
L_0000017e3b047e60 .functor MUXZ 32, L_0000017e3b048ea0, L_0000017e3b048900, L_0000017e3b0482c0, C4<>;
S_0000017e3b03a710 .scope module, "pcbranchadder" "adder" 4 79, 6 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000017e3b038a60_0 .net "a", 31 0, v0000017e3b025c60_0;  alias, 1 drivers
v0000017e3b038b00_0 .net "b", 31 0, L_0000017e3b047e60;  alias, 1 drivers
v0000017e3b038e20_0 .net "out", 31 0, L_0000017e3b0498a0;  alias, 1 drivers
L_0000017e3b0498a0 .arith/sum 32, v0000017e3b025c60_0, L_0000017e3b047e60;
S_0000017e3b03b390 .scope module, "pcreg" "register" 4 62, 5 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0000017e3afa89e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000017e3b03de00_0 .net "clk", 0 0, v0000017e3b0434c0_0;  alias, 1 drivers
v0000017e3b03ee40_0 .net/s "din", 31 0, L_0000017e3b04ab60;  alias, 1 drivers
v0000017e3b03dfe0_0 .var/s "dout", 31 0;
v0000017e3b03f020_0 .net "ld", 0 0, L_0000017e3afcc770;  alias, 1 drivers
v0000017e3b03f3e0_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
S_0000017e3b03abc0 .scope module, "rbank" "register_bank" 4 76, 17 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_0000017e3afcc460 .functor BUFZ 32, L_0000017e3b04afc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017e3afcc4d0 .functor BUFZ 32, L_0000017e3b04b100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017e3b03e120_0 .net *"_ivl_0", 31 0, L_0000017e3b04afc0;  1 drivers
v0000017e3b03dea0_0 .net *"_ivl_10", 6 0, L_0000017e3b04b4c0;  1 drivers
L_0000017e3b04b9a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b03e1c0_0 .net *"_ivl_13", 1 0, L_0000017e3b04b9a0;  1 drivers
v0000017e3b03e260_0 .net *"_ivl_2", 6 0, L_0000017e3b04b060;  1 drivers
L_0000017e3b04b958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e3b03df40_0 .net *"_ivl_5", 1 0, L_0000017e3b04b958;  1 drivers
v0000017e3b03e800_0 .net *"_ivl_8", 31 0, L_0000017e3b04b100;  1 drivers
v0000017e3b03e8a0_0 .net "clk", 0 0, v0000017e3b0434c0_0;  alias, 1 drivers
v0000017e3b03f2a0_0 .net "dr", 4 0, v0000017e3b02b3a0_0;  alias, 1 drivers
v0000017e3b03ed00_0 .var/i "k", 31 0;
v0000017e3b03e080_0 .net/s "rData1", 31 0, L_0000017e3afcc460;  alias, 1 drivers
v0000017e3b03e6c0_0 .net/s "rData2", 31 0, L_0000017e3afcc4d0;  alias, 1 drivers
v0000017e3b03eb20 .array/s "regfile", 31 0, 31 0;
v0000017e3b03e300_0 .net "reset", 0 0, v0000017e3b0416c0_0;  alias, 1 drivers
v0000017e3b03e3a0_0 .net "sr1", 4 0, L_0000017e3b04ac00;  alias, 1 drivers
v0000017e3b03e940_0 .net "sr2", 4 0, L_0000017e3b04aca0;  alias, 1 drivers
v0000017e3b03f0c0_0 .net/s "wrData", 31 0, L_0000017e3b0ae410;  alias, 1 drivers
v0000017e3b03e440_0 .net "write", 0 0, v0000017e3b029b40_0;  alias, 1 drivers
L_0000017e3b04afc0 .array/port v0000017e3b03eb20, L_0000017e3b04b060;
L_0000017e3b04b060 .concat [ 5 2 0 0], L_0000017e3b04ac00, L_0000017e3b04b958;
L_0000017e3b04b100 .array/port v0000017e3b03eb20, L_0000017e3b04b4c0;
L_0000017e3b04b4c0 .concat [ 5 2 0 0], L_0000017e3b04aca0, L_0000017e3b04b9a0;
S_0000017e3b039770 .scope module, "readdatamux1" "mux5" 4 84, 18 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v0000017e3b03b920_0 .net "a", 31 0, L_0000017e3afcc460;  alias, 1 drivers
v0000017e3b03c500_0 .net "b", 31 0, L_0000017e3b0ac930;  alias, 1 drivers
v0000017e3b03dcc0_0 .net "c", 31 0, v0000017e3afb94e0_0;  alias, 1 drivers
v0000017e3b03bd80_0 .net "d", 31 0, L_0000017e3afac3b0;  alias, 1 drivers
v0000017e3b03c820_0 .net "e", 31 0, L_0000017e3b0ae410;  alias, 1 drivers
v0000017e3b03b880_0 .net "out", 31 0, L_0000017e3b048c20;  alias, 1 drivers
v0000017e3b03d400_0 .net "sel", 2 0, v0000017e3b036440_0;  alias, 1 drivers
v0000017e3b03c8c0_0 .net "x", 31 0, L_0000017e3b0484a0;  1 drivers
v0000017e3b03bce0_0 .net "y", 31 0, L_0000017e3b047dc0;  1 drivers
v0000017e3b03c5a0_0 .net "z", 31 0, L_0000017e3b047820;  1 drivers
L_0000017e3b048d60 .part v0000017e3b036440_0, 0, 1;
L_0000017e3b049080 .part v0000017e3b036440_0, 0, 1;
L_0000017e3b049b20 .part v0000017e3b036440_0, 1, 1;
L_0000017e3b048400 .part v0000017e3b036440_0, 2, 1;
S_0000017e3b039f40 .scope module, "ab" "mux" 18 9, 8 1 0, S_0000017e3b039770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8660 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03e580_0 .net/s "a", 31 0, L_0000017e3afcc460;  alias, 1 drivers
v0000017e3b03f200_0 .net/s "b", 31 0, L_0000017e3b0ac930;  alias, 1 drivers
v0000017e3b03f160_0 .net/s "out", 31 0, L_0000017e3b0484a0;  alias, 1 drivers
v0000017e3b03e620_0 .net "s", 0 0, L_0000017e3b048d60;  1 drivers
L_0000017e3b0484a0 .functor MUXZ 32, L_0000017e3afcc460, L_0000017e3b0ac930, L_0000017e3b048d60, C4<>;
S_0000017e3b03a0d0 .scope module, "abcd" "mux" 18 11, 8 1 0, S_0000017e3b039770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8a20 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03e760_0 .net/s "a", 31 0, L_0000017e3b0484a0;  alias, 1 drivers
v0000017e3b03eda0_0 .net/s "b", 31 0, L_0000017e3b047dc0;  alias, 1 drivers
v0000017e3b03f340_0 .net/s "out", 31 0, L_0000017e3b047820;  alias, 1 drivers
v0000017e3b03f480_0 .net "s", 0 0, L_0000017e3b049b20;  1 drivers
L_0000017e3b047820 .functor MUXZ 32, L_0000017e3b0484a0, L_0000017e3b047dc0, L_0000017e3b049b20, C4<>;
S_0000017e3b03b070 .scope module, "abcde" "mux" 18 12, 8 1 0, S_0000017e3b039770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8060 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03e9e0_0 .net/s "a", 31 0, L_0000017e3b047820;  alias, 1 drivers
v0000017e3b03ea80_0 .net/s "b", 31 0, L_0000017e3b0ae410;  alias, 1 drivers
v0000017e3b03ebc0_0 .net/s "out", 31 0, L_0000017e3b048c20;  alias, 1 drivers
v0000017e3b03ec60_0 .net "s", 0 0, L_0000017e3b048400;  1 drivers
L_0000017e3b048c20 .functor MUXZ 32, L_0000017e3b047820, L_0000017e3b0ae410, L_0000017e3b048400, C4<>;
S_0000017e3b039c20 .scope module, "cd" "mux" 18 10, 8 1 0, S_0000017e3b039770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8c60 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03eee0_0 .net/s "a", 31 0, v0000017e3afb94e0_0;  alias, 1 drivers
v0000017e3b03ef80_0 .net/s "b", 31 0, L_0000017e3afac3b0;  alias, 1 drivers
v0000017e3b03d040_0 .net/s "out", 31 0, L_0000017e3b047dc0;  alias, 1 drivers
v0000017e3b03d220_0 .net "s", 0 0, L_0000017e3b049080;  1 drivers
L_0000017e3b047dc0 .functor MUXZ 32, v0000017e3afb94e0_0, L_0000017e3afac3b0, L_0000017e3b049080, C4<>;
S_0000017e3b039a90 .scope module, "readdatamux2" "mux5" 4 85, 18 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v0000017e3b03c140_0 .net "a", 31 0, L_0000017e3afcc4d0;  alias, 1 drivers
v0000017e3b03bec0_0 .net "b", 31 0, L_0000017e3b0ac930;  alias, 1 drivers
v0000017e3b03caa0_0 .net "c", 31 0, v0000017e3afb94e0_0;  alias, 1 drivers
v0000017e3b03c1e0_0 .net "d", 31 0, L_0000017e3afac3b0;  alias, 1 drivers
v0000017e3b03bc40_0 .net "e", 31 0, L_0000017e3b0ae410;  alias, 1 drivers
v0000017e3b03c0a0_0 .net "out", 31 0, L_0000017e3b0480e0;  alias, 1 drivers
v0000017e3b03c6e0_0 .net "sel", 2 0, v0000017e3b0363a0_0;  alias, 1 drivers
v0000017e3b03be20_0 .net "x", 31 0, L_0000017e3b049a80;  1 drivers
v0000017e3b03c460_0 .net "y", 31 0, L_0000017e3b048f40;  1 drivers
v0000017e3b03d4a0_0 .net "z", 31 0, L_0000017e3b0499e0;  1 drivers
L_0000017e3b0494e0 .part v0000017e3b0363a0_0, 0, 1;
L_0000017e3b0489a0 .part v0000017e3b0363a0_0, 0, 1;
L_0000017e3b047960 .part v0000017e3b0363a0_0, 1, 1;
L_0000017e3b049c60 .part v0000017e3b0363a0_0, 2, 1;
S_0000017e3b039900 .scope module, "ab" "mux" 18 9, 8 1 0, S_0000017e3b039a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8360 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03d900_0 .net/s "a", 31 0, L_0000017e3afcc4d0;  alias, 1 drivers
v0000017e3b03b600_0 .net/s "b", 31 0, L_0000017e3b0ac930;  alias, 1 drivers
v0000017e3b03c320_0 .net/s "out", 31 0, L_0000017e3b049a80;  alias, 1 drivers
v0000017e3b03c280_0 .net "s", 0 0, L_0000017e3b0494e0;  1 drivers
L_0000017e3b049a80 .functor MUXZ 32, L_0000017e3afcc4d0, L_0000017e3b0ac930, L_0000017e3b0494e0, C4<>;
S_0000017e3b039db0 .scope module, "abcd" "mux" 18 11, 8 1 0, S_0000017e3b039a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8aa0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03ba60_0 .net/s "a", 31 0, L_0000017e3b049a80;  alias, 1 drivers
v0000017e3b03b6a0_0 .net/s "b", 31 0, L_0000017e3b048f40;  alias, 1 drivers
v0000017e3b03bb00_0 .net/s "out", 31 0, L_0000017e3b0499e0;  alias, 1 drivers
v0000017e3b03b9c0_0 .net "s", 0 0, L_0000017e3b047960;  1 drivers
L_0000017e3b0499e0 .functor MUXZ 32, L_0000017e3b049a80, L_0000017e3b048f40, L_0000017e3b047960, C4<>;
S_0000017e3b03a260 .scope module, "abcde" "mux" 18 12, 8 1 0, S_0000017e3b039a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa83a0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03c000_0 .net/s "a", 31 0, L_0000017e3b0499e0;  alias, 1 drivers
v0000017e3b03bba0_0 .net/s "b", 31 0, L_0000017e3b0ae410;  alias, 1 drivers
v0000017e3b03d0e0_0 .net/s "out", 31 0, L_0000017e3b0480e0;  alias, 1 drivers
v0000017e3b03dd60_0 .net "s", 0 0, L_0000017e3b049c60;  1 drivers
L_0000017e3b0480e0 .functor MUXZ 32, L_0000017e3b0499e0, L_0000017e3b0ae410, L_0000017e3b049c60, C4<>;
S_0000017e3b03a580 .scope module, "cd" "mux" 18 10, 8 1 0, S_0000017e3b039a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa84a0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03d720_0 .net/s "a", 31 0, v0000017e3afb94e0_0;  alias, 1 drivers
v0000017e3b03b740_0 .net/s "b", 31 0, L_0000017e3afac3b0;  alias, 1 drivers
v0000017e3b03cc80_0 .net/s "out", 31 0, L_0000017e3b048f40;  alias, 1 drivers
v0000017e3b03c640_0 .net "s", 0 0, L_0000017e3b0489a0;  1 drivers
L_0000017e3b048f40 .functor MUXZ 32, v0000017e3afb94e0_0, L_0000017e3afac3b0, L_0000017e3b0489a0, C4<>;
S_0000017e3b03a3f0 .scope module, "stallunit" "stall_control" 4 94, 19 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_readdmem";
    .port_info 1 /INPUT 1 "writedmem";
    .port_info 2 /INPUT 5 "id_ex_rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "pc_write";
    .port_info 7 /OUTPUT 1 "if_id_write";
L_0000017e3afac2d0 .functor OR 1, L_0000017e3b0491c0, L_0000017e3b0496c0, C4<0>, C4<0>;
L_0000017e3afac5e0 .functor AND 1, L_0000017e3b047be0, L_0000017e3afac2d0, C4<1>, C4<1>;
L_0000017e3afac340 .functor NOT 1, L_0000017e3b049d00, C4<0>, C4<0>, C4<0>;
L_0000017e3afacf80 .functor AND 1, L_0000017e3afac5e0, L_0000017e3afac340, C4<1>, C4<1>;
v0000017e3b03d540_0 .net *"_ivl_0", 31 0, L_0000017e3b048360;  1 drivers
v0000017e3b03c960_0 .net *"_ivl_10", 0 0, L_0000017e3b0496c0;  1 drivers
v0000017e3b03d5e0_0 .net *"_ivl_14", 0 0, L_0000017e3afac5e0;  1 drivers
v0000017e3b03bf60_0 .net *"_ivl_16", 0 0, L_0000017e3afac340;  1 drivers
v0000017e3b03d2c0_0 .net *"_ivl_24", 31 0, L_0000017e3b049260;  1 drivers
L_0000017e3b04bb08 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e3b03dc20_0 .net *"_ivl_27", 30 0, L_0000017e3b04bb08;  1 drivers
L_0000017e3b04bb50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017e3b03c3c0_0 .net/2u *"_ivl_28", 31 0, L_0000017e3b04bb50;  1 drivers
L_0000017e3b04ba78 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e3b03c780_0 .net *"_ivl_3", 30 0, L_0000017e3b04ba78;  1 drivers
v0000017e3b03d180_0 .net *"_ivl_30", 0 0, L_0000017e3b049440;  1 drivers
L_0000017e3b04bb98 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000017e3b03ca00_0 .net/2u *"_ivl_32", 2 0, L_0000017e3b04bb98;  1 drivers
L_0000017e3b04bbe0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000017e3b03db80_0 .net/2u *"_ivl_34", 2 0, L_0000017e3b04bbe0;  1 drivers
v0000017e3b03cb40_0 .net *"_ivl_36", 2 0, L_0000017e3b049620;  1 drivers
L_0000017e3b04bac0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017e3b03cbe0_0 .net/2u *"_ivl_4", 31 0, L_0000017e3b04bac0;  1 drivers
v0000017e3b03cd20_0 .net *"_ivl_8", 0 0, L_0000017e3b0491c0;  1 drivers
v0000017e3b03b7e0_0 .net "id_ex_readdmem", 0 0, v0000017e3afc4fa0_0;  alias, 1 drivers
v0000017e3b03cdc0_0 .net "id_ex_rt", 4 0, v0000017e3b025bc0_0;  alias, 1 drivers
v0000017e3b03d680_0 .net "if_id_write", 0 0, L_0000017e3b048a40;  alias, 1 drivers
v0000017e3b03ce60_0 .net "pc_write", 0 0, L_0000017e3b0493a0;  alias, 1 drivers
v0000017e3b03cf00_0 .net "rs", 4 0, L_0000017e3b04ac00;  alias, 1 drivers
v0000017e3b03cfa0_0 .net "rt", 4 0, L_0000017e3b04aca0;  alias, 1 drivers
v0000017e3b03d360_0 .net "stall", 0 0, L_0000017e3b047c80;  alias, 1 drivers
v0000017e3b03d7c0_0 .net "writedmem", 0 0, L_0000017e3b049d00;  alias, 1 drivers
v0000017e3b03d860_0 .net "x", 0 0, L_0000017e3b047be0;  1 drivers
v0000017e3b03d9a0_0 .net "y", 0 0, L_0000017e3afac2d0;  1 drivers
v0000017e3b03da40_0 .net "z", 0 0, L_0000017e3afacf80;  1 drivers
L_0000017e3b048360 .concat [ 1 31 0 0], v0000017e3afc4fa0_0, L_0000017e3b04ba78;
L_0000017e3b047be0 .cmp/eq 32, L_0000017e3b048360, L_0000017e3b04bac0;
L_0000017e3b0491c0 .cmp/eq 5, v0000017e3b025bc0_0, L_0000017e3b04ac00;
L_0000017e3b0496c0 .cmp/eq 5, v0000017e3b025bc0_0, L_0000017e3b04aca0;
L_0000017e3b047c80 .part L_0000017e3b049620, 2, 1;
L_0000017e3b0493a0 .part L_0000017e3b049620, 1, 1;
L_0000017e3b048a40 .part L_0000017e3b049620, 0, 1;
L_0000017e3b049260 .concat [ 1 31 0 0], L_0000017e3afacf80, L_0000017e3b04bb08;
L_0000017e3b049440 .cmp/eq 32, L_0000017e3b049260, L_0000017e3b04bb50;
L_0000017e3b049620 .functor MUXZ 3, L_0000017e3b04bbe0, L_0000017e3b04bb98, L_0000017e3b049440, C4<>;
S_0000017e3b03ad50 .scope module, "wbmux" "mux" 4 163, 8 1 0, S_0000017e3aeff9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8960 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b03dae0_0 .net/s "a", 31 0, v0000017e3b02a860_0;  alias, 1 drivers
v0000017e3b0454a0_0 .net/s "b", 31 0, v0000017e3b029e60_0;  alias, 1 drivers
v0000017e3b044aa0_0 .net/s "out", 31 0, L_0000017e3b0ae410;  alias, 1 drivers
v0000017e3b044000_0 .net "s", 0 0, v0000017e3b027100_0;  alias, 1 drivers
L_0000017e3b0ae410 .functor MUXZ 32, v0000017e3b02a860_0, v0000017e3b029e60_0, v0000017e3b027100_0, C4<>;
S_0000017e3aeff860 .scope module, "mux3" "mux3" 20 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
o0000017e3afd7388 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017e3b04a520_0 .net "a", 31 0, o0000017e3afd7388;  0 drivers
o0000017e3afd73b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017e3b049e40_0 .net "b", 31 0, o0000017e3afd73b8;  0 drivers
o0000017e3afd7658 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017e3b04ad40_0 .net "c", 31 0, o0000017e3afd7658;  0 drivers
v0000017e3b04a200_0 .net "out", 31 0, L_0000017e3b0ac4d0;  1 drivers
o0000017e3afd7778 .functor BUFZ 2, C4<zz>; HiZ drive
v0000017e3b04a0c0_0 .net "sel", 1 0, o0000017e3afd7778;  0 drivers
v0000017e3b04b420_0 .net "x", 31 0, L_0000017e3b0ac610;  1 drivers
v0000017e3b04a020_0 .net "y", 31 0, L_0000017e3b0adf10;  1 drivers
L_0000017e3b0ada10 .part o0000017e3afd7778, 0, 1;
L_0000017e3b0aca70 .part o0000017e3afd7778, 0, 1;
L_0000017e3b0ac390 .part o0000017e3afd7778, 1, 1;
S_0000017e3b03aee0 .scope module, "ab" "mux" 20 9, 8 1 0, S_0000017e3aeff860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8520 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b043600_0 .net/s "a", 31 0, o0000017e3afd7388;  alias, 0 drivers
v0000017e3b042520_0 .net/s "b", 31 0, o0000017e3afd73b8;  alias, 0 drivers
v0000017e3b043740_0 .net/s "out", 31 0, L_0000017e3b0ac610;  alias, 1 drivers
v0000017e3b042f20_0 .net "s", 0 0, L_0000017e3b0ada10;  1 drivers
L_0000017e3b0ac610 .functor MUXZ 32, o0000017e3afd7388, o0000017e3afd73b8, L_0000017e3b0ada10, C4<>;
S_0000017e3b0395e0 .scope module, "abc" "mux" 20 11, 8 1 0, S_0000017e3aeff860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa8d20 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b043a60_0 .net/s "a", 31 0, L_0000017e3b0ac610;  alias, 1 drivers
v0000017e3b041760_0 .net/s "b", 31 0, L_0000017e3b0adf10;  alias, 1 drivers
v0000017e3b041b20_0 .net/s "out", 31 0, L_0000017e3b0ac4d0;  alias, 1 drivers
v0000017e3b042fc0_0 .net "s", 0 0, L_0000017e3b0ac390;  1 drivers
L_0000017e3b0ac4d0 .functor MUXZ 32, L_0000017e3b0ac610, L_0000017e3b0adf10, L_0000017e3b0ac390, C4<>;
S_0000017e3b045df0 .scope module, "bc" "mux" 20 10, 8 1 0, S_0000017e3aeff860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e3afa80e0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000017e3b049f80_0 .net/s "a", 31 0, o0000017e3afd7658;  alias, 0 drivers
v0000017e3b04aa20_0 .net/s "b", 31 0, o0000017e3afd73b8;  alias, 0 drivers
v0000017e3b04a840_0 .net/s "out", 31 0, L_0000017e3b0adf10;  alias, 1 drivers
v0000017e3b04b240_0 .net "s", 0 0, L_0000017e3b0aca70;  1 drivers
L_0000017e3b0adf10 .functor MUXZ 32, o0000017e3afd7658, o0000017e3afd73b8, L_0000017e3b0aca70, C4<>;
    .scope S_0000017e3b03b390;
T_0 ;
    %wait E_0000017e3afa76e0;
    %load/vec4 v0000017e3b03f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b03dfe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017e3b03f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000017e3b03ee40_0;
    %assign/vec4 v0000017e3b03dfe0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017e3b028850;
T_1 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b027060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b025c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017e3b026d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017e3b026f20_0;
    %assign/vec4 v0000017e3b025c60_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017e3b027720;
T_2 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b026ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b026a20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017e3b026ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000017e3b0262a0_0;
    %assign/vec4 v0000017e3b026a20_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017e3b020a10;
T_3 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b027380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3b026520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017e3b0268e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000017e3b026840_0;
    %assign/vec4 v0000017e3b026520_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017e3b03abc0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e3b03eb20, 0, 4;
    %end;
    .thread T_4;
    .scope S_0000017e3b03abc0;
T_5 ;
    %wait E_0000017e3afa77e0;
    %load/vec4 v0000017e3b03e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e3b03ed00_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000017e3b03ed00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017e3b03ed00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e3b03eb20, 0, 4;
    %load/vec4 v0000017e3b03ed00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e3b03ed00_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017e3b03e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000017e3b03f2a0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000017e3b03f2a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e3b03eb20, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000017e3b03f0c0_0;
    %load/vec4 v0000017e3b03f2a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e3b03eb20, 0, 4;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017e3b027590;
T_6 ;
    %wait E_0000017e3afa7b20;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000017e3b036440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.9, 11;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.8, 10;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.12, 4;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.11, 9;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000017e3b036440_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.19, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.18, 12;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.17, 11;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.16, 10;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.21, 4;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.20, 10;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %nor/r;
    %and;
T_6.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.15, 9;
    %load/vec4 v0000017e3b036940_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.22, 4;
    %load/vec4 v0000017e3b0359a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.22;
    %and;
T_6.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000017e3b036440_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.30, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_6.29, 13;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.28, 12;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.27, 11;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.32, 4;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.31, 11;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %nor/r;
    %and;
T_6.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.26, 10;
    %load/vec4 v0000017e3b036940_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.33, 4;
    %load/vec4 v0000017e3b0359a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.33;
    %nor/r;
    %and;
T_6.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.25, 9;
    %load/vec4 v0000017e3b037160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.34, 4;
    %load/vec4 v0000017e3b036800_0;
    %load/vec4 v0000017e3b036b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.34;
    %and;
T_6.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000017e3b036440_0, 0, 3;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e3b036440_0, 0;
T_6.24 ;
T_6.14 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017e3b027590;
T_7 ;
    %wait E_0000017e3afa7760;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000017e3b0363a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.9, 11;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.8, 10;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.12, 4;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000017e3b0363a0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.19, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.18, 12;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.17, 11;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.16, 10;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.21, 4;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.20, 10;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %nor/r;
    %and;
T_7.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v0000017e3b036940_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.22, 4;
    %load/vec4 v0000017e3b0359a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.22;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000017e3b0363a0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0000017e3b036da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.30, 4;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_7.29, 13;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.28, 12;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.27, 11;
    %load/vec4 v0000017e3b0355e0_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.32, 4;
    %load/vec4 v0000017e3b035f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.31, 11;
    %load/vec4 v0000017e3b036300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.31;
    %nor/r;
    %and;
T_7.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.26, 10;
    %load/vec4 v0000017e3b036940_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.33, 4;
    %load/vec4 v0000017e3b0359a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.33;
    %nor/r;
    %and;
T_7.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.25, 9;
    %load/vec4 v0000017e3b037160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.34, 4;
    %load/vec4 v0000017e3b036800_0;
    %load/vec4 v0000017e3b036c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.34;
    %and;
T_7.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000017e3b0363a0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e3b0363a0_0, 0;
T_7.24 ;
T_7.14 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000017e3b027a40;
T_8 ;
    %wait E_0000017e3afa76e0;
    %load/vec4 v0000017e3b033b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000017e3b034380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000017e3b034380_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 72, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %load/vec4 v0000017e3b034380_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %jmp T_8.19;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.11 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.13 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.14 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.15 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.16 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.17 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %load/vec4 v0000017e3b034380_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %jmp T_8.31;
T_8.20 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.21 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.22 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.23 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.24 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.25 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.26 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.27 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.28 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.29 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.30 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017e3b0335c0_0, 4, 5;
    %jmp T_8.31;
T_8.31 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0000017e3b034380_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %jmp T_8.34;
T_8.32 ;
    %pushi/vec4 2092, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.34;
T_8.33 ;
    %pushi/vec4 2064, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0000017e3b034380_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %jmp T_8.40;
T_8.35 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.40;
T_8.36 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.40;
T_8.37 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.40;
T_8.38 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.40;
T_8.39 ;
    %pushi/vec4 2, 0, 12;
    %assign/vec4 v0000017e3b0335c0_0, 0;
    %jmp T_8.40;
T_8.40 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017e3b0211e0;
T_9 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b0260c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b0259e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017e3b025760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000017e3b025e40_0;
    %assign/vec4 v0000017e3b0259e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017e3b020560;
T_10 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b025a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b025d00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017e3b025940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000017e3b025580_0;
    %assign/vec4 v0000017e3b025d00_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017e3b020d30;
T_11 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b026700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b026200_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017e3b025da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000017e3b026b60_0;
    %assign/vec4 v0000017e3b026200_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017e3b020ec0;
T_12 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b025800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e3b026660_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000017e3b025f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000017e3b026c00_0;
    %assign/vec4 v0000017e3b026660_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017e3b020ba0;
T_13 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b0272e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e3b025bc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000017e3b026020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000017e3b026980_0;
    %assign/vec4 v0000017e3b025bc0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017e3b0206f0;
T_14 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b0271a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e3b0267a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000017e3b026fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000017e3b0265c0_0;
    %assign/vec4 v0000017e3b0267a0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000017e3aec4d20;
T_15 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afc5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afc5cc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000017e3afc5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000017e3afc4820_0;
    %assign/vec4 v0000017e3afc5cc0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000017e3aec4b90;
T_16 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afc4460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e3afb9940_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000017e3afb9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000017e3afbaac0_0;
    %assign/vec4 v0000017e3afb9940_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000017e3b021050;
T_17 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3af87850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afc55e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000017e3af87df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000017e3afc5540_0;
    %assign/vec4 v0000017e3afc55e0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000017e3aef0e60;
T_18 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afc46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afc4fa0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000017e3afc6080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000017e3afc4aa0_0;
    %assign/vec4 v0000017e3afc4fa0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000017e3b020880;
T_19 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afc50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afc4d20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000017e3afc5040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000017e3afc57c0_0;
    %assign/vec4 v0000017e3afc4d20_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000017e3b021370;
T_20 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3af8ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3af87ad0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000017e3af87b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000017e3af87990_0;
    %assign/vec4 v0000017e3af87ad0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000017e3aef0ff0;
T_21 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afc4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afc4e60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000017e3afc5720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000017e3afc5ea0_0;
    %assign/vec4 v0000017e3afc4e60_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000017e3b027d60;
T_22 ;
    %wait E_0000017e3afa71a0;
    %load/vec4 v0000017e3b0296e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000017e3b02b080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.2 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %add;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.3 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %sub;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.4 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %and;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.5 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %or;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.6 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %xor;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.7 ;
    %load/vec4 v0000017e3b02af40_0;
    %inv;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.8 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.9 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.10 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0000017e3b02af40_0;
    %load/vec4 v0000017e3b029f00_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000017e3b029dc0_0, 0, 32;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000017e3ae6e890;
T_23 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afba480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3afb94e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000017e3afb9d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000017e3afbab60_0;
    %assign/vec4 v0000017e3afb94e0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000017e3aeb5b40;
T_24 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afba980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afb9260_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000017e3afb9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000017e3afbb060_0;
    %assign/vec4 v0000017e3afb9260_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000017e3aeb59b0;
T_25 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afb9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3afba700_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000017e3afba7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000017e3afb9da0_0;
    %assign/vec4 v0000017e3afba700_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000017e3ae6e700;
T_26 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afb96c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e3afbade0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000017e3afb93a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000017e3afb9580_0;
    %assign/vec4 v0000017e3afbade0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000017e3aebce20;
T_27 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afceb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afcfaa0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000017e3afcfc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000017e3afcfdc0_0;
    %assign/vec4 v0000017e3afcfaa0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000017e3aebaf60;
T_28 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afce740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afce600_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000017e3afcec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000017e3afd02c0_0;
    %assign/vec4 v0000017e3afce600_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000017e3aebb0f0;
T_29 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afb9620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afcea60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000017e3afbaf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000017e3afcece0_0;
    %assign/vec4 v0000017e3afcea60_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000017e3aebcfb0;
T_30 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3afd0220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3afce7e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000017e3afd00e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000017e3afcffa0_0;
    %assign/vec4 v0000017e3afce7e0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000017e3b0286c0;
T_31 ;
    %wait E_0000017e3afa77e0;
    %load/vec4 v0000017e3b035ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e3b035fe0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0000017e3b035fe0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017e3b035fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e3b037520, 0, 4;
    %load/vec4 v0000017e3b035fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e3b035fe0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000017e3b0364e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0000017e3b033d40_0;
    %load/vec4 v0000017e3b033980_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e3b037520, 0, 4;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000017e3b0289e0;
T_32 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b029820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b02a860_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000017e3b029fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000017e3b02aa40_0;
    %assign/vec4 v0000017e3b02a860_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000017e3b028b70;
T_33 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b02a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e3b029e60_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000017e3b0295a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000017e3b029c80_0;
    %assign/vec4 v0000017e3b029e60_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000017e3b027bd0;
T_34 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b02a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e3b02b3a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000017e3b02a540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000017e3b029be0_0;
    %assign/vec4 v0000017e3b02b3a0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000017e3b028530;
T_35 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b02b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3b029b40_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000017e3b02b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000017e3b029aa0_0;
    %assign/vec4 v0000017e3b029b40_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000017e3b028080;
T_36 ;
    %wait E_0000017e3afa7a20;
    %load/vec4 v0000017e3b0263e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e3b027100_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000017e3b026340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000017e3b0256c0_0;
    %assign/vec4 v0000017e3b027100_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000017e3af6ee30;
T_37 ;
    %delay 5, 0;
    %load/vec4 v0000017e3b0434c0_0;
    %inv;
    %store/vec4 v0000017e3b0434c0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000017e3af6ee30;
T_38 ;
    %delay 5, 0;
    %load/vec4 v0000017e3b042160_0;
    %inv;
    %store/vec4 v0000017e3b042160_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0000017e3af6ee30;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e3b0434c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017e3b042160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017e3b0416c0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e3b0416c0_0, 0, 1;
    %vpi_call 3 25 "$readmemh", "gcd_test.txt", v0000017e3b0386a0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000017e3af6ee30;
T_40 ;
    %vpi_call 3 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017e3af6ee30 {0 0 0};
    %vpi_call 3 44 "$monitor", $time, " register values : %d  %d  %d data_memory:  %d  %d  %d", &A<v0000017e3b03eb20, 1>, &A<v0000017e3b03eb20, 2>, &A<v0000017e3b03eb20, 3>, &A<v0000017e3b037520, 0>, &A<v0000017e3b037520, 1>, &A<v0000017e3b037520, 2> {0 0 0};
    %delay 10000, 0;
    %vpi_call 3 67 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./forwarding_unit.v";
    "mips_tb.v";
    "./mips.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./mux.v";
    "./condition.v";
    "./controller.v";
    "./data_mem.v";
    "./signext.v";
    "./flush_control.v";
    "./forwarding_unit_id.v";
    "./instr_mem.v";
    "./load_store_bypassing_unit.v";
    "./register_bank.v";
    "./mux5.v";
    "./stall_control.v";
    "./mux3.v";
