#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 14 22:52:24 2021
# Process ID: 684
# Current directory: D:/Projects/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10120 D:\Projects\ip_repo\edit_fixed_fisr_rtl_v1_0.xpr
# Log file: D:/Projects/ip_repo/vivado.log
# Journal file: D:/Projects/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 695.766 ; gain = 105.031
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 22:52:53 2021...
