Loading plugins phase: Elapsed time ==> 0s.162ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -d CY8C5888LTI-LP097 -s C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.190ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.047ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Additional_HD.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -dcpsoc3 Additional_HD.v -verilog
======================================================================

======================================================================
Compiling:  Additional_HD.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -dcpsoc3 Additional_HD.v -verilog
======================================================================

======================================================================
Compiling:  Additional_HD.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -dcpsoc3 -verilog Additional_HD.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 18 09:41:53 2023


======================================================================
Compiling:  Additional_HD.v
Program  :   vpp
Options  :    -yv2 -q10 Additional_HD.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 18 09:41:54 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Additional_HD.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Additional_HD.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -dcpsoc3 -verilog Additional_HD.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 18 09:41:56 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\codegentemp\Additional_HD.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\codegentemp\Additional_HD.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Additional_HD.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -dcpsoc3 -verilog Additional_HD.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 18 09:41:58 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\codegentemp\Additional_HD.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\codegentemp\Additional_HD.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Comp_3:Net_9\
	Net_502
	\Comp_0:Net_9\
	Net_2152
	Net_2153
	Net_2154
	Net_2155
	Net_2156
	Net_2157
	\Comp_1:Net_9\
	\Comp_2:Net_9\
	Net_8935
	Net_8941
	\PWM_1:Net_114\
	Net_8946
	Net_8952
	\PWM_2:Net_114\
	\QuadDec_M1:Net_1129\
	\QuadDec_M1:Cnt16:Net_82\
	\QuadDec_M1:Cnt16:Net_95\
	\QuadDec_M1:Cnt16:Net_91\
	\QuadDec_M1:Cnt16:Net_102\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_M2:Net_1129\
	\QuadDec_M2:Cnt16:Net_82\
	\QuadDec_M2:Cnt16:Net_95\
	\QuadDec_M2:Cnt16:Net_91\
	\QuadDec_M2:Cnt16:Net_102\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_2160
	Net_2161
	Net_2162
	Net_2163
	Net_2164
	Net_2165
	Net_2168
	Net_2169
	Net_2170
	Net_2171
	Net_2172
	Net_2173


Deleted 45 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__D1_B_net_0
Aliasing tmpOE__Sout_R_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__Sin_M2_net_0 to tmpOE__D1_B_net_0
Aliasing Net_134 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to tmpOE__D1_B_net_0
Aliasing tmpOE__Sin_M1_net_0 to tmpOE__D1_B_net_0
Aliasing \CONTROL_DISABLE_1:clk\ to zero
Aliasing \CONTROL_DISABLE_1:rst\ to zero
Aliasing tmpOE__LED_3_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__D2_A_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__Sin_L_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__LED_1_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__Sin_R_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__D1_A_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__IN1_A_net_0 to tmpOE__D1_B_net_0
Aliasing \PWM_1:Net_113\ to tmpOE__D1_B_net_0
Aliasing Net_2183 to zero
Aliasing tmpOE__IN1_B_net_0 to tmpOE__D1_B_net_0
Aliasing \PWM_2:Net_107\ to \PWM_1:Net_107\
Aliasing \PWM_2:Net_113\ to tmpOE__D1_B_net_0
Aliasing tmpOE__D2_B_net_0 to tmpOE__D1_B_net_0
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:underflow\ to \QuadDec_M1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_M1:Cnt16:CounterUDB:tc_i\ to \QuadDec_M1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_M1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_M1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_M1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_M1:Net_1229\ to tmpOE__D1_B_net_0
Aliasing tmpOE__ENCD_A_1_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__ENCD_A_2_net_0 to tmpOE__D1_B_net_0
Aliasing \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_M2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_M2:Cnt16:CounterUDB:underflow\ to \QuadDec_M2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_M2:Cnt16:CounterUDB:tc_i\ to \QuadDec_M2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_M2:bQuadDec:status_4\ to zero
Aliasing \QuadDec_M2:bQuadDec:status_5\ to zero
Aliasing \QuadDec_M2:bQuadDec:status_6\ to zero
Aliasing \QuadDec_M2:Net_1229\ to tmpOE__D1_B_net_0
Aliasing tmpOE__ENCD_B_1_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__ENCD_B_2_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__IN2_A_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__IN2_B_net_0 to tmpOE__D1_B_net_0
Aliasing \CONTROL_DISABLE_2:clk\ to zero
Aliasing \CONTROL_DISABLE_2:rst\ to zero
Aliasing tmpOE__EN_A_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__EN_B_net_0 to tmpOE__D1_B_net_0
Aliasing \CONTROL_ENABLE_0:clk\ to zero
Aliasing \CONTROL_ENABLE_0:rst\ to zero
Aliasing tmpOE__Sout_M1_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__Sout_M2_net_0 to tmpOE__D1_B_net_0
Aliasing tmpOE__Sout_L_net_0 to tmpOE__D1_B_net_0
Aliasing Net_9047 to zero
Aliasing Net_9061 to zero
Aliasing Net_9087 to zero
Aliasing Net_9259 to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_M2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_M2:Cnt16:CounterUDB:prevCompare\\D\
Removing Rhs of wire Net_3236[2] = \CONTROL_DISABLE_1:control_out_1\[60]
Removing Rhs of wire Net_3236[2] = \CONTROL_DISABLE_1:control_1\[80]
Removing Lhs of wire one[7] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_8964[10] = \Timer_1:Net_57\[40]
Removing Rhs of wire Net_398[16] = \Comp_3:Net_1\[15]
Removing Lhs of wire tmpOE__Sout_R_net_0[19] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_9258[20] = \GlitchFilter_1:state_0\[814]
Removing Lhs of wire tmpOE__Sin_M2_net_0[26] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire Net_134[34] = zero[6]
Removing Lhs of wire \Timer_1:Net_260\[36] = zero[6]
Removing Lhs of wire \Timer_1:Net_266\[37] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire \Timer_1:Net_102\[42] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_403[47] = \Comp_0:Net_1\[46]
Removing Lhs of wire tmpOE__Sin_M1_net_0[51] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire \CONTROL_DISABLE_1:clk\[56] = zero[6]
Removing Lhs of wire \CONTROL_DISABLE_1:rst\[57] = zero[6]
Removing Rhs of wire Net_1832[58] = \CONTROL_DISABLE_1:control_out_0\[59]
Removing Rhs of wire Net_1832[58] = \CONTROL_DISABLE_1:control_0\[81]
Removing Lhs of wire tmpOE__LED_3_net_0[83] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_505[92] = \Comp_1:Net_1\[91]
Removing Lhs of wire tmpOE__D2_A_net_0[95] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_1610[96] = \CONTROL_DISABLE_2:control_out_0\[610]
Removing Rhs of wire Net_1610[96] = \CONTROL_DISABLE_2:control_0\[632]
Removing Lhs of wire tmpOE__Sin_L_net_0[102] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__LED_1_net_0[109] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_511[117] = \Comp_2:Net_1\[116]
Removing Lhs of wire tmpOE__Sin_R_net_0[121] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__LED_2_net_0[127] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__D1_A_net_0[135] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__IN1_A_net_0[143] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire \PWM_1:Net_107\[150] = zero[6]
Removing Lhs of wire \PWM_1:Net_113\[151] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_2404[155] = \PWM_1:Net_57\[153]
Removing Lhs of wire Net_2183[158] = zero[6]
Removing Lhs of wire tmpOE__IN1_B_net_0[161] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_509[162] = \PWM_2:Net_57\[171]
Removing Lhs of wire \PWM_2:Net_107\[168] = zero[6]
Removing Lhs of wire \PWM_2:Net_113\[169] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__D2_B_net_0[177] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_1611[178] = \CONTROL_DISABLE_2:control_out_1\[611]
Removing Rhs of wire Net_1611[178] = \CONTROL_DISABLE_2:control_1\[631]
Removing Rhs of wire \QuadDec_M1:Net_1275\[187] = \QuadDec_M1:Cnt16:Net_49\[188]
Removing Rhs of wire \QuadDec_M1:Net_1275\[187] = \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\[245]
Removing Lhs of wire \QuadDec_M1:Cnt16:Net_89\[190] = \QuadDec_M1:Net_1251\[191]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\[201] = zero[6]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\[202] = zero[6]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_enable\[214] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[206]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_rising\[216] = zero[6]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_falling\[217] = \QuadDec_M1:Cnt16:CounterUDB:prevCapture\[215]
Removing Rhs of wire \QuadDec_M1:Net_1260\[221] = \QuadDec_M1:bQuadDec:state_2\[359]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:final_enable\[223] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[206]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:counter_enable\[224] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[206]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_0\[225] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_status\[226]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_1\[227] = \QuadDec_M1:Cnt16:CounterUDB:per_zero\[228]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_2\[229] = \QuadDec_M1:Cnt16:CounterUDB:overflow_status\[230]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_3\[231] = \QuadDec_M1:Cnt16:CounterUDB:underflow_status\[232]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_4\[233] = \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[219]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_5\[234] = \QuadDec_M1:Cnt16:CounterUDB:fifo_full\[235]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_6\[236] = \QuadDec_M1:Cnt16:CounterUDB:fifo_nempty\[237]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow\[239] = \QuadDec_M1:Cnt16:CounterUDB:per_FF\[240]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow\[241] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[227]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_i\[244] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[222]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[246] = \QuadDec_M1:Cnt16:CounterUDB:cmp_equal\[247]
Removing Rhs of wire \QuadDec_M1:Net_1264\[250] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\[249]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:dp_dir\[254] = \QuadDec_M1:Net_1251\[191]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_2\[255] = \QuadDec_M1:Net_1251\[191]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_1\[256] = \QuadDec_M1:Cnt16:CounterUDB:count_enable\[253]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_0\[257] = \QuadDec_M1:Cnt16:CounterUDB:reload\[220]
Removing Lhs of wire \QuadDec_M1:Net_1290\[334] = \QuadDec_M1:Net_1275\[187]
Removing Lhs of wire \QuadDec_M1:bQuadDec:index_filt\[357] = \QuadDec_M1:Net_1232\[358]
Removing Lhs of wire \QuadDec_M1:Net_1232\[358] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire \QuadDec_M1:bQuadDec:error\[360] = \QuadDec_M1:bQuadDec:state_3\[361]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_0\[364] = \QuadDec_M1:Net_530\[365]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_1\[366] = \QuadDec_M1:Net_611\[367]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_2\[368] = \QuadDec_M1:Net_1260\[221]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_3\[369] = \QuadDec_M1:bQuadDec:error\[360]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_4\[370] = zero[6]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_5\[371] = zero[6]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_6\[372] = zero[6]
Removing Lhs of wire \QuadDec_M1:Net_1229\[376] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire \QuadDec_M1:Net_1272\[377] = \QuadDec_M1:Net_1264\[250]
Removing Lhs of wire tmpOE__ENCD_A_1_net_0[380] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__ENCD_A_2_net_0[385] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire \QuadDec_M2:Net_1275\[394] = \QuadDec_M2:Cnt16:Net_49\[395]
Removing Rhs of wire \QuadDec_M2:Net_1275\[394] = \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\[451]
Removing Lhs of wire \QuadDec_M2:Cnt16:Net_89\[397] = \QuadDec_M2:Net_1251\[398]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_1\[407] = zero[6]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_0\[408] = zero[6]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_enable\[420] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[412]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:capt_rising\[422] = zero[6]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:capt_falling\[423] = \QuadDec_M2:Cnt16:CounterUDB:prevCapture\[421]
Removing Rhs of wire \QuadDec_M2:Net_1260\[427] = \QuadDec_M2:bQuadDec:state_2\[565]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:final_enable\[429] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[412]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:counter_enable\[430] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[412]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_0\[431] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_status\[432]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_1\[433] = \QuadDec_M2:Cnt16:CounterUDB:per_zero\[434]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_2\[435] = \QuadDec_M2:Cnt16:CounterUDB:overflow_status\[436]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_3\[437] = \QuadDec_M2:Cnt16:CounterUDB:underflow_status\[438]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_4\[439] = \QuadDec_M2:Cnt16:CounterUDB:hwCapture\[425]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_5\[440] = \QuadDec_M2:Cnt16:CounterUDB:fifo_full\[441]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_6\[442] = \QuadDec_M2:Cnt16:CounterUDB:fifo_nempty\[443]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:overflow\[445] = \QuadDec_M2:Cnt16:CounterUDB:per_FF\[446]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:underflow\[447] = \QuadDec_M2:Cnt16:CounterUDB:status_1\[433]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:tc_i\[450] = \QuadDec_M2:Cnt16:CounterUDB:reload_tc\[428]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[452] = \QuadDec_M2:Cnt16:CounterUDB:cmp_equal\[453]
Removing Rhs of wire \QuadDec_M2:Net_1264\[456] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\[455]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:dp_dir\[460] = \QuadDec_M2:Net_1251\[398]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_2\[461] = \QuadDec_M2:Net_1251\[398]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_1\[462] = \QuadDec_M2:Cnt16:CounterUDB:count_enable\[459]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_0\[463] = \QuadDec_M2:Cnt16:CounterUDB:reload\[426]
Removing Lhs of wire \QuadDec_M2:Net_1290\[540] = \QuadDec_M2:Net_1275\[394]
Removing Lhs of wire \QuadDec_M2:bQuadDec:index_filt\[563] = \QuadDec_M2:Net_1232\[564]
Removing Lhs of wire \QuadDec_M2:Net_1232\[564] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire \QuadDec_M2:bQuadDec:error\[566] = \QuadDec_M2:bQuadDec:state_3\[567]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_0\[570] = \QuadDec_M2:Net_530\[571]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_1\[572] = \QuadDec_M2:Net_611\[573]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_2\[574] = \QuadDec_M2:Net_1260\[427]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_3\[575] = \QuadDec_M2:bQuadDec:error\[566]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_4\[576] = zero[6]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_5\[577] = zero[6]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_6\[578] = zero[6]
Removing Lhs of wire \QuadDec_M2:Net_1229\[582] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire \QuadDec_M2:Net_1272\[583] = \QuadDec_M2:Net_1264\[456]
Removing Lhs of wire tmpOE__ENCD_B_1_net_0[586] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__ENCD_B_2_net_0[591] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__IN2_A_net_0[596] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire tmpOE__IN2_B_net_0[603] = tmpOE__D1_B_net_0[1]
Removing Lhs of wire \CONTROL_DISABLE_2:clk\[608] = zero[6]
Removing Lhs of wire \CONTROL_DISABLE_2:rst\[609] = zero[6]
Removing Lhs of wire tmpOE__EN_A_net_0[634] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_1644[635] = \CONTROL_ENABLE_0:control_out_0\[649]
Removing Rhs of wire Net_1644[635] = \CONTROL_ENABLE_0:control_0\[671]
Removing Lhs of wire tmpOE__EN_B_net_0[641] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_1645[642] = \CONTROL_ENABLE_0:control_out_1\[650]
Removing Rhs of wire Net_1645[642] = \CONTROL_ENABLE_0:control_1\[670]
Removing Lhs of wire \CONTROL_ENABLE_0:clk\[647] = zero[6]
Removing Lhs of wire \CONTROL_ENABLE_0:rst\[648] = zero[6]
Removing Lhs of wire tmpOE__Sout_M1_net_0[673] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_9086[674] = \GlitchFilter_4:state_0\[775]
Removing Lhs of wire tmpOE__Sout_M2_net_0[680] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_9060[681] = \GlitchFilter_3:state_0\[737]
Removing Lhs of wire tmpOE__Sout_L_net_0[687] = tmpOE__D1_B_net_0[1]
Removing Rhs of wire Net_9046[688] = \GlitchFilter_2:state_0\[698]
Removing Lhs of wire Net_9047[699] = zero[6]
Removing Lhs of wire Net_9061[738] = zero[6]
Removing Lhs of wire Net_9087[776] = zero[6]
Removing Lhs of wire Net_9259[815] = zero[6]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\[850] = zero[6]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\\D\[851] = \QuadDec_M1:Cnt16:CounterUDB:overflow\[239]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\\D\[852] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[227]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\\D\[853] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[222]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\[854] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[246]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[855] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[246]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\\D\[856] = \QuadDec_M1:Net_1203\[252]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:prevCapture\\D\[865] = zero[6]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\\D\[866] = \QuadDec_M2:Cnt16:CounterUDB:overflow\[445]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\\D\[867] = \QuadDec_M2:Cnt16:CounterUDB:status_1\[433]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\\D\[868] = \QuadDec_M2:Cnt16:CounterUDB:reload_tc\[428]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:prevCompare\\D\[869] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[452]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[870] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[452]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\\D\[871] = \QuadDec_M2:Net_1203\[458]

------------------------------------------------------
Aliased 0 equations, 161 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__D1_B_net_0' (cost = 0):
tmpOE__D1_B_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_M1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_M1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_j\' (cost = 1):
\QuadDec_M1:bQuadDec:A_j\ <= ((\QuadDec_M1:bQuadDec:quad_A_delayed_0\ and \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_k\' (cost = 3):
\QuadDec_M1:bQuadDec:A_k\ <= ((not \QuadDec_M1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_j\' (cost = 1):
\QuadDec_M1:bQuadDec:B_j\ <= ((\QuadDec_M1:bQuadDec:quad_B_delayed_0\ and \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_k\' (cost = 3):
\QuadDec_M1:bQuadDec:B_k\ <= ((not \QuadDec_M1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1151\' (cost = 0):
\QuadDec_M1:Net_1151\ <= (not \QuadDec_M1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1287\' (cost = 0):
\QuadDec_M1:Net_1287\ <= (not \QuadDec_M1:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_M2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_M2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_M2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_M2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_M2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:A_j\' (cost = 1):
\QuadDec_M2:bQuadDec:A_j\ <= ((\QuadDec_M2:bQuadDec:quad_A_delayed_0\ and \QuadDec_M2:bQuadDec:quad_A_delayed_1\ and \QuadDec_M2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:A_k\' (cost = 3):
\QuadDec_M2:bQuadDec:A_k\ <= ((not \QuadDec_M2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_M2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_M2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:B_j\' (cost = 1):
\QuadDec_M2:bQuadDec:B_j\ <= ((\QuadDec_M2:bQuadDec:quad_B_delayed_0\ and \QuadDec_M2:bQuadDec:quad_B_delayed_1\ and \QuadDec_M2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:B_k\' (cost = 3):
\QuadDec_M2:bQuadDec:B_k\ <= ((not \QuadDec_M2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_M2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_M2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1151\' (cost = 0):
\QuadDec_M2:Net_1151\ <= (not \QuadDec_M2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1287\' (cost = 0):
\QuadDec_M2:Net_1287\ <= (not \QuadDec_M2:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1248\' (cost = 2):
\QuadDec_M1:Net_1248\ <= ((not \QuadDec_M1:Net_1264\ and \QuadDec_M1:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1248\' (cost = 2):
\QuadDec_M2:Net_1248\ <= ((not \QuadDec_M2:Net_1264\ and \QuadDec_M2:Net_1275\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 20 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_M1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_M2:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[219] = zero[6]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:hwCapture\[425] = zero[6]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -dcpsoc3 Additional_HD.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.694ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 18 October 2023 09:41:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD.cyprj -d CY8C5888LTI-LP097 Additional_HD.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec_M1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_M2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock timer_clock_2 to clock ILO because it is a pass-through
Assigning clock timer_clock_3 to clock ILO because it is a pass-through
Assigning clock timer_clock_4 to clock ILO because it is a pass-through
Assigning clock timer_clock_5 to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_QENC'. Fanout=6, Signal=Net_1850
    Analog  Clock 0: Automatic-assigning  clock 'comp_clk'. Fanout=4, Signal=Net_402
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_1'. Fanout=1, Signal=Net_131
    Digital Clock 2: Automatic-assigning  clock 'Clock_PWM'. Fanout=2, Signal=CLK24M
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_2:ClkSync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC:synccell.out
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC_1:synccell.out
    UDB Clk/Enable \GlitchFilter_4:ClkSync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC_2:synccell.out
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC_3:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_M2:Net_1264\, Duplicate of \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_M2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Net_1264\ (fanout=2)

    Removing \QuadDec_M1:Net_1264\, Duplicate of \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_M1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = D1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D1_B(0)__PA ,
            pin_input => Net_3236 ,
            pad => D1_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sout_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sout_R(0)__PA ,
            pin_input => Net_9258 ,
            pad => Sout_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sin_M2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sin_M2(0)__PA ,
            analog_term => Net_612 ,
            pad => Sin_M2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sin_M1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sin_M1(0)__PA ,
            analog_term => Net_405 ,
            pad => Sin_M1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D2_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D2_A(0)__PA ,
            pin_input => Net_1610 ,
            pad => D2_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sin_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sin_L(0)__PA ,
            analog_term => Net_619 ,
            pad => Sin_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sin_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sin_R(0)__PA ,
            analog_term => Net_189 ,
            pad => Sin_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D1_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D1_A(0)__PA ,
            pin_input => Net_1832 ,
            pad => D1_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN1_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1_A(0)__PA ,
            pin_input => Net_2860 ,
            pad => IN1_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1_B(0)__PA ,
            pin_input => Net_509 ,
            pad => IN1_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D2_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D2_B(0)__PA ,
            pin_input => Net_1611 ,
            pad => D2_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENCD_A_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCD_A_1(0)__PA ,
            fb => Net_724 ,
            pad => ENCD_A_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENCD_A_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCD_A_2(0)__PA ,
            fb => Net_725 ,
            pad => ENCD_A_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENCD_B_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCD_B_1(0)__PA ,
            fb => Net_729 ,
            pad => ENCD_B_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENCD_B_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCD_B_2(0)__PA ,
            fb => Net_730 ,
            pad => ENCD_B_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN2_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN2_A(0)__PA ,
            pin_input => Net_2404 ,
            pad => IN2_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN2_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN2_B(0)__PA ,
            pin_input => Net_2986 ,
            pad => IN2_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_A(0)__PA ,
            pin_input => Net_1644 ,
            pad => EN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_B(0)__PA ,
            pin_input => Net_1645 ,
            pad => EN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sout_M1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sout_M1(0)__PA ,
            pin_input => Net_9086 ,
            pad => Sout_M1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sout_M2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sout_M2(0)__PA ,
            pin_input => Net_9060 ,
            pad => Sout_M2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sout_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sout_L(0)__PA ,
            pin_input => Net_9046 ,
            pad => Sout_L(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_M2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * \QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * !\QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_611\ (fanout=1)

    MacroCell: Name=Net_2860, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2404
        );
        Output = Net_2860 (fanout=1)

    MacroCell: Name=Net_2986, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_509
        );
        Output = Net_2986 (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:Net_1203\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1203_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_725_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_729_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251_split\
        );
        Output = \QuadDec_M2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1203_split\
        );
        Output = \QuadDec_M2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\
            + \QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\
            + \QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:error\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_M2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_M2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=Net_9046, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              Net_511 * \GlitchFilter_2:counter_done_0\
            + Net_9046 * !\GlitchFilter_2:counter_done_0\
        );
        Output = Net_9046 (fanout=3)

    MacroCell: Name=Net_9060, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)
        Main Equation            : 2 pterms
        (
              Net_505 * \GlitchFilter_3:counter_done_0\
            + Net_9060 * !\GlitchFilter_3:counter_done_0\
        );
        Output = Net_9060 (fanout=3)

    MacroCell: Name=Net_9086, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_2)
        Main Equation            : 2 pterms
        (
              Net_403 * \GlitchFilter_4:counter_done_0\
            + Net_9086 * !\GlitchFilter_4:counter_done_0\
        );
        Output = Net_9086 (fanout=3)

    MacroCell: Name=Net_9258, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_3)
        Main Equation            : 2 pterms
        (
              Net_398 * \GlitchFilter_1:counter_done_0\
            + Net_9258 * !\GlitchFilter_1:counter_done_0\
        );
        Output = Net_9258 (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M2:Net_1251\ ,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M2:Net_1251\ ,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_M2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_511 ,
            cs_addr_0 => Net_9046 ,
            z0_comb => \GlitchFilter_2:counter_done_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "11000111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

    datapathcell: Name =\GlitchFilter_3:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_505 ,
            cs_addr_0 => Net_9060 ,
            z0_comb => \GlitchFilter_3:counter_done_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT_1 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "11000111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)

    datapathcell: Name =\GlitchFilter_4:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_403 ,
            cs_addr_0 => Net_9086 ,
            z0_comb => \GlitchFilter_4:counter_done_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT_2 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "11000111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_2)

    datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_398 ,
            cs_addr_0 => Net_9258 ,
            z0_comb => \GlitchFilter_1:counter_done_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT_3 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "11000111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_M1:Net_1260\ ,
            clock => Net_1850 ,
            status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1850 ,
            status_3 => \QuadDec_M1:bQuadDec:error\ ,
            status_2 => \QuadDec_M1:Net_1260\ ,
            status_1 => \QuadDec_M1:Net_611\ ,
            status_0 => \QuadDec_M1:Net_530\ ,
            interrupt => Net_1371 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_M2:Net_1260\ ,
            clock => Net_1850 ,
            status_6 => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_M2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_M2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_M2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1850 ,
            status_3 => \QuadDec_M2:bQuadDec:error\ ,
            status_2 => \QuadDec_M2:Net_1260\ ,
            status_1 => \QuadDec_M2:Net_611\ ,
            status_0 => \QuadDec_M2:Net_530\ ,
            interrupt => Net_1374 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ENCD_B_2(0)_SYNC
        PORT MAP (
            in => Net_730 ,
            out => Net_730_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_100k__SYNC
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ENCD_B_1(0)_SYNC
        PORT MAP (
            in => Net_729 ,
            out => Net_729_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_100k__SYNC_1
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_100k__SYNC_3
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT_3 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_100k__SYNC_2
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT_2 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ENCD_A_2(0)_SYNC
        PORT MAP (
            in => Net_725 ,
            out => Net_725_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ENCD_A_1(0)_SYNC
        PORT MAP (
            in => Net_724 ,
            out => Net_724_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CONTROL_DISABLE_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CONTROL_DISABLE_1:control_7\ ,
            control_6 => \CONTROL_DISABLE_1:control_6\ ,
            control_5 => \CONTROL_DISABLE_1:control_5\ ,
            control_4 => \CONTROL_DISABLE_1:control_4\ ,
            control_3 => \CONTROL_DISABLE_1:control_3\ ,
            control_2 => \CONTROL_DISABLE_1:control_2\ ,
            control_1 => Net_3236 ,
            control_0 => Net_1832 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1850 ,
            control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1850 ,
            control_7 => \QuadDec_M2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_M2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_M2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_M2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_M2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_M2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_M2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_M2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CONTROL_DISABLE_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CONTROL_DISABLE_2:control_7\ ,
            control_6 => \CONTROL_DISABLE_2:control_6\ ,
            control_5 => \CONTROL_DISABLE_2:control_5\ ,
            control_4 => \CONTROL_DISABLE_2:control_4\ ,
            control_3 => \CONTROL_DISABLE_2:control_3\ ,
            control_2 => \CONTROL_DISABLE_2:control_2\ ,
            control_1 => Net_1611 ,
            control_0 => Net_1610 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True

    controlcell: Name =\CONTROL_ENABLE_0:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CONTROL_ENABLE_0:control_7\ ,
            control_6 => \CONTROL_ENABLE_0:control_6\ ,
            control_5 => \CONTROL_ENABLE_0:control_5\ ,
            control_4 => \CONTROL_ENABLE_0:control_4\ ,
            control_3 => \CONTROL_ENABLE_0:control_3\ ,
            control_2 => \CONTROL_ENABLE_0:control_2\ ,
            control_1 => Net_1645 ,
            control_0 => Net_1644 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_8964 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_M1:isr\
        PORT MAP (
            interrupt => Net_1371 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_M2:isr\
        PORT MAP (
            interrupt => Net_1374 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   28 :   20 :   48 : 58.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   63 :  129 :  192 : 32.81 %
  Unique P-terms              :  116 :  268 :  384 : 30.21 %
  Total P-terms               :  128 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x8)           :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    4 :    0 :    4 : 100.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.171ms
Tech Mapping phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(12)][IoId=(1)] : D1_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : D1_B(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : D2_A(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : D2_B(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : ENCD_A_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : ENCD_A_2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ENCD_B_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ENCD_B_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : EN_A(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : EN_B(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : IN1_A(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : IN1_B(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : IN2_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : IN2_B(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Sin_L(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Sin_M1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Sin_M2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Sin_R(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sout_L(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sout_M1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Sout_M2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Sout_R(0) (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_0:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Comp_3:ctComp\
Vref[4]@[FFB(Vref,4)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(12)][IoId=(1)] : D1_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : D1_B(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : D2_A(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : D2_B(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : ENCD_A_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : ENCD_A_2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ENCD_B_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ENCD_B_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : EN_A(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : EN_B(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : IN1_A(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : IN1_B(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : IN2_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : IN2_B(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Sin_L(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Sin_M1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Sin_M2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Sin_R(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sout_L(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sout_M1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Sout_M2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Sout_R(0) (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Comp_0:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Comp_3:ctComp\
Vref[4]@[FFB(Vref,4)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_619 {
    comp_2_vplus
    agl6_x_comp_2_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_2
    p3_2
  }
  Net: Net_405 {
    comp_0_vplus
    agl4_x_comp_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_0
    p3_0
  }
  Net: Net_612 {
    comp_3_vplus
    agr5_x_comp_3_vplus
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: Net_189 {
    comp_1_vplus
    agr7_x_comp_1_vplus
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_264 {
    vref_cmp1_0256
    comp_vref_vdda_0256_x_vref_cmp1_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
    comp_0_vminus_x_comp_vref_vdda_0256
    comp_0_vminus
    comp_2_vminus_x_comp_vref_vdda_0256
    comp_2_vminus
  }
}
Map of item to net {
  comp_2_vplus                                     -> Net_619
  agl6_x_comp_2_vplus                              -> Net_619
  agl6                                             -> Net_619
  agl6_x_agr6                                      -> Net_619
  agr6                                             -> Net_619
  agr6_x_p3_2                                      -> Net_619
  p3_2                                             -> Net_619
  comp_0_vplus                                     -> Net_405
  agl4_x_comp_0_vplus                              -> Net_405
  agl4                                             -> Net_405
  agl4_x_agr4                                      -> Net_405
  agr4                                             -> Net_405
  agr4_x_p3_0                                      -> Net_405
  p3_0                                             -> Net_405
  comp_3_vplus                                     -> Net_612
  agr5_x_comp_3_vplus                              -> Net_612
  agr5                                             -> Net_612
  agr5_x_p3_1                                      -> Net_612
  p3_1                                             -> Net_612
  comp_1_vplus                                     -> Net_189
  agr7_x_comp_1_vplus                              -> Net_189
  agr7                                             -> Net_189
  agr7_x_p3_3                                      -> Net_189
  p3_3                                             -> Net_189
  vref_cmp1_0256                                   -> Net_264
  comp_vref_vdda_0256_x_vref_cmp1_0256             -> Net_264
  comp_vref_vdda_0256                              -> Net_264
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_264
  comp_3_vminus                                    -> Net_264
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_264
  comp_1_vminus                                    -> Net_264
  comp_0_vminus_x_comp_vref_vdda_0256              -> Net_264
  comp_0_vminus                                    -> Net_264
  comp_2_vminus_x_comp_vref_vdda_0256              -> Net_264
  comp_2_vminus                                    -> Net_264
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.157ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   25 :   23 :   48 :  52.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.76
                   Pterms :            5.08
               Macrocells :            2.52
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       8.85 :       4.85
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1850 ,
        status_3 => \QuadDec_M1:bQuadDec:error\ ,
        status_2 => \QuadDec_M1:Net_1260\ ,
        status_1 => \QuadDec_M1:Net_611\ ,
        status_0 => \QuadDec_M1:Net_530\ ,
        interrupt => Net_1371 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1251\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251_split\
        );
        Output = \QuadDec_M2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\CONTROL_DISABLE_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CONTROL_DISABLE_1:control_7\ ,
        control_6 => \CONTROL_DISABLE_1:control_6\ ,
        control_5 => \CONTROL_DISABLE_1:control_5\ ,
        control_4 => \CONTROL_DISABLE_1:control_4\ ,
        control_3 => \CONTROL_DISABLE_1:control_3\ ,
        control_2 => \CONTROL_DISABLE_1:control_2\ ,
        control_1 => Net_3236 ,
        control_0 => Net_1832 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\
            + \QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_M2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1850 ,
        status_3 => \QuadDec_M2:bQuadDec:error\ ,
        status_2 => \QuadDec_M2:Net_1260\ ,
        status_1 => \QuadDec_M2:Net_611\ ,
        status_0 => \QuadDec_M2:Net_530\ ,
        interrupt => Net_1374 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1850 ,
        control_7 => \QuadDec_M2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_M2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_M2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_M2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_M2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_M2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_M2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_M2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * \QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * !\QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Net_1275\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_9086, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_2)
        Main Equation            : 2 pterms
        (
              Net_403 * \GlitchFilter_4:counter_done_0\
            + Net_9086 * !\GlitchFilter_4:counter_done_0\
        );
        Output = Net_9086 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2986, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_509
        );
        Output = Net_2986 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlitchFilter_4:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_403 ,
        cs_addr_0 => Net_9086 ,
        z0_comb => \GlitchFilter_4:counter_done_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT_2 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "11000111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_2)

controlcell: Name =\CONTROL_ENABLE_0:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CONTROL_ENABLE_0:control_7\ ,
        control_6 => \CONTROL_ENABLE_0:control_6\ ,
        control_5 => \CONTROL_ENABLE_0:control_5\ ,
        control_4 => \CONTROL_ENABLE_0:control_4\ ,
        control_3 => \CONTROL_ENABLE_0:control_3\ ,
        control_2 => \CONTROL_ENABLE_0:control_2\ ,
        control_1 => Net_1645 ,
        control_0 => Net_1644 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

synccell: Name =ClockBlock_100k__SYNC_2
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT_2 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_729_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\
            + \QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =ENCD_B_1(0)_SYNC
    PORT MAP (
        in => Net_729 ,
        out => Net_729_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M2:Net_1251\ ,
        cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\

synccell: Name =ENCD_A_1(0)_SYNC
    PORT MAP (
        in => Net_724 ,
        out => Net_724_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ENCD_B_2(0)_SYNC
    PORT MAP (
        in => Net_730 ,
        out => Net_730_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\CONTROL_DISABLE_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CONTROL_DISABLE_2:control_7\ ,
        control_6 => \CONTROL_DISABLE_2:control_6\ ,
        control_5 => \CONTROL_DISABLE_2:control_5\ ,
        control_4 => \CONTROL_DISABLE_2:control_4\ ,
        control_3 => \CONTROL_DISABLE_2:control_3\ ,
        control_2 => \CONTROL_DISABLE_2:control_2\ ,
        control_1 => Net_1611 ,
        control_0 => Net_1610 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_9060, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)
        Main Equation            : 2 pterms
        (
              Net_505 * \GlitchFilter_3:counter_done_0\
            + Net_9060 * !\GlitchFilter_3:counter_done_0\
        );
        Output = Net_9060 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2860, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2404
        );
        Output = Net_2860 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_3:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_505 ,
        cs_addr_0 => Net_9060 ,
        z0_comb => \GlitchFilter_3:counter_done_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT_1 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "11000111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)

statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_M1:Net_1260\ ,
        clock => Net_1850 ,
        status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1850 ,
        control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:Net_1203\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1260\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:error\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Net_1203\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1203_split\
        );
        Output = \QuadDec_M2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =ClockBlock_100k__SYNC_1
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_9046, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              Net_511 * \GlitchFilter_2:counter_done_0\
            + Net_9046 * !\GlitchFilter_2:counter_done_0\
        );
        Output = Net_9046 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_511 ,
        cs_addr_0 => Net_9046 ,
        z0_comb => \GlitchFilter_2:counter_done_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "11000111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

synccell: Name =ClockBlock_100k__SYNC
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_100k__SYNC_3
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT_3 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_9258, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_3)
        Main Equation            : 2 pterms
        (
              Net_398 * \GlitchFilter_1:counter_done_0\
            + Net_9258 * !\GlitchFilter_1:counter_done_0\
        );
        Output = Net_9258 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_398 ,
        cs_addr_0 => Net_9258 ,
        z0_comb => \GlitchFilter_1:counter_done_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT_3 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "11000111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_3)

statusicell: Name =\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_M2:Net_1260\ ,
        clock => Net_1850 ,
        status_6 => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_M2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_M2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_M2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_725_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M2:Net_1251\ ,
        cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_M2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\

synccell: Name =ENCD_A_2(0)_SYNC
    PORT MAP (
        in => Net_725 ,
        out => Net_725_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_M1:isr\
        PORT MAP (
            interrupt => Net_1371 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_M2:isr\
        PORT MAP (
            interrupt => Net_1374 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_8964 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sout_M1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sout_M1(0)__PA ,
        pin_input => Net_9086 ,
        pad => Sout_M1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sout_M2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sout_M2(0)__PA ,
        pin_input => Net_9060 ,
        pad => Sout_M2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sout_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sout_L(0)__PA ,
        pin_input => Net_9046 ,
        pad => Sout_L(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sout_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sout_R(0)__PA ,
        pin_input => Net_9258 ,
        pad => Sout_R(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = EN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_A(0)__PA ,
        pin_input => Net_1644 ,
        pad => EN_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IN1_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1_A(0)__PA ,
        pin_input => Net_2860 ,
        pad => IN1_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sin_M1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sin_M1(0)__PA ,
        analog_term => Net_405 ,
        pad => Sin_M1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sin_M2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sin_M2(0)__PA ,
        analog_term => Net_612 ,
        pad => Sin_M2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sin_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sin_L(0)__PA ,
        analog_term => Net_619 ,
        pad => Sin_L(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sin_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sin_R(0)__PA ,
        analog_term => Net_189 ,
        pad => Sin_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ENCD_B_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCD_B_1(0)__PA ,
        fb => Net_729 ,
        pad => ENCD_B_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ENCD_B_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCD_B_2(0)__PA ,
        fb => Net_730 ,
        pad => ENCD_B_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = IN2_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN2_A(0)__PA ,
        pin_input => Net_2404 ,
        pad => IN2_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D1_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D1_A(0)__PA ,
        pin_input => Net_1832 ,
        pad => D1_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = D2_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D2_A(0)__PA ,
        pin_input => Net_1610 ,
        pad => D2_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ENCD_A_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCD_A_1(0)__PA ,
        fb => Net_724 ,
        pad => ENCD_A_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ENCD_A_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCD_A_2(0)__PA ,
        fb => Net_725 ,
        pad => ENCD_A_2(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = D1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D1_B(0)__PA ,
        pin_input => Net_3236 ,
        pad => D1_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D2_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D2_B(0)__PA ,
        pin_input => Net_1611 ,
        pad => D2_B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1_B(0)__PA ,
        pin_input => Net_509 ,
        pad => IN1_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = IN2_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN2_B(0)__PA ,
        pin_input => Net_2986 ,
        pad => IN2_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_B(0)__PA ,
        pin_input => Net_1645 ,
        pad => EN_B(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1850 ,
            dclk_0 => Net_1850_local ,
            aclk_glb_0 => Net_402 ,
            aclk_0 => Net_402_local ,
            clk_a_dig_glb_0 => Net_402_adig ,
            clk_a_dig_0 => Net_402_adig_local ,
            dclk_glb_1 => Net_131 ,
            dclk_1 => Net_131_local ,
            dclk_glb_2 => CLK24M ,
            dclk_2 => CLK24M_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comp_0:ctComp\
        PORT MAP (
            vplus => Net_405 ,
            vminus => Net_264 ,
            clock => Net_402 ,
            out => Net_403 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp_3:ctComp\
        PORT MAP (
            vplus => Net_189 ,
            vminus => Net_264 ,
            clock => Net_402 ,
            out => Net_398 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_2:ctComp\
        PORT MAP (
            vplus => Net_619 ,
            vminus => Net_264 ,
            clock => Net_402 ,
            out => Net_511 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_612 ,
            vminus => Net_264 ,
            clock => Net_402 ,
            out => Net_505 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => CLK24M ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_2404 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_2:PWMHW\
        PORT MAP (
            clock => CLK24M ,
            enable => __ONE__ ,
            tc => \PWM_2:Net_63\ ,
            cmp => Net_509 ,
            irq => \PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_131 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_8964 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,4): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_264 );
        Properties:
        {
            autoenable = 1
            guid = "4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0"
            ignoresleep = 0
            name = "0.256V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  Sout_M1(0) | In(Net_9086)
     |   1 |     * |      NONE |         CMOS_OUT |  Sout_M2(0) | In(Net_9060)
     |   2 |     * |      NONE |         CMOS_OUT |   Sout_L(0) | In(Net_9046)
     |   3 |     * |      NONE |         CMOS_OUT |   Sout_R(0) | In(Net_9258)
-----+-----+-------+-----------+------------------+-------------+----------------
   1 |   6 |     * |      NONE |         CMOS_OUT |     EN_A(0) | In(Net_1644)
     |   7 |     * |      NONE |         CMOS_OUT |    IN1_A(0) | In(Net_2860)
-----+-----+-------+-----------+------------------+-------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    LED_3(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |    LED_2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    LED_1(0) | 
-----+-----+-------+-----------+------------------+-------------+----------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |   Sin_M1(0) | Analog(Net_405)
     |   1 |     * |      NONE |      HI_Z_ANALOG |   Sin_M2(0) | Analog(Net_612)
     |   2 |     * |      NONE |      HI_Z_ANALOG |    Sin_L(0) | Analog(Net_619)
     |   3 |     * |      NONE |      HI_Z_ANALOG |    Sin_R(0) | Analog(Net_189)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | ENCD_B_1(0) | FB(Net_729)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | ENCD_B_2(0) | FB(Net_730)
-----+-----+-------+-----------+------------------+-------------+----------------
  12 |   0 |     * |      NONE |         CMOS_OUT |    IN2_A(0) | In(Net_2404)
     |   1 |     * |      NONE |         CMOS_OUT |     D1_A(0) | In(Net_1832)
     |   2 |     * |      NONE |         CMOS_OUT |     D2_A(0) | In(Net_1610)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | ENCD_A_1(0) | FB(Net_724)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | ENCD_A_2(0) | FB(Net_725)
-----+-----+-------+-----------+------------------+-------------+----------------
  15 |   0 |     * |      NONE |         CMOS_OUT |     D1_B(0) | In(Net_3236)
     |   1 |     * |      NONE |         CMOS_OUT |     D2_B(0) | In(Net_1611)
     |   2 |     * |      NONE |         CMOS_OUT |    IN1_B(0) | In(Net_509)
     |   3 |     * |      NONE |         CMOS_OUT |    IN2_B(0) | In(Net_2986)
     |   4 |     * |      NONE |         CMOS_OUT |     EN_B(0) | In(Net_1645)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.094ms
Digital Placement phase: Elapsed time ==> 1s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Additional_HD_r.vh2" --pcf-path "Additional_HD.pco" --des-name "Additional_HD" --dsf-path "Additional_HD.dsf" --sdc-path "Additional_HD.sdc" --lib-path "Additional_HD_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.414ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Additional_HD_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/aclk_glb_ff_0" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\dulan\OneDrive\Desktop\ENGGEN\2023_sem2\301\COMPSYS301\Dulanya\301_15_path_following\Additional_HD.cydsn\Additional_HD_timing.html)
Timing report is in Additional_HD_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.463ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.983ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.990ms
API generation phase: Elapsed time ==> 1s.262ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
