// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_public_mq_NTT_1_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        a,
        logn
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [15:0] m_axi_gmem_WDATA;
output  [1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [15:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [9:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] a;
input  [31:0] logn;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] GMb_address0;
reg    GMb_ce0;
wire   [13:0] GMb_q0;
wire   [63:0] n_fu_135_p2;
reg   [63:0] n_reg_247;
wire   [9:0] trunc_ln507_fu_159_p1;
reg   [9:0] trunc_ln507_reg_258;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln511_fu_154_p2;
wire   [62:0] ht_fu_163_p4;
reg   [62:0] ht_reg_263;
wire   [63:0] zext_ln514_fu_173_p1;
reg   [63:0] zext_ln514_reg_268;
wire   [63:0] i_1_fu_182_p2;
reg   [63:0] i_1_reg_277;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln515_fu_177_p2;
wire   [63:0] j1_fu_202_p2;
reg   [63:0] j1_reg_287;
wire   [63:0] add_ln515_fu_208_p2;
reg   [63:0] add_ln515_reg_292;
reg   [13:0] s_reg_297;
wire    ap_CS_fsm_state4;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_done;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_idle;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_ready;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWVALID;
wire   [63:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWADDR;
wire   [0:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWID;
wire   [31:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWLEN;
wire   [2:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWSIZE;
wire   [1:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWBURST;
wire   [1:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWLOCK;
wire   [3:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWCACHE;
wire   [2:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWPROT;
wire   [3:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWQOS;
wire   [3:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWREGION;
wire   [0:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWUSER;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WVALID;
wire   [15:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WDATA;
wire   [1:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WSTRB;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WLAST;
wire   [0:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WID;
wire   [0:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WUSER;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARVALID;
wire   [63:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARADDR;
wire   [0:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARID;
wire   [31:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARLEN;
wire   [2:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARSIZE;
wire   [1:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARBURST;
wire   [1:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARLOCK;
wire   [3:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARCACHE;
wire   [2:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARPROT;
wire   [3:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARQOS;
wire   [3:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARREGION;
wire   [0:0] grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARUSER;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_RREADY;
wire    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_BREADY;
reg   [63:0] indvars_iv_reg_81;
wire    ap_CS_fsm_state5;
reg   [63:0] j1_2_reg_91;
reg   [63:0] i_reg_103;
reg    grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start_reg;
wire   [63:0] zext_ln519_fu_197_p1;
reg   [63:0] t_fu_48;
reg   [63:0] m_fu_52;
wire   [63:0] m_2_fu_214_p2;
wire   [63:0] zext_ln509_fu_131_p1;
wire   [9:0] trunc_ln515_fu_188_p1;
wire   [9:0] add_ln519_fu_192_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start_reg = 1'b0;
end

compute_public_mq_NTT_1_1_GMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
GMb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(GMb_address0),
    .ce0(GMb_ce0),
    .q0(GMb_q0)
);

compute_public_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3 grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start),
    .ap_done(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_done),
    .ap_idle(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_idle),
    .ap_ready(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_ready),
    .m_axi_gmem_AWVALID(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .j1_2(j1_2_reg_91),
    .indvars_iv(indvars_iv_reg_81),
    .a(a),
    .ht(ht_reg_263),
    .zext_ln517(s_reg_297)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_ready == 1'b1)) begin
            grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln511_fu_154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_103 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_done == 1'b1))) begin
        i_reg_103 <= i_1_reg_277;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln511_fu_154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv_reg_81 <= zext_ln514_fu_173_p1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_done == 1'b1))) begin
        indvars_iv_reg_81 <= add_ln515_reg_292;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln511_fu_154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j1_2_reg_91 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_done == 1'b1))) begin
        j1_2_reg_91 <= j1_reg_287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        m_fu_52 <= 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln515_fu_177_p2 == 1'd1))) begin
        m_fu_52 <= m_2_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_fu_48 <= n_fu_135_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln515_fu_177_p2 == 1'd1))) begin
        t_fu_48 <= zext_ln514_reg_268;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln515_fu_177_p2 == 1'd0))) begin
        add_ln515_reg_292 <= add_ln515_fu_208_p2;
        j1_reg_287 <= j1_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln511_fu_154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ht_reg_263 <= {{t_fu_48[63:1]}};
        trunc_ln507_reg_258 <= trunc_ln507_fu_159_p1;
        zext_ln514_reg_268[62 : 0] <= zext_ln514_fu_173_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_reg_277 <= i_1_fu_182_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        n_reg_247 <= n_fu_135_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_reg_297 <= GMb_q0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        GMb_ce0 = 1'b1;
    end else begin
        GMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln511_fu_154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln511_fu_154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARVALID = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_AWVALID = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWVALID;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_BREADY = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_BREADY;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_RREADY = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_WVALID = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WVALID;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln511_fu_154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln515_fu_177_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GMb_address0 = zext_ln519_fu_197_p1;

assign add_ln515_fu_208_p2 = (t_fu_48 + indvars_iv_reg_81);

assign add_ln519_fu_192_p2 = (trunc_ln515_fu_188_p1 + trunc_ln507_reg_258);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_ap_start_reg;

assign ht_fu_163_p4 = {{t_fu_48[63:1]}};

assign i_1_fu_182_p2 = (i_reg_103 + 64'd1);

assign icmp_ln511_fu_154_p2 = ((m_fu_52 < n_reg_247) ? 1'b1 : 1'b0);

assign icmp_ln515_fu_177_p2 = ((i_reg_103 == m_fu_52) ? 1'b1 : 1'b0);

assign j1_fu_202_p2 = (t_fu_48 + j1_2_reg_91);

assign m_2_fu_214_p2 = m_fu_52 << 64'd1;

assign m_axi_gmem_ARADDR = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_ARUSER;

assign m_axi_gmem_AWADDR = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWADDR;

assign m_axi_gmem_AWBURST = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWBURST;

assign m_axi_gmem_AWCACHE = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWCACHE;

assign m_axi_gmem_AWID = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWID;

assign m_axi_gmem_AWLEN = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWLEN;

assign m_axi_gmem_AWLOCK = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWLOCK;

assign m_axi_gmem_AWPROT = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWPROT;

assign m_axi_gmem_AWQOS = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWQOS;

assign m_axi_gmem_AWREGION = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWREGION;

assign m_axi_gmem_AWSIZE = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWSIZE;

assign m_axi_gmem_AWUSER = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_AWUSER;

assign m_axi_gmem_WDATA = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WDATA;

assign m_axi_gmem_WID = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WID;

assign m_axi_gmem_WLAST = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WLAST;

assign m_axi_gmem_WSTRB = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WSTRB;

assign m_axi_gmem_WUSER = grp_mq_NTT_1_1_Pipeline_VITIS_LOOP_521_3_fu_114_m_axi_gmem_WUSER;

assign n_fu_135_p2 = 64'd1 << zext_ln509_fu_131_p1;

assign trunc_ln507_fu_159_p1 = m_fu_52[9:0];

assign trunc_ln515_fu_188_p1 = i_reg_103[9:0];

assign zext_ln509_fu_131_p1 = logn;

assign zext_ln514_fu_173_p1 = ht_fu_163_p4;

assign zext_ln519_fu_197_p1 = add_ln519_fu_192_p2;

always @ (posedge ap_clk) begin
    zext_ln514_reg_268[63] <= 1'b0;
end

endmodule //compute_public_mq_NTT_1_1
