<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — sram stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="power.html">power</a></span> (14)
<br/><span class="tag"><a href="design.html">design</a></span> (12)
<br/><span class="tag"><a href="base.html">base</a></span> (11)
<br/><span class="tag"><a href="cell.html">cell</a></span> (11)
<br/><span class="tag"><a href="low.html">low</a></span> (11)
</div>
<h2><span class="ttl">Stem</span> sram$ (<a href="../words.html">all stems</a>)</h2>
<h3>63 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AwanoHS.html">DATE-2015-AwanoHS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>ECRIPSE: an efficient method for calculating RTN-induced failure probability of an SRAM cell (<abbr title="Hiromitsu Awano">HA</abbr>, <abbr title="Masayuki Hiromoto">MH</abbr>, <abbr title="Takashi Sato">TS</abbr>), pp. 549–554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GoudVRR.html">DATE-2015-GoudVRR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Asymmetric underlapped FinFET based robust SRAM design at 7nm node (<abbr title="A. Arun Goud">AAG</abbr>, <abbr title="Rangharajan Venkatesan">RV</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 659–664.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KarageorgosSRRT.html">DATE-2015-KarageorgosSRRT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Impact of interconnect multiple-patterning variability on SRAMs (<abbr title="Ioannis Karageorgos">IK</abbr>, <abbr title="Michele Stucchi">MS</abbr>, <abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Julien Ryckaert">JR</abbr>, <abbr title="Zsolt Tokei">ZT</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Rogier Baert">RB</abbr>, <abbr title="Sushil Sakhare">SS</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 609–612.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiLZGSSZCLY.html">DATE-2015-LiLZGSSZCLY</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An energy efficient backup scheme with low inrush current for nonvolatile SRAM in energy harvesting sensor nodes (<abbr title="Hehe Li">HL</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Qinghang Zhao">QZ</abbr>, <abbr title="Yizi Gu">YG</abbr>, <abbr title="Xiao Sheng">XS</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Chao Zhang">CZ</abbr>, <abbr title="Meng-Fan Chang">MFC</abbr>, <abbr title="Rong Luo">RL</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShutoYS.html">DATE-2015-ShutoYS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology (<abbr title="Yusuke Shuto">YS</abbr>, <abbr title="Shuu'ichirou Yamamoto">SY</abbr>, <abbr title="Satoshi Sugahara">SS</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AlordaCB.html">DATE-2014-AlordaCB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Word-line power supply selector for stability improvement of embedded SRAMs in high reliability applications (<abbr title="Bartomeu Alorda">BA</abbr>, <abbr title="C. Carmona">CC</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JunsangsriLH.html">DATE-2014-JunsangsriLH</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A hybrid non-volatile SRAM cell with concurrent SEU detection and correction (<abbr title="Pilin Junsangsri">PJ</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>, <abbr title="Jie Han">JH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KhanAHKKRC.html">DATE-2014-KhanAHKKRC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span></dt><dd>Bias Temperature Instability analysis of FinFET based SRAM cells (<abbr title="Seyab Khan">SK</abbr>, <abbr title="Innocent Agbo">IA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Halil Kukner">HK</abbr>, <abbr title="Ben Kaczer">BK</abbr>, <abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RanaC.html">DATE-2014-RanaC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SSFB: A highly-efficient and scalable simulation reduction technique for SRAM yield analysis (<abbr title="Manish Rana">MR</abbr>, <abbr title="Ramon Canal">RC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SunMSPL.html">DATE-2014-SunMSPL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A low power and robust carbon nanotube 6T SRAM design with metallic tolerance (<abbr title="Luo Sun">LS</abbr>, <abbr title="Jimson Mathew">JM</abbr>, <abbr title="Rishad A. Shafik">RAS</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>, <abbr title="Zhen Li">ZL</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TsaiCCC.html">DATE-2014-TsaiCCC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs (<abbr title="Meng-Ling Tsai">MLT</abbr>, <abbr title="Yi-Jung Chen">YJC</abbr>, <abbr title="Yi-Ting Chen">YTC</abbr>, <abbr title="Ru-Hua Chang">RHC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BoleyCAC.html">DATE-2013-BoleyCAC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Leveraging sensitivity analysis for fast, accurate estimation of SRAM dynamic write VMIN (<abbr title="James Boley">JB</abbr>, <abbr title="Vikas Chandra">VC</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>, <abbr title="Benton H. Calhoun">BHC</abbr>), pp. 1819–1824.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HameedBH.html">DATE-2013-HameedBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PouyanAMR.html">DATE-2013-PouyanAMR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and implementation of an adaptive proactive reconfiguration technique for SRAM caches (<abbr title="Peyman Pouyan">PP</abbr>, <abbr title="Esteve Amat">EA</abbr>, <abbr title="Francesc Moll">FM</abbr>, <abbr title="Antonio Rubio">AR</abbr>), pp. 1303–1306.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YuehCM.html">DATE-2013-YuehCM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Perceptual quality preserving SRAM architecture for color motion pictures (<abbr title="Wen Yueh">WY</abbr>, <abbr title="Minki Cho">MC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZordanBDGTVB.html">DATE-2013-ZordanBDGTVB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Test solution for data retention faults in low-power SRAMs (<abbr title="Leonardo Bonet Zordan">LBZ</abbr>, <abbr title="Alberto Bosio">AB</abbr>, <abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Aida Todri">AT</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Nabil Badereddine">NB</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HuangHLLLG.html">DATE-2012-HuangHLLLG</a></dt><dd>Off-path leakage power aware routing for SRAM-based FPGAs (<abbr title="Keheng Huang">KH</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>, <abbr title="Bo Liu">BL</abbr>, <abbr title="Hongjin Liu">HL</abbr>, <abbr title="Jian Gong">JG</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MakosiejTVA.html">DATE-2012-MakosiejTVA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization (<abbr title="Adam Makosiej">AM</abbr>, <abbr title="Olivier Thomas">OT</abbr>, <abbr title="Andrei Vladimirescu">AV</abbr>, <abbr title="Amara Amara">AA</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SchrijenL.html">DATE-2012-SchrijenL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span></dt><dd>Comparative analysis of SRAM memories used as PUF primitives (<abbr title="Geert Jan Schrijen">GJS</abbr>, <abbr title="Vincent van der Leest">VvdL</abbr>), pp. 1319–1324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Shahid.html">DATE-2012-Shahid</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Cross entropy minimization for efficient estimation of SRAM failure rate (<abbr title="Mohammed Abdul Shahid">MAS</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SharmaCAHCD.html">DATE-2012-SharmaCAHCD</a> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Ultra low power litho friendly local assist circuitry for variability resilient 8T SRAM (<abbr title="Vibhu Sharma">VS</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Maryam Ashouei">MA</abbr>, <abbr title="Jos Huisken">JH</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 1042–1047.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-VatajeluF.html">DATE-2012-VatajeluF</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficiency evaluation of parametric failure mitigation techniques for reliable SRAM operation (<abbr title="Elena I. Vatajelu">EIV</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 1343–1348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AadithyaDVR.html">DATE-2011-AadithyaDVR</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SAMURAI: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in SRAMs (<abbr title="Karthik V. Aadithya">KVA</abbr>, <abbr title="Alper Demir">AD</abbr>, <abbr title="Sriramkumar Venugopalan">SV</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 1113–1118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AlordaTBS.html">DATE-2011-AlordaTBS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Stability optimization of embedded 8T SRAMs using Word-Line Voltage modulation (<abbr title="Bartomeu Alorda">BA</abbr>, <abbr title="Gabriel Torrens">GT</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 986–991.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AsenovBC.html">DATE-2011-AsenovBC</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical aspects of NBTI/PBTI and impact on SRAM yield (<abbr title="Asen Asenov">AA</abbr>, <abbr title="Andrew R. Brown">ARB</abbr>, <abbr title="Binjie Cheng">BC</abbr>), pp. 1480–1485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChandraA.html">DATE-2011-ChandraA</a></dt><dd>Analytical model for SRAM dynamic write-ability degradation due to gate oxide breakdown (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>), pp. 1172–1175.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiZY.html">DATE-2011-LiZY</a></dt><dd>Proactive recovery for BTI in high-k SRAM cells (<abbr title="Lin Li">LL</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Jun Yang">JY</abbr>), pp. 992–997.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MirandaZDR.html">DATE-2011-MirandaZDR</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability aware modeling for yield enhancement of SRAM and logic (<abbr title="Miguel Miranda">MM</abbr>, <abbr title="Paul Zuber">PZ</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Philippe Roussel">PR</abbr>), pp. 1153–1158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NalamCAC.html">DATE-2011-NalamCAC</a></dt><dd>Dynamic write limited minimum operating voltage for nanoscale SRAMs (<abbr title="Satyanand Nalam">SN</abbr>, <abbr title="Vikas Chandra">VC</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>, <abbr title="Benton H. Calhoun">BHC</abbr>), pp. 467–472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-SterponeCMWF.html">DATE-2011-SterponeCMWF</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A new reconfigurable clock-gating technique for low power SRAM-based FPGAs (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Debora Matos">DM</abbr>, <abbr title="Stephan Wong">SW</abbr>, <abbr title="F. Fakhar">FF</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-TsengHWFC.html">DATE-2011-TsengHWFC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Black-box leakage power modeling for cell library and SRAM compiler (<abbr title="Chun-Kai Tseng">CKT</abbr>, <abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Chia-Chien Weng">CCW</abbr>, <abbr title="Shan-Chien Fang">SCF</abbr>, <abbr title="Ji-Jan Chen">JJC</abbr>), pp. 637–642.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-VatajeluF.html">DATE-2011-VatajeluF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robustness analysis of 6T SRAMs in memory retention mode under PVT variations (<abbr title="Elena I. Vatajelu">EIV</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 980–985.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YangM.html">DATE-2011-YangM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust 6T Si tunneling transistor SRAM design (<abbr title="Xuebei Yang">XY</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-AlordaTBS.html">DATE-2010-AlordaTBS</a></dt><dd>Static and dynamic stability improvement strategies for 6T CMOS low-power SRAMs (<abbr title="Bartomeu Alorda">BA</abbr>, <abbr title="Gabriel Torrens">GT</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChandraPA.html">DATE-2010-ChandraPA</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the efficacy of write-assist techniques in low voltage nanoscale SRAMs (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Cezary Pietrzyk">CP</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-FacchiniMCD.html">DATE-2010-FacchiniMCD</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>An RDL-configurable 3D memory tier to replace on-chip SRAM (<abbr title="Marco Facchini">MF</abbr>, <abbr title="Paul Marchal">PM</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 291–294.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-QaziTDSC.html">DATE-2010-QaziTDSC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Loop flattening &amp; spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis (<abbr title="Masood Qazi">MQ</abbr>, <abbr title="Mehul Tikekar">MT</abbr>, <abbr title="Lara Dolecek">LD</abbr>, <abbr title="Devavrat Shah">DS</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>), pp. 801–806.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SterponeB.html">DATE-2010-SterponeB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="Niccolò Battezzati">NB</abbr>), pp. 1231–1236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WieckowskiSBCIPA.html">DATE-2010-WieckowskiSBCIPA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>A black box method for stability analysis of arbitrary SRAM cell structures (<abbr title="Michael Wieckowski">MW</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Vikas Chandra">VC</abbr>, <abbr title="Sachin Idgunji">SI</abbr>, <abbr title="Cezary Pietrzyk">CP</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>), pp. 795–800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZuberMDZJ.html">DATE-2010-ZuberMDZJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical SRAM analysis for yield enhancement (<abbr title="Paul Zuber">PZ</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Koen van der Zanden">KvdZ</abbr>, <abbr title="Jong-Hoon Jung">JHJ</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChandraA.html">DATE-2009-ChandraA</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Impact of voltage scaling on nanoscale SRAM reliability (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-NeyDGPVBG.html">DATE-2009-NeyDGPVBG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A new design-for-test technique for SRAM core-cell stability faults (<abbr title="Alexandre Ney">AN</abbr>, <abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>, <abbr title="Vincent Gouin">VG</abbr>), pp. 1344–1348.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SasanHEK.html">DATE-2009-SasanHEK</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling (<abbr title="Avesta Sasan">AS</abbr>, <abbr title="Houman Homayoun">HH</abbr>, <abbr title="Ahmed M. Eltawil">AME</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 911–916.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SinghPHMM.html">DATE-2009-SinghPHMM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Single ended 6T SRAM with isolated read-port for low-power embedded systems (<abbr title="Jawar Singh">JS</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>, <abbr title="Simon Hollis">SH</abbr>, <abbr title="Saraju P. Mohanty">SPM</abbr>, <abbr title="Jimson Mathew">JM</abbr>), pp. 917–922.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-VignonCDMF.html">DATE-2009-VignonCDMF</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context (<abbr title="Anselme Vignon">AV</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Pol Marchal">PM</abbr>, <abbr title="Marco Facchini">MF</abbr>), pp. 929–933.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-NeyGPVBG.html">DATE-2008-NeyGPVBG</a></dt><dd>A Design-for-Diagnosis Technique for SRAM Write Drivers (<abbr title="Alexandre Ney">AN</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>, <abbr title="Vincent Gouin">VG</abbr>), pp. 1480–1485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SterponeATG.html">DATE-2008-SterponeATG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="M. A. Aguirre">MAA</abbr>, <abbr title="Jonathan Noel Tombs">JNT</abbr>, <abbr title="Hipólito Guzmán-Miranda">HGM</abbr>), pp. 336–341.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AitkenI.html">DATE-2007-AitkenI</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case design and margin for embedded SRAM (<abbr title="Robert C. Aitken">RCA</abbr>, <abbr title="Sachin Idgunji">SI</abbr>), pp. 1289–1294.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GillPW.html">DATE-2007-GillPW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA (<abbr title="Balkaran S. Gill">BSG</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 1460–1465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NeyGLPVB.html">DATE-2007-NeyGLPVB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Slow write driver faults in 65nm SRAM technology: analysis and March test solution (<abbr title="Alexandre Ney">AN</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AmelifardFP.html">DATE-2006-AmelifardFP</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reducing the sub-threshold and gate-tunneling leakage of SRAM cells using Dual-Vt and Dual-Tox assignment (<abbr title="Behnam Amelifard">BA</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 995–1000.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BensoBCNP.html">DATE-2006-BensoBCNP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic march tests generations for static linked faults in SRAMs (<abbr title="Alfredo Benso">AB</abbr>, <abbr title="Alberto Bosio">AB</abbr>, <abbr title="Stefano Di Carlo">SDC</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Paolo Prinetto">PP</abbr>), pp. 1258–1263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ChenMBR.html">DATE-2006-ChenMBR</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Circuit-aware device design methodology for nanometer technologies: a case study for low power SRAM design (<abbr title="Qikai Chen">QC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Aditya Bansal">AB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 983–988.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DililloRAG.html">DATE-2006-DililloRAG</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Minimizing test power in SRAM through reduction of pre-charge activity (<abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Paul M. Rosinger">PMR</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Patrick Girard">PG</abbr>), pp. 1159–1164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KastensmidtSCR.html">DATE-2005-KastensmidtSCR</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs (<abbr title="Fernanda Lima Kastensmidt">FLK</abbr>, <abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 1290–1295.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-WangMDCM.html">DATE-2005-WangMDCM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules (<abbr title="Hua Wang">HW</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Karen Maex">KM</abbr>), pp. 914–919.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-WangWI.html">DATE-2005-WangWI</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs (<abbr title="Baosheng Wang">BW</abbr>, <abbr title="Yuejian Wu">YW</abbr>, <abbr title="André Ivanov">AI</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BellatoBBCCPRRVZ.html">DATE-v1-2004-BellatoBBCCPRRVZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Evaluating the Effects of SEUs Affecting the Configuration Memory of an SRAM-Based FPGA (<abbr title="M. Bellato">MB</abbr>, <abbr title="Paolo Bernardi">PB</abbr>, <abbr title="D. Bortolato">DB</abbr>, <abbr title="A. Candelori">AC</abbr>, <abbr title="M. Ceschia">MC</abbr>, <abbr title="Alessandro Paccagnella">AP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>, <abbr title="P. Zambolin">PZ</abbr>), pp. 584–589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GericotaASF.html">DATE-2002-GericotaASF</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-Based FPGAs (<abbr title="Manuel G. Gericota">MGG</abbr>, <abbr title="Gustavo R. Alves">GRA</abbr>, <abbr title="Miguel L. Silva">MLS</abbr>, <abbr title="José M. Ferreira">JMF</abbr>), p. 1126.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-KumarMB.html">DATE-2002-KumarMB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>IDDT Testing of Embedded CMOS SRAMs (<abbr title="Suriya Ashok Kumar">SAK</abbr>, <abbr title="Rafic Z. Makki">RZM</abbr>, <abbr title="David M. Binkley">DMB</abbr>), p. 1117.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RenovellPFZ.html">DATE-1999-RenovellPFZ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing the Configurable Interconnect/Logic Interface of SRAM-Based FPGA’s (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 618–622.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-AbdullaRK.html">EDTC-1997-AbdullaRK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A scheme for multiple on-chip signature checking for embedded SRAMs (<abbr title="Mohammed Fadle Abdulla">MFA</abbr>, <abbr title="C. P. Ravikumar">CPR</abbr>, <abbr title="Anshul Kumar">AK</abbr>), p. 625.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-AGZS.html">EDAC-1994-AGZS</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional Tests for Ring-Address SRAM-type FIFOs (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Ivo Schanstra">IS</abbr>), p. 666.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>