#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 16:47:34 2023
# Process ID: 10152
# Current directory: C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.runs/synth_1
# Command line: vivado.exe -log nexys_alu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexys_alu.tcl
# Log file: C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.runs/synth_1/nexys_alu.vds
# Journal file: C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nexys_alu.tcl -notrace
Command: synth_design -top nexys_alu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 979.105 ; gain = 235.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys_alu' [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/nexys_alu.sv:4]
	Parameter pwm bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_riscv' [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_riscv' (1#1) [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/nexys_alu.sv:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/nexys_alu.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'nexys_alu' (2#1) [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/nexys_alu.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.578 ; gain = 307.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.578 ; gain = 307.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.578 ; gain = 307.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1051.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/nexys_a7_100t.xdc]
Finished Parsing XDC File [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/nexys_a7_100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/nexys_a7_100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys_alu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys_alu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1148.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.027 ; gain = 403.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.027 ; gain = 403.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.027 ; gain = 403.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.srcs/sources_1/new/ALU.sv:12]
WARNING: [Synth 8-327] inferring latch for variable 'result_o_reg' [C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.srcs/sources_1/new/ALU.sv:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1148.027 ; gain = 403.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
Module alu_riscv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (result_o_reg[31]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[30]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[29]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[28]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[27]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[26]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[25]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[24]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[23]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[22]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[21]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[20]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[19]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[18]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[17]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[16]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[15]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[14]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[13]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[12]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[11]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[10]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[9]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[8]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[7]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[6]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[5]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[4]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[3]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[2]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[1]) is unused and will be removed from module alu_riscv.
WARNING: [Synth 8-3332] Sequential element (result_o_reg[0]) is unused and will be removed from module alu_riscv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1188.063 ; gain = 443.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1188.063 ; gain = 443.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1546.484 ; gain = 802.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1580.008 ; gain = 835.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1326|
|3     |LUT1   |   140|
|4     |LUT2   |  1207|
|5     |LUT3   |  1668|
|6     |LUT4   |  1286|
|7     |LUT5   |  1075|
|8     |LUT6   |  2440|
|9     |FDRE   |    31|
|10    |FDSE   |    15|
|11    |IBUF   |    18|
|12    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  9238|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1583.793 ; gain = 743.238
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1583.793 ; gain = 839.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1595.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nexys_alu' is not ideal for floorplanning, since the cellview 'nexys_alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1595.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1595.938 ; gain = 1158.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1595.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/8211496/Desktop/BARKOV_IVT21_APS/Barkov_APS.runs/synth_1/nexys_alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nexys_alu_utilization_synth.rpt -pb nexys_alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 16:49:15 2023...
