$date
	Fri Dec  5 20:14:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mux_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in_1 [31:0] $end
$var reg 32 # in_2 [31:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 32 % in_1 [31:0] $end
$var wire 32 & in_2 [31:0] $end
$var wire 1 $ sel $end
$var wire 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#1000
b10010001101000101011001111000 !
b10010001101000101011001111000 '
b10101011110011011110111100000000 #
b10101011110011011110111100000000 &
b10010001101000101011001111000 "
b10010001101000101011001111000 %
#11000
b10101011110011011110111100000000 !
b10101011110011011110111100000000 '
1$
#21000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
0$
b1 #
b1 &
b11111111111111111111111111111111 "
b11111111111111111111111111111111 %
#31000
b1 !
b1 '
1$
#41000
b0 !
b0 '
0$
b0 #
b0 &
b0 "
b0 %
#51000
1$
#61000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
0$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 &
b11111111111111111111111111111111 "
b11111111111111111111111111111111 %
#71000
1$
#81000
b10101010101010101010101010101010 !
b10101010101010101010101010101010 '
0$
b1010101010101010101010101010101 #
b1010101010101010101010101010101 &
b10101010101010101010101010101010 "
b10101010101010101010101010101010 %
#82000
b1010101010101010101010101010101 !
b1010101010101010101010101010101 '
1$
#83000
b10101010101010101010101010101010 !
b10101010101010101010101010101010 '
0$
#84000
b1111000011110000111100001111 !
b1111000011110000111100001111 '
b11110000111100001111000011110000 #
b11110000111100001111000011110000 &
b1111000011110000111100001111 "
b1111000011110000111100001111 %
#89000
b11110000111100001111000011110000 !
b11110000111100001111000011110000 '
1$
#144000
