Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Dec 01 15:12:15 2016
| Host         : WZJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: OV7725_PCLK (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/u6/inst/clka_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/u6/inst/clkb_reg/C (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/u6/inst/h/so/q2/reg_clk_out_reg/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/u6/inst/h/so/u1/clk_scan_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.600        0.000                      0                  940        0.035        0.000                      0                  940        3.000        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
design_1_i/u4/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/u4/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             31.600        0.000                      0                  940        0.035        0.000                      0                  940       19.500        0.000                       0                   249  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/u4/inst/clk_in1
  To Clock:  design_1_i/u4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/u4/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/u4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.600ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 2.104ns (25.540%)  route 6.134ns (74.460%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_S_O)       0.292     5.967 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.633     7.600    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.297     7.897 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=6, routed)           0.849     8.747    design_1_i/u6/inst/h/doutb[7]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  design_1_i/u6/inst/h/b[6]_i_4/O
                         net (fo=1, routed)           0.000     8.871    design_1_i/u6/inst/h/b[6]_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.421 r  design_1_i/u6/inst/h/b_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    design_1_i/u6/inst/h/b_reg[6]_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  design_1_i/u6/inst/h/b_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    design_1_i/u6/inst/h/xlnx_opt_
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.806 r  design_1_i/u6/inst/h/CARRY4/CO[0]
                         net (fo=1, routed)           0.000     9.806    design_1_i/u6/inst/h/b0[11]
    SLICE_X15Y41         FDRE                                         r  design_1_i/u6/inst/h/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.449    41.449    design_1_i/u6/inst/h/CLK
    SLICE_X15Y41         FDRE                                         r  design_1_i/u6/inst/h/b_reg[11]/C
                         clock pessimism              0.008    41.457    
                         clock uncertainty           -0.098    41.360    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.046    41.406    design_1_i/u6/inst/h/b_reg[11]
  -------------------------------------------------------------------
                         required time                         41.406    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 31.600    

Slack (MET) :             31.666ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 2.053ns (25.076%)  route 6.134ns (74.924%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_S_O)       0.292     5.967 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.633     7.600    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.297     7.897 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=6, routed)           0.849     8.747    design_1_i/u6/inst/h/doutb[7]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  design_1_i/u6/inst/h/b[6]_i_4/O
                         net (fo=1, routed)           0.000     8.871    design_1_i/u6/inst/h/b[6]_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.421 r  design_1_i/u6/inst/h/b_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    design_1_i/u6/inst/h/b_reg[6]_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.755 r  design_1_i/u6/inst/h/b_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.755    design_1_i/u6/inst/h/b0[8]
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.448    41.448    design_1_i/u6/inst/h/CLK
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[8]/C
                         clock pessimism              0.008    41.456    
                         clock uncertainty           -0.098    41.359    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.062    41.421    design_1_i/u6/inst/h/b_reg[8]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 31.666    

Slack (MET) :             31.687ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 2.032ns (24.883%)  route 6.134ns (75.117%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_S_O)       0.292     5.967 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.633     7.600    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.297     7.897 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=6, routed)           0.849     8.747    design_1_i/u6/inst/h/doutb[7]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  design_1_i/u6/inst/h/b[6]_i_4/O
                         net (fo=1, routed)           0.000     8.871    design_1_i/u6/inst/h/b[6]_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.421 r  design_1_i/u6/inst/h/b_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    design_1_i/u6/inst/h/b_reg[6]_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.734 r  design_1_i/u6/inst/h/b_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.734    design_1_i/u6/inst/h/b0[10]
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.448    41.448    design_1_i/u6/inst/h/CLK
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[10]/C
                         clock pessimism              0.008    41.456    
                         clock uncertainty           -0.098    41.359    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.062    41.421    design_1_i/u6/inst/h/b_reg[10]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 31.687    

Slack (MET) :             31.761ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 1.958ns (24.196%)  route 6.134ns (75.804%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_S_O)       0.292     5.967 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.633     7.600    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.297     7.897 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=6, routed)           0.849     8.747    design_1_i/u6/inst/h/doutb[7]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  design_1_i/u6/inst/h/b[6]_i_4/O
                         net (fo=1, routed)           0.000     8.871    design_1_i/u6/inst/h/b[6]_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.421 r  design_1_i/u6/inst/h/b_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    design_1_i/u6/inst/h/b_reg[6]_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.660 r  design_1_i/u6/inst/h/b_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.660    design_1_i/u6/inst/h/b0[9]
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.448    41.448    design_1_i/u6/inst/h/CLK
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[9]/C
                         clock pessimism              0.008    41.456    
                         clock uncertainty           -0.098    41.359    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.062    41.421    design_1_i/u6/inst/h/b_reg[9]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 31.761    

Slack (MET) :             31.777ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 1.942ns (24.046%)  route 6.134ns (75.954%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_S_O)       0.292     5.967 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.633     7.600    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.297     7.897 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=6, routed)           0.849     8.747    design_1_i/u6/inst/h/doutb[7]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  design_1_i/u6/inst/h/b[6]_i_4/O
                         net (fo=1, routed)           0.000     8.871    design_1_i/u6/inst/h/b[6]_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.421 r  design_1_i/u6/inst/h/b_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    design_1_i/u6/inst/h/b_reg[6]_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.644 r  design_1_i/u6/inst/h/b_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.644    design_1_i/u6/inst/h/b0[7]
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.448    41.448    design_1_i/u6/inst/h/CLK
    SLICE_X15Y40         FDRE                                         r  design_1_i/u6/inst/h/b_reg[7]/C
                         clock pessimism              0.008    41.456    
                         clock uncertainty           -0.098    41.359    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.062    41.421    design_1_i/u6/inst/h/b_reg[7]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 31.777    

Slack (MET) :             31.910ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 1.809ns (22.774%)  route 6.134ns (77.226%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_S_O)       0.292     5.967 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.633     7.600    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.297     7.897 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=6, routed)           0.849     8.747    design_1_i/u6/inst/h/doutb[7]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  design_1_i/u6/inst/h/b[6]_i_4/O
                         net (fo=1, routed)           0.000     8.871    design_1_i/u6/inst/h/b[6]_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.511 r  design_1_i/u6/inst/h/b_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.511    design_1_i/u6/inst/h/b0[6]
    SLICE_X15Y39         FDRE                                         r  design_1_i/u6/inst/h/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.448    41.448    design_1_i/u6/inst/h/CLK
    SLICE_X15Y39         FDRE                                         r  design_1_i/u6/inst/h/b_reg[6]/C
                         clock pessimism              0.008    41.456    
                         clock uncertainty           -0.098    41.359    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.062    41.421    design_1_i/u6/inst/h/b_reg[6]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 31.910    

Slack (MET) :             31.931ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 2.096ns (26.345%)  route 5.860ns (73.655%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y61          MUXF7 (Prop_muxf7_S_O)       0.314     5.989 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.345     7.334    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.298     7.632 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=7, routed)           0.863     8.495    design_1_i/u6/inst/h/doutb[11]
    SLICE_X10Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.619 r  design_1_i/u6/inst/h/a[5]_i_4/O
                         net (fo=1, routed)           0.000     8.619    design_1_i/u6/inst/h/a[5]_i_4_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  design_1_i/u6/inst/h/a_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/u6/inst/h/a_reg[5]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/u6/inst/h/a_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/u6/inst/h/a_reg[9]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.523 r  design_1_i/u6/inst/h/a_reg[10]_i_1/CO[0]
                         net (fo=1, routed)           0.000     9.523    design_1_i/u6/inst/h/a0[10]
    SLICE_X10Y42         FDRE                                         r  design_1_i/u6/inst/h/a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.450    41.450    design_1_i/u6/inst/h/CLK
    SLICE_X10Y42         FDRE                                         r  design_1_i/u6/inst/h/a_reg[10]/C
                         clock pessimism              0.008    41.458    
                         clock uncertainty           -0.098    41.361    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.094    41.455    design_1_i/u6/inst/h/a_reg[10]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 31.931    

Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 1.749ns (22.187%)  route 6.134ns (77.813%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_S_O)       0.292     5.967 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.633     7.600    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.297     7.897 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=6, routed)           0.849     8.747    design_1_i/u6/inst/h/doutb[7]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  design_1_i/u6/inst/h/b[6]_i_4/O
                         net (fo=1, routed)           0.000     8.871    design_1_i/u6/inst/h/b[6]_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.451 r  design_1_i/u6/inst/h/b_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.451    design_1_i/u6/inst/h/b0[5]
    SLICE_X15Y39         FDRE                                         r  design_1_i/u6/inst/h/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.448    41.448    design_1_i/u6/inst/h/CLK
    SLICE_X15Y39         FDRE                                         r  design_1_i/u6/inst/h/b_reg[5]/C
                         clock pessimism              0.008    41.456    
                         clock uncertainty           -0.098    41.359    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.062    41.421    design_1_i/u6/inst/h/b_reg[5]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.048ns (25.898%)  route 5.860ns (74.102%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y61          MUXF7 (Prop_muxf7_S_O)       0.314     5.989 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.345     7.334    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.298     7.632 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=7, routed)           0.863     8.495    design_1_i/u6/inst/h/doutb[11]
    SLICE_X10Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.619 r  design_1_i/u6/inst/h/a[5]_i_4/O
                         net (fo=1, routed)           0.000     8.619    design_1_i/u6/inst/h/a[5]_i_4_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  design_1_i/u6/inst/h/a_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/u6/inst/h/a_reg[5]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.475 r  design_1_i/u6/inst/h/a_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.475    design_1_i/u6/inst/h/a0[7]
    SLICE_X10Y41         FDRE                                         r  design_1_i/u6/inst/h/a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.450    41.450    design_1_i/u6/inst/h/CLK
    SLICE_X10Y41         FDRE                                         r  design_1_i/u6/inst/h/a_reg[7]/C
                         clock pessimism              0.008    41.458    
                         clock uncertainty           -0.098    41.361    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.109    41.470    design_1_i/u6/inst/h/a_reg[7]
  -------------------------------------------------------------------
                         required time                         41.470    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 2.040ns (25.822%)  route 5.860ns (74.178%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.575     1.575    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.567     1.567    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y47         FDRE                                         r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=34, routed)          3.652     5.675    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y61          MUXF7 (Prop_muxf7_S_O)       0.314     5.989 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.345     7.334    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.298     7.632 r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=7, routed)           0.863     8.495    design_1_i/u6/inst/h/doutb[11]
    SLICE_X10Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.619 r  design_1_i/u6/inst/h/a[5]_i_4/O
                         net (fo=1, routed)           0.000     8.619    design_1_i/u6/inst/h/a[5]_i_4_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  design_1_i/u6/inst/h/a_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/u6/inst/h/a_reg[5]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.467 r  design_1_i/u6/inst/h/a_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.467    design_1_i/u6/inst/h/a0[9]
    SLICE_X10Y41         FDRE                                         r  design_1_i/u6/inst/h/a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          1.457    41.457    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         1.450    41.450    design_1_i/u6/inst/h/CLK
    SLICE_X10Y41         FDRE                                         r  design_1_i/u6/inst/h/a_reg[9]/C
                         clock pessimism              0.008    41.458    
                         clock uncertainty           -0.098    41.361    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.109    41.470    design_1_i/u6/inst/h/a_reg[9]
  -------------------------------------------------------------------
                         required time                         41.470    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                 32.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/h/out_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/so/p_13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.586%)  route 0.224ns (61.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.561     0.561    design_1_i/u6/inst/h/CLK
    SLICE_X32Y38         FDRE                                         r  design_1_i/u6/inst/h/out_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/u6/inst/h/out_data_reg[13]/Q
                         net (fo=1, routed)           0.224     0.926    design_1_i/u6/inst/h/so/Q[2]
    SLICE_X36Y38         FDRE                                         r  design_1_i/u6/inst/h/so/p_13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.830     0.830    design_1_i/u6/inst/h/so/CLK
    SLICE_X36Y38         FDRE                                         r  design_1_i/u6/inst/h/so/p_13_reg[2]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.066     0.891    design_1_i/u6/inst/h/so/p_13_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/h/so/p_31_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/h/so/n_y_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.628%)  route 0.305ns (59.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.558     0.558    design_1_i/u6/inst/h/so/CLK
    SLICE_X34Y36         FDRE                                         r  design_1_i/u6/inst/h/so/p_31_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/u6/inst/h/so/p_31_reg[0]/Q
                         net (fo=11, routed)          0.305     1.027    design_1_i/u6/inst/h/so/p_x_data2[1]
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.072 r  design_1_i/u6/inst/h/so/n_y_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/u6/inst/h/so/n_y_data0[1]
    SLICE_X38Y36         FDRE                                         r  design_1_i/u6/inst/h/so/n_y_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.827     0.827    design_1_i/u6/inst/h/so/CLK
    SLICE_X38Y36         FDRE                                         r  design_1_i/u6/inst/h/so/n_y_data_reg[1]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.121     0.943    design_1_i/u6/inst/h/so/n_y_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.164ns (25.655%)  route 0.475ns (74.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.557     0.557    design_1_i/u6/inst/CLK
    SLICE_X30Y32         FDRE                                         r  design_1_i/u6/inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/u6/inst/address_reg[1]/Q
                         net (fo=39, routed)          0.475     1.196    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.869     0.869    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.047    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.557%)  route 0.478ns (74.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.557     0.557    design_1_i/u6/inst/CLK
    SLICE_X30Y32         FDRE                                         r  design_1_i/u6/inst/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/u6/inst/address_reg[2]/Q
                         net (fo=39, routed)          0.478     1.198    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.869     0.869    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.047    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.164ns (25.505%)  route 0.479ns (74.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.558     0.558    design_1_i/u6/inst/CLK
    SLICE_X30Y33         FDRE                                         r  design_1_i/u6/inst/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/u6/inst/address_reg[7]/Q
                         net (fo=39, routed)          0.479     1.201    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.869     0.869    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.047    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.486%)  route 0.480ns (74.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.558     0.558    design_1_i/u6/inst/CLK
    SLICE_X30Y33         FDRE                                         r  design_1_i/u6/inst/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/u6/inst/address_reg[6]/Q
                         net (fo=39, routed)          0.480     1.201    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.869     0.869    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.047    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.271%)  route 0.485ns (74.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.557     0.557    design_1_i/u6/inst/CLK
    SLICE_X30Y32         FDRE                                         r  design_1_i/u6/inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/u6/inst/address_reg[3]/Q
                         net (fo=39, routed)          0.485     1.206    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.869     0.869    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.047    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.164ns (25.200%)  route 0.487ns (74.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.558     0.558    design_1_i/u6/inst/CLK
    SLICE_X30Y33         FDRE                                         r  design_1_i/u6/inst/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/u6/inst/address_reg[4]/Q
                         net (fo=39, routed)          0.487     1.208    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.869     0.869    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.047    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u6/inst/addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.562     0.562    design_1_i/u6/inst/CLK
    SLICE_X9Y34          FDRE                                         r  design_1_i/u6/inst/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/u6/inst/addra_reg[1]/Q
                         net (fo=7, routed)           0.121     0.824    design_1_i/u6/inst/addra_reg__0[1]
    SLICE_X8Y34          LUT5 (Prop_lut5_I3_O)        0.048     0.872 r  design_1_i/u6/inst/addra[4]_i_1/O
                         net (fo=1, routed)           0.000     0.872    design_1_i/u6/inst/p_0_in__0[4]
    SLICE_X8Y34          FDRE                                         r  design_1_i/u6/inst/addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.830     0.830    design_1_i/u6/inst/CLK
    SLICE_X8Y34          FDRE                                         r  design_1_i/u6/inst/addra_reg[4]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.131     0.706    design_1_i/u6/inst/addra_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/u6/inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.164ns (24.782%)  route 0.498ns (75.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.549     0.549    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.557     0.557    design_1_i/u6/inst/CLK
    SLICE_X30Y32         FDRE                                         r  design_1_i/u6/inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/u6/inst/address_reg[0]/Q
                         net (fo=39, routed)          0.498     1.218    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in1_BUFG_inst/O
                         net (fo=22, routed)          0.817     0.817    design_1_i/u4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    design_1_i/u4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/u4/inst/clkout1_buf/O
                         net (fo=248, routed)         0.869     0.869    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.864    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.047    design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      design_1_i/u2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y9       design_1_i/u1/inst/LUT_INDEX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y35     design_1_i/u6/inst/h/so/gxy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y40     design_1_i/u6/inst/h/so/gxy_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y40     design_1_i/u6/inst/h/so/gxy_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y35     design_1_i/u6/inst/h/so/gxy_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y38     design_1_i/u6/inst/h/so/gxy_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y38     design_1_i/u6/inst/h/so/gxy_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y38     design_1_i/u6/inst/h/so/gxy_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y9       design_1_i/u1/inst/LUT_INDEX_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y9       design_1_i/u1/inst/LUT_INDEX_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y12      design_1_i/u1/inst/mI2C_CLK_DIV_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y12      design_1_i/u1/inst/mI2C_CLK_DIV_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y12      design_1_i/u1/inst/mI2C_CLK_DIV_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y12      design_1_i/u1/inst/mI2C_CLK_DIV_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y12      design_1_i/u1/inst/mI2C_CTRL_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     design_1_i/u6/inst/h/so/p_31_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11      design_1_i/u1/inst/u_I2C_Controller/I2C_BIT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36     design_1_i/u6/inst/h/out_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y33     design_1_i/u6/inst/h/so/gx_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y9       design_1_i/u1/inst/LUT_INDEX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/u4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/u4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/u4/inst/mmcm_adv_inst/CLKFBOUT



