

================================================================
== Vivado HLS Report for 'div4'
================================================================
* Date:           Fri Aug  3 15:49:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vivado_hls_long_div
* Solution:       div4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   1.00|     3.570|        0.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %a) nounwind"   --->   Operation 3 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %a_read, i32 63)" [test.cpp:16]   --->   Operation 4 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.98ns)   --->   "%p_neg = sub i64 0, %a_read" [test.cpp:16]   --->   Operation 5 'sub' 'p_neg' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %p_neg, i32 2, i32 63)" [test.cpp:16]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i62 %tmp_1 to i63" [test.cpp:16]   --->   Operation 7 'zext' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.58ns)   --->   "%p_neg_t = sub i63 0, %p_lshr_cast" [test.cpp:16]   --->   Operation 8 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.58> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %a_read, i32 2, i32 63)" [test.cpp:16]   --->   Operation 9 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %a) nounwind, !map !8"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @div4_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:15]   --->   Operation 13 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (1.58ns)   --->   "%p_neg_t = sub i63 0, %p_lshr_cast" [test.cpp:16]   --->   Operation 14 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.58> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i62 %tmp_2 to i63" [test.cpp:16]   --->   Operation 15 'zext' 'p_lshr_f_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.76ns)   --->   "%tmp = select i1 %tmp_3, i63 %p_neg_t, i63 %p_lshr_f_cast" [test.cpp:16]   --->   Operation 16 'select' 'tmp' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_cast = sext i63 %tmp to i64" [test.cpp:16]   --->   Operation 17 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret i64 %tmp_cast" [test.cpp:16]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read        (read         ) [ 000]
tmp_3         (bitselect    ) [ 001]
p_neg         (sub          ) [ 000]
tmp_1         (partselect   ) [ 000]
p_lshr_cast   (zext         ) [ 001]
tmp_2         (partselect   ) [ 001]
StgValue_10   (specbitsmap  ) [ 000]
StgValue_11   (specbitsmap  ) [ 000]
StgValue_12   (spectopmodule) [ 000]
StgValue_13   (speclatency  ) [ 000]
p_neg_t       (sub          ) [ 000]
p_lshr_f_cast (zext         ) [ 000]
tmp           (select       ) [ 000]
tmp_cast      (sext         ) [ 000]
StgValue_18   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="div4_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="a_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="64" slack="0"/>
<pin id="33" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_3_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="0" index="2" bw="7" slack="0"/>
<pin id="40" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_neg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="62" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="3" slack="0"/>
<pin id="54" dir="0" index="3" bw="7" slack="0"/>
<pin id="55" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_lshr_cast_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="62" slack="0"/>
<pin id="62" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="62" slack="0"/>
<pin id="67" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="62" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="0" index="3" bw="7" slack="0"/>
<pin id="75" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_lshr_f_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="62" slack="1"/>
<pin id="82" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="63" slack="0"/>
<pin id="86" dir="0" index="2" bw="62" slack="0"/>
<pin id="87" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="63" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="tmp_3_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="p_lshr_cast_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="63" slack="1"/>
<pin id="101" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_cast "/>
</bind>
</comp>

<comp id="104" class="1005" name="tmp_2_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="1"/>
<pin id="106" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="30" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="30" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="44" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="50" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="60" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="30" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="88"><net_src comp="64" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="80" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="93"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="102"><net_src comp="60" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="107"><net_src comp="70" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: div4 : a | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		p_lshr_cast : 2
		p_neg_t : 3
	State 2
		tmp : 1
		tmp_cast : 2
		StgValue_18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    sub   |     p_neg_fu_44     |    0    |    71   |
|          |      grp_fu_64      |   284   |    66   |
|----------|---------------------|---------|---------|
|  select  |      tmp_fu_83      |    0    |    63   |
|----------|---------------------|---------|---------|
|   read   |  a_read_read_fu_30  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     tmp_3_fu_36     |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     tmp_1_fu_50     |    0    |    0    |
|          |     tmp_2_fu_70     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  p_lshr_cast_fu_60  |    0    |    0    |
|          | p_lshr_f_cast_fu_80 |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |    tmp_cast_fu_90   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   284   |   200   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|p_lshr_cast_reg_99|   63   |
|   tmp_2_reg_104  |   62   |
|   tmp_3_reg_94   |    1   |
+------------------+--------+
|       Total      |   126  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_64 |  p1  |   2  |  62  |   124  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   124  ||  1.061  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   284  |   200  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   410  |   209  |
+-----------+--------+--------+--------+
