{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716484584277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716484584278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 14:16:24 2024 " "Processing started: Thu May 23 14:16:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716484584278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716484584278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpaceInvaders -c SpaceInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpaceInvaders -c SpaceInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716484584278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716484584444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716484584444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top1.v 1 1 " "Found 1 design units, including 1 entities, in source file top1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top1 " "Found entity 1: top1" {  } { { "top1.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/top1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716484588686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716484588686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SpaceInvaders.v 1 1 " "Using design file SpaceInvaders.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SpaceInvaders " "Found entity 1: SpaceInvaders" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716484588714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716484588714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpaceInvaders " "Elaborating entity \"SpaceInvaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716484588714 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_bola SpaceInvaders.v(30) " "Verilog HDL warning at SpaceInvaders.v(30): object R_bola used but never assigned" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G_bola SpaceInvaders.v(31) " "Verilog HDL warning at SpaceInvaders.v(31): object G_bola used but never assigned" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_bola SpaceInvaders.v(32) " "Verilog HDL warning at SpaceInvaders.v(32): object B_bola used but never assigned" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado_barra SpaceInvaders.v(37) " "Verilog HDL or VHDL warning at SpaceInvaders.v(37): object \"estado_barra\" assigned a value but never read" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pontuacao SpaceInvaders.v(80) " "Verilog HDL warning at SpaceInvaders.v(80): object pontuacao used but never assigned" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "record SpaceInvaders.v(81) " "Verilog HDL warning at SpaceInvaders.v(81): object record used but never assigned" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 81 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memo_X_nave SpaceInvaders.v(108) " "Verilog HDL or VHDL warning at SpaceInvaders.v(108): object \"memo_X_nave\" assigned a value but never read" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 SpaceInvaders.v(185) " "Verilog HDL assignment warning at SpaceInvaders.v(185): truncated value with size 32 to match size of target (19)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_bola 0 SpaceInvaders.v(30) " "Net \"R_bola\" at SpaceInvaders.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_bola 0 SpaceInvaders.v(31) " "Net \"G_bola\" at SpaceInvaders.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_bola 0 SpaceInvaders.v(32) " "Net \"B_bola\" at SpaceInvaders.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pontuacao 0 SpaceInvaders.v(80) " "Net \"pontuacao\" at SpaceInvaders.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "record 0 SpaceInvaders.v(81) " "Net \"record\" at SpaceInvaders.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716484588715 "|SpaceInvaders"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"integer\";  expecting \"end\" nave.v(32) " "Verilog HDL syntax error at nave.v(32) near text: \"integer\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "nave.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/nave.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716484588717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "nave nave.v(1) " "Ignored design unit \"nave\" at nave.v(1) due to previous errors" {  } { { "nave.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/2024s1-mc613-projeto-tabajara-fc/nave.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716484588718 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1135 " "Peak virtual memory: 1135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716484588752 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 14:16:28 2024 " "Processing ended: Thu May 23 14:16:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716484588752 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716484588752 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716484588752 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716484588752 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 15 s " "Quartus Prime Flow was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716484588861 ""}
