// Exercício Prescaler
module Prescaler (clk_in, rst, clk_1kHz, clk_100Hz, clk_10Hz, clk_1Hz, clk_c);

//Declaração de parâmetros
parameter main_clock = 50_000_000;
parameter custom_clock = 2_5000;


// Declaração de tipos de dados
reg [31:0] count_1kHz  	= 0;
reg [31:0] count_100Hz  = 0;
reg [31:0] count_10Hz  	= 0;
reg [31:0] count_1Hz		= 0;
reg [31:0] count_c		= 0;

//Declaração de ports
input clk_in;					// Entrada do Clock
input rst;						// Entrada de Reset
output reg clk_1kHz;       // Clock de 1 kHz
output reg clk_100Hz;      // Clock de 100 Hz
output reg clk_10Hz;       // Clock de 10 Hz
output reg clk_1Hz;        // Clock de 1 Hz
output reg clk_c;          // Clock customizado

//Funcionamento do circuito
always @(posedge clk_in)
	begin
		// Reset geral
		if (~rst)
			begin
				count_1kHz <= 0;
				count_100Hz <= 0;
				count_10Hz <= 0;
				count_1Hz <= 0;
				count_c <= 0;
			end
			
		// Clock 1kHz
		else if (count_1kHz == (main_clock/1000/2)-1)
			begin
				clk_1kHz = ~clk_1kHz;
				count_1kHz <= 0;
			end

		// Clock 100Hz
		else if (count_100Hz == (main_clock/100/2)-1)
			begin
				clk_100Hz = ~clk_100Hz;
				count_100Hz <= 0;
			end

		// Clock 10Hz			
		else if (count_10Hz == (main_clock/10/2)-1)
			begin
				clk_10Hz = ~clk_10Hz;
				count_10Hz <= 0;
			end

		// Clock 1Hz			
		else if (count_1Hz == (main_clock/2)-1)
			begin
				clk_1Hz = ~clk_1Hz;
				count_1Hz <= 0;
			end

		// Clock Customizado
		else if (count_c == (main_clock/custom_clock/2)-1)
			begin
				clk_c = ~clk_c;
				count_c <= 0;
			end
		
		// Atualiza as Contágens
		else
			begin
				count_1kHz <= count_1kHz + 1;
				count_100Hz <= count_100Hz + 1;
				count_10Hz <= count_10Hz + 1;
				count_1Hz <= count_1Hz + 1;
				count_c <= count_c + 1;
			end
	end	
	
	
endmodule